TimeQuest Timing Analyzer report for tutor3
Fri Mar 24 18:12:45 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_div:inst|clock_1Hz'
 12. Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 13. Slow Model Setup: 'CLK_48Mhz'
 14. Slow Model Setup: 'clk_div:inst|clock_10KHz'
 15. Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'
 16. Slow Model Setup: 'clk_div:inst|clock_100hz_reg'
 17. Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'
 18. Slow Model Setup: 'clk_div:inst|clock_10Hz_reg'
 19. Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 20. Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'
 21. Slow Model Setup: 'debounce:inst3|pb_debounced'
 22. Slow Model Hold: 'CLK_48Mhz'
 23. Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 24. Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'
 25. Slow Model Hold: 'clk_div:inst|clock_100hz_reg'
 26. Slow Model Hold: 'clk_div:inst|clock_10Hz_reg'
 27. Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'
 28. Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'
 29. Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 30. Slow Model Hold: 'debounce:inst3|pb_debounced'
 31. Slow Model Hold: 'clk_div:inst|clock_1Hz'
 32. Slow Model Hold: 'clk_div:inst|clock_10KHz'
 33. Slow Model Recovery: 'clk_div:inst|clock_1Hz'
 34. Slow Model Removal: 'clk_div:inst|clock_1Hz'
 35. Slow Model Minimum Pulse Width: 'CLK_48Mhz'
 36. Slow Model Minimum Pulse Width: 'KEY0'
 37. Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 38. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Hz'
 39. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10KHz'
 40. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 41. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'
 42. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz_reg'
 43. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 44. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 45. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 46. Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Fast Model Setup Summary
 56. Fast Model Hold Summary
 57. Fast Model Recovery Summary
 58. Fast Model Removal Summary
 59. Fast Model Minimum Pulse Width Summary
 60. Fast Model Setup: 'clk_div:inst|clock_1Hz'
 61. Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 62. Fast Model Setup: 'CLK_48Mhz'
 63. Fast Model Setup: 'clk_div:inst|clock_10KHz'
 64. Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'
 65. Fast Model Setup: 'clk_div:inst|clock_100hz_reg'
 66. Fast Model Setup: 'clk_div:inst|clock_10Hz_reg'
 67. Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'
 68. Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 69. Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'
 70. Fast Model Setup: 'debounce:inst3|pb_debounced'
 71. Fast Model Hold: 'CLK_48Mhz'
 72. Fast Model Hold: 'clk_div:inst|clock_1Hz'
 73. Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 74. Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'
 75. Fast Model Hold: 'clk_div:inst|clock_100hz_reg'
 76. Fast Model Hold: 'clk_div:inst|clock_10Hz_reg'
 77. Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'
 78. Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'
 79. Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 80. Fast Model Hold: 'debounce:inst3|pb_debounced'
 81. Fast Model Hold: 'clk_div:inst|clock_10KHz'
 82. Fast Model Recovery: 'clk_div:inst|clock_1Hz'
 83. Fast Model Removal: 'clk_div:inst|clock_1Hz'
 84. Fast Model Minimum Pulse Width: 'CLK_48Mhz'
 85. Fast Model Minimum Pulse Width: 'KEY0'
 86. Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 87. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Hz'
 88. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10KHz'
 89. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 90. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'
 91. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz_reg'
 92. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 93. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 94. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 95. Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Multicorner Timing Analysis Summary
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Setup Transfers
110. Hold Transfers
111. Recovery Transfers
112. Removal Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLK_48Mhz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_48Mhz }                     ;
; clk_div:inst|clock_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Hz }        ;
; clk_div:inst|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Khz_reg }   ;
; clk_div:inst|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Mhz_reg }   ;
; clk_div:inst|clock_10Hz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Hz_reg }   ;
; clk_div:inst|clock_10KHz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10KHz }      ;
; clk_div:inst|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Khz_reg }  ;
; clk_div:inst|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100hz_reg }  ;
; clk_div:inst|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Khz_reg } ;
; debounce:inst3|pb_debounced   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst3|pb_debounced }   ;
; KEY0                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY0 }                          ;
; LCD_Display:inst1|CLK_400HZ   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LCD_Display:inst1|CLK_400HZ }   ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                               ;
+-------------+-----------------+-------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                    ; Note                                                  ;
+-------------+-----------------+-------------------------------+-------------------------------------------------------+
; 78.03 MHz   ; 78.03 MHz       ; clk_div:inst|clock_1Hz        ;                                                       ;
; 169.32 MHz  ; 169.32 MHz      ; LCD_Display:inst1|CLK_400HZ   ;                                                       ;
; 272.26 MHz  ; 272.26 MHz      ; CLK_48Mhz                     ;                                                       ;
; 805.15 MHz  ; 500.0 MHz       ; clk_div:inst|clock_10KHz      ; limit due to high minimum pulse width violation (tch) ;
; 807.1 MHz   ; 500.0 MHz       ; clk_div:inst|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 827.81 MHz  ; 500.0 MHz       ; clk_div:inst|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 933.71 MHz  ; 500.0 MHz       ; clk_div:inst|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 934.58 MHz  ; 500.0 MHz       ; clk_div:inst|clock_10Hz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz  ; 500.0 MHz       ; clk_div:inst|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 940.73 MHz  ; 500.0 MHz       ; clk_div:inst|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
; 1610.31 MHz ; 500.0 MHz       ; debounce:inst3|pb_debounced   ; limit due to high minimum pulse width violation (tch) ;
+-------------+-----------------+-------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; clk_div:inst|clock_1Hz        ; -11.816 ; -173.784      ;
; LCD_Display:inst1|CLK_400HZ   ; -4.906  ; -57.671       ;
; CLK_48Mhz                     ; -2.673  ; -61.193       ;
; clk_div:inst|clock_10KHz      ; -0.242  ; -0.242        ;
; clk_div:inst|clock_1Khz_reg   ; -0.239  ; -0.287        ;
; clk_div:inst|clock_100hz_reg  ; -0.208  ; -0.251        ;
; clk_div:inst|clock_10Khz_reg  ; -0.071  ; -0.108        ;
; clk_div:inst|clock_10Hz_reg   ; -0.070  ; -0.137        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.069  ; -0.149        ;
; clk_div:inst|clock_100Khz_reg ; -0.063  ; -0.127        ;
; debounce:inst3|pb_debounced   ; 0.379   ; 0.000         ;
+-------------------------------+---------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -2.550 ; -4.816        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Hz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Hz        ; 0.400  ; 0.000         ;
; clk_div:inst|clock_10KHz      ; 0.521  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_div:inst|clock_1Hz ; -0.938 ; -19.196       ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow Model Removal Summary                     ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; clk_div:inst|clock_1Hz ; 0.979 ; 0.000         ;
+------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -39.380       ;
; KEY0                          ; -1.222 ; -1.222        ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_1Hz        ; -0.500 ; -24.000       ;
; clk_div:inst|clock_10KHz      ; -0.500 ; -5.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; debounce:inst3|pb_debounced   ; -0.500 ; -1.000        ;
+-------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Hz'                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; -11.816 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.843     ;
; -11.816 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.843     ;
; -11.816 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.843     ;
; -11.816 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.843     ;
; -11.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.734     ;
; -11.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.734     ;
; -11.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.734     ;
; -11.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.734     ;
; -11.672 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.699     ;
; -11.672 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.699     ;
; -11.672 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.699     ;
; -11.672 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.699     ;
; -11.568 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.595     ;
; -11.568 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.595     ;
; -11.568 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.595     ;
; -11.568 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 12.595     ;
; -11.061 ; inst7                                                                                           ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 12.966     ;
; -11.061 ; inst7                                                                                           ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 12.966     ;
; -11.061 ; inst7                                                                                           ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 12.966     ;
; -11.061 ; inst7                                                                                           ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 12.966     ;
; -10.790 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 13.486     ;
; -10.790 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 13.486     ;
; -10.790 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 13.486     ;
; -10.790 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 13.486     ;
; -10.290 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 13.486     ;
; -10.290 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 13.486     ;
; -10.290 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 13.486     ;
; -10.290 ; KEY0                                                                                            ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 13.486     ;
; -10.081 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 11.108     ;
; -10.081 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 11.108     ;
; -10.081 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 11.108     ;
; -10.081 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 11.108     ;
; -9.972  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.999     ;
; -9.972  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.999     ;
; -9.972  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.999     ;
; -9.972  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.999     ;
; -9.937  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.964     ;
; -9.937  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.964     ;
; -9.937  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.964     ;
; -9.937  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.964     ;
; -9.850  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.877     ;
; -9.850  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.877     ;
; -9.850  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.877     ;
; -9.850  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.877     ;
; -9.833  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.860     ;
; -9.833  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.860     ;
; -9.833  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.860     ;
; -9.833  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.860     ;
; -9.809  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.836     ;
; -9.809  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.836     ;
; -9.809  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.836     ;
; -9.809  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.836     ;
; -9.708  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.735     ;
; -9.708  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.735     ;
; -9.708  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.735     ;
; -9.708  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.735     ;
; -9.667  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.694     ;
; -9.667  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.694     ;
; -9.667  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.694     ;
; -9.667  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 10.694     ;
; -9.326  ; inst7                                                                                           ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 11.231     ;
; -9.326  ; inst7                                                                                           ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 11.231     ;
; -9.326  ; inst7                                                                                           ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 11.231     ;
; -9.326  ; inst7                                                                                           ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.869      ; 11.231     ;
; -9.055  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 11.751     ;
; -9.055  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 11.751     ;
; -9.055  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 11.751     ;
; -9.055  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 11.751     ;
; -8.555  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.593      ;
; -8.555  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.593      ;
; -8.555  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.593      ;
; -8.555  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.593      ;
; -8.555  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 11.751     ;
; -8.555  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 11.751     ;
; -8.555  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 11.751     ;
; -8.555  ; KEY0                                                                                            ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 11.751     ;
; -8.384  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.231     ; 9.189      ;
; -8.384  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.231     ; 9.189      ;
; -8.384  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.231     ; 9.189      ;
; -8.384  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.231     ; 9.189      ;
; -8.350  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.388      ;
; -8.350  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.388      ;
; -8.350  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.388      ;
; -8.350  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.002      ; 9.388      ;
; -8.266  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.230     ; 9.072      ;
; -8.266  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.230     ; 9.072      ;
; -8.266  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.230     ; 9.072      ;
; -8.266  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; -0.230     ; 9.072      ;
; -8.115  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.142      ;
; -8.115  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.142      ;
; -8.115  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.142      ;
; -8.115  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.142      ;
; -8.074  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.101      ;
; -8.074  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.101      ;
; -8.074  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.101      ;
; -8.074  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.101      ;
; -7.973  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.000      ;
; -7.973  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.000      ;
; -7.973  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.000      ;
; -7.973  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 9.000      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.906 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.954      ;
; -4.885 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.933      ;
; -4.862 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.910      ;
; -4.841 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.889      ;
; -4.773 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.821      ;
; -4.771 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.819      ;
; -4.761 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.809      ;
; -4.729 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.777      ;
; -4.727 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.775      ;
; -4.718 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.766      ;
; -4.717 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.765      ;
; -4.697 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.745      ;
; -4.637 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.685      ;
; -4.616 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.664      ;
; -4.585 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.633      ;
; -4.583 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.631      ;
; -4.573 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.621      ;
; -4.506 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.554      ;
; -4.504 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.552      ;
; -4.504 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.552      ;
; -4.502 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.550      ;
; -4.492 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.540      ;
; -4.462 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.510      ;
; -4.460 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.508      ;
; -4.318 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.366      ;
; -4.316 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.364      ;
; -4.237 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.285      ;
; -4.235 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 5.283      ;
; -3.678 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 4.726      ;
; -3.592 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.544      ;
; -3.571 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.523      ;
; -3.571 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.523      ;
; -3.544 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 4.592      ;
; -3.542 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 4.590      ;
; -3.532 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 4.580      ;
; -3.492 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.442      ;
; -3.459 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.411      ;
; -3.457 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.409      ;
; -3.447 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.399      ;
; -3.440 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.391      ;
; -3.438 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.390      ;
; -3.436 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.388      ;
; -3.426 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.378      ;
; -3.425 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.366      ;
; -3.419 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.370      ;
; -3.412 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.363      ;
; -3.380 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.331      ;
; -3.359 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.309      ;
; -3.359 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.309      ;
; -3.357 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.307      ;
; -3.347 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.297      ;
; -3.307 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.258      ;
; -3.305 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.256      ;
; -3.295 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.246      ;
; -3.292 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.233      ;
; -3.290 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.231      ;
; -3.283 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.233      ;
; -3.281 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.232      ;
; -3.281 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.222      ;
; -3.280 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.221      ;
; -3.279 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.230      ;
; -3.278 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 4.326      ;
; -3.276 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.012      ; 4.324      ;
; -3.271 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.223      ;
; -3.269 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.220      ;
; -3.264 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.215      ;
; -3.262 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.212      ;
; -3.251 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.201      ;
; -3.247 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.198      ;
; -3.245 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.196      ;
; -3.239 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.190      ;
; -3.238 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.188      ;
; -3.235 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.186      ;
; -3.226 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.176      ;
; -3.224 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.174      ;
; -3.219 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.169      ;
; -3.214 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.164      ;
; -3.204 ; KEY0                                                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.074      ; 6.814      ;
; -3.192 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.144      ;
; -3.192 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.142      ;
; -3.190 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.142      ;
; -3.183 ; KEY0                                                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 3.074      ; 6.793      ;
; -3.171 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.123      ;
; -3.169 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.916      ; 5.121      ;
; -3.150 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.100      ;
; -3.150 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.091      ;
; -3.148 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.098      ;
; -3.148 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.089      ;
; -3.143 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.084      ;
; -3.138 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.088      ;
; -3.138 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.079      ;
; -3.133 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.074      ;
; -3.125 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.905      ; 5.066      ;
; -3.110 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.060      ;
; -3.102 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.052      ;
; -3.101 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.051      ;
; -3.092 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.042      ;
; -3.090 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.040      ;
; -3.090 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.915      ; 5.041      ;
; -3.089 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.914      ; 5.039      ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.673 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.709      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.643 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.683      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.535      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.491 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.527      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.474 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.514      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.455 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.004     ; 3.487      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.450 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.486      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.461      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.366 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.402      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.347 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 3.383      ;
; -2.339 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.379      ;
; -2.339 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.379      ;
; -2.339 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.379      ;
; -2.339 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.379      ;
; -2.339 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.379      ;
; -2.339 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.004      ; 3.379      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10KHz'                                                                                                                     ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.242 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 1.278      ;
; -0.032 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 1.068      ;
; 0.153  ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.883      ;
; 0.240  ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.796      ;
; 0.244  ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.792      ;
; 0.247  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.789      ;
; 0.249  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.787      ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.239 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.275      ;
; -0.046 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.082      ;
; -0.035 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.013 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.049      ;
; 0.227  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.230  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.240  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.208 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.244      ;
; -0.035 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.035 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.008 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.227  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.236  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.379  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.071 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.037 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.073      ;
; -0.027 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.063      ;
; 0.001  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.035      ;
; 0.233  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.237  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.379  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Hz_reg'                                                                                                                       ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.070 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.106      ;
; -0.067 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.103      ;
; -0.030 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.066      ;
; 0.005  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.031      ;
; 0.238  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.240  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.241  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.795      ;
; 0.241  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.795      ;
; 0.379  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.047 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.083      ;
; -0.012 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.048      ;
; 0.045  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.991      ;
; 0.227  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.230  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.379  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.063 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.099      ;
; -0.038 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.033 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.069      ;
; -0.031 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.067      ;
; 0.235  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.801      ;
; 0.236  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.238  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.239  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.379  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debounce:inst3|pb_debounced'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.379 ; inst7     ; inst7   ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.550 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 2.691      ; 0.657      ;
; -2.266 ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_10KHz              ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 2.677      ; 0.927      ;
; -2.050 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 2.691      ; 0.657      ;
; -1.766 ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_10KHz              ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; -0.500       ; 2.677      ; 0.927      ;
; 0.047  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.480      ; 0.793      ;
; 0.124  ; clk_div:inst|clock_1Hz_int            ; clk_div:inst|clock_1Hz_reg            ; clk_div:inst|clock_10Hz_reg   ; CLK_48Mhz   ; 0.000        ; 0.391      ; 0.781      ;
; 0.141  ; clk_div:inst|clock_10Hz_int           ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz   ; 0.000        ; 0.390      ; 0.797      ;
; 0.156  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.371      ; 0.793      ;
; 0.158  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.377      ; 0.801      ;
; 0.180  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.355      ; 0.801      ;
; 0.539  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.805      ;
; 0.542  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.808      ;
; 0.650  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.916      ;
; 0.700  ; clk_div:inst|clock_1Hz_reg            ; clk_div:inst|clock_1Hz                ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.004     ; 0.962      ;
; 0.788  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.065      ;
; 0.802  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.820  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.086      ;
; 0.821  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.088      ;
; 0.834  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.846  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.113      ;
; 0.848  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.114      ;
; 0.926  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.192      ;
; 0.978  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.245      ;
; 0.985  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.251      ;
; 0.985  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.251      ;
; 0.986  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.252      ;
; 1.009  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.275      ;
; 1.011  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.277      ;
; 1.013  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.279      ;
; 1.018  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.284      ;
; 1.050  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.316      ;
; 1.182  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.448      ;
; 1.185  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.455      ;
; 1.203  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.469      ;
; 1.207  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.473      ;
; 1.220  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.486      ;
; 1.221  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.232  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.499      ;
; 1.234  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.500      ;
; 1.242  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.508      ;
; 1.249  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.515      ;
; 1.253  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.519      ;
; 1.256  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.522      ;
; 1.259  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.274  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.540      ;
; 1.277  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.004      ; 1.547      ;
; 1.280  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.546      ;
; 1.291  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.557      ;
; 1.292  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.561      ;
; 1.303  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.569      ;
; 1.304  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.570      ;
; 1.320  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.586      ;
; 1.324  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.590      ;
; 1.327  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.593      ;
; 1.330  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.596      ;
; 1.334  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.600      ;
; 1.347  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.347  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.347  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.347  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.347  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.351  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.617      ;
; 1.359  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.625      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.629      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.368  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.634      ;
; 1.368  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.634      ;
; 1.369  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.635      ;
; 1.375  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.641      ;
; 1.391  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.657      ;
; 1.391  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.657      ;
; 1.395  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.661      ;
; 1.397  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.663      ;
; 1.398  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.664      ;
; 1.401  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.667      ;
; 1.402  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.004      ; 1.672      ;
; 1.404  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 1.670      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.788      ;
; 0.526 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.792      ;
; 0.535 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.801      ;
; 0.537 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.803      ;
; 0.572 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.838      ;
; 0.595 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.861      ;
; 0.650 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.916      ;
; 0.651 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.917      ;
; 0.654 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.920      ;
; 0.655 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.921      ;
; 0.693 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.959      ;
; 0.719 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.985      ;
; 0.726 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.992      ;
; 0.791 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.057      ;
; 0.798 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.064      ;
; 0.817 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.083      ;
; 0.862 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.128      ;
; 0.863 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.131      ;
; 0.866 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.133      ;
; 0.870 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.136      ;
; 0.885 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.151      ;
; 0.897 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.163      ;
; 0.946 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.212      ;
; 0.983 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.249      ;
; 0.992 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.258      ;
; 1.003 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.269      ;
; 1.003 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.269      ;
; 1.011 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.277      ;
; 1.012 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.278      ;
; 1.015 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.281      ;
; 1.027 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.293      ;
; 1.042 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.308      ;
; 1.069 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.335      ;
; 1.069 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.335      ;
; 1.071 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.337      ;
; 1.077 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.343      ;
; 1.079 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.345      ;
; 1.079 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.345      ;
; 1.158 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.424      ;
; 1.211 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.477      ;
; 1.250 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.516      ;
; 1.271 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.537      ;
; 1.283 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.549      ;
; 1.285 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.551      ;
; 1.285 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.551      ;
; 1.286 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.552      ;
; 1.286 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.552      ;
; 1.287 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.553      ;
; 1.288 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.554      ;
; 1.294 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.560      ;
; 1.295 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.562      ;
; 1.305 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.571      ;
; 1.314 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.580      ;
; 1.321 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.587      ;
; 1.321 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.587      ;
; 1.321 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.587      ;
; 1.343 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.609      ;
; 1.349 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.615      ;
; 1.350 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.616      ;
; 1.354 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.620      ;
; 1.425 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.691      ;
; 1.428 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.694      ;
; 1.442 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.708      ;
; 1.499 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.765      ;
; 1.529 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.022      ; 1.817      ;
; 1.545 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.022      ; 1.833      ;
; 1.549 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.022      ; 1.837      ;
; 1.558 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.824      ;
; 1.570 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.836      ;
; 1.580 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RW_INT                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.846      ;
; 1.611 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.877      ;
; 1.627 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.010      ; 1.903      ;
; 1.627 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.010      ; 1.903      ;
; 1.627 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.010      ; 1.903      ;
; 1.627 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.010      ; 1.903      ;
; 1.627 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.010      ; 1.903      ;
; 1.641 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.907      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.801      ;
; 0.801 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.067      ;
; 0.803 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.069      ;
; 0.808 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.833 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.099      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.542 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.778 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.805 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.978 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 1.244      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Hz_reg'                                                                                                                       ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.765 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.031      ;
; 0.800 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.066      ;
; 0.837 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.103      ;
; 0.840 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.106      ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.533 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.769 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.035      ;
; 0.797 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.063      ;
; 0.807 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.073      ;
; 0.841 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.107      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.540 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.543 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.783 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.049      ;
; 0.805 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.816 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.082      ;
; 1.009 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.275      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.540 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.725 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.991      ;
; 0.782 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.048      ;
; 0.817 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.083      ;
; 0.838 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debounce:inst3|pb_debounced'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst7     ; inst7   ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Hz'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; 0.400 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.878      ; 1.544      ;
; 0.471 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.878      ; 1.615      ;
; 0.542 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.878      ; 1.686      ;
; 0.613 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.878      ; 1.757      ;
; 0.637 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.160      ; 1.063      ;
; 0.642 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.078     ; 0.830      ;
; 0.794 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.060      ;
; 0.797 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.071      ;
; 0.808 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.074      ;
; 0.821 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.087      ;
; 0.828 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.063     ; 1.033      ;
; 0.835 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.106      ;
; 0.843 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.073     ; 1.036      ;
; 0.845 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.112      ;
; 0.855 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.071     ; 1.050      ;
; 0.948 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.050     ; 1.164      ;
; 0.978 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.244      ;
; 1.019 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.285      ;
; 1.023 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.289      ;
; 1.024 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.290      ;
; 1.080 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.160      ; 1.506      ;
; 1.181 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.447      ;
; 1.184 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.450      ;
; 1.188 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.454      ;
; 1.204 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.470      ;
; 1.204 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.470      ;
; 1.213 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.134     ; 1.345      ;
; 1.214 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.480      ;
; 1.221 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.490      ;
; 1.226 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.492      ;
; 1.231 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.498      ;
; 1.234 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.500      ;
; 1.247 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.513      ;
; 1.250 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.077     ; 1.439      ;
; 1.252 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.518      ;
; 1.259 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.525      ;
; 1.259 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.525      ;
; 1.275 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.541      ;
; 1.285 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.551      ;
; 1.292 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.558      ;
; 1.297 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.563      ;
; 1.302 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.305 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.571      ;
; 1.318 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.228     ; 1.356      ;
; 1.319 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.160      ; 1.745      ;
; 1.330 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.050     ; 1.547      ;
; 1.346 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.612      ;
; 1.346 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.233     ; 1.379      ;
; 1.348 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.063     ; 1.551      ;
; 1.361 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.627      ;
; 1.368 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.634      ;
; 1.373 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.639      ;
; 1.397 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.071     ; 1.592      ;
; 1.405 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.671      ;
; 1.410 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.676      ;
; 1.419 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.063     ; 1.622      ;
; 1.432 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.698      ;
; 1.468 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.071     ; 1.663      ;
; 1.476 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.742      ;
; 1.479 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.223     ; 1.522      ;
; 1.483 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.232     ; 1.517      ;
; 1.490 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.063     ; 1.693      ;
; 1.503 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.769      ;
; 1.573 ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.008      ;
; 1.633 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.899      ;
; 1.644 ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.079      ;
; 1.701 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.134     ; 1.833      ;
; 1.704 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 1.970      ;
; 1.715 ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.150      ;
; 1.737 ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.172      ;
; 1.737 ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.172      ;
; 1.737 ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.172      ;
; 1.737 ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.172      ;
; 1.769 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.114     ; 1.921      ;
; 1.775 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 2.041      ;
; 1.786 ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 4.221      ;
; 1.803 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.077     ; 1.992      ;
; 1.848 ; inst7                                                                                           ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.878      ; 2.992      ;
; 1.854 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.160      ; 2.280      ;
; 1.874 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; -0.077     ; 2.063      ;
; 1.874 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.160      ; 2.300      ;
; 1.919 ; inst7                                                                                           ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.878      ; 3.063      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10KHz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.521 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.792      ;
; 0.530 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.796      ;
; 0.617 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.883      ;
; 0.802 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 1.068      ;
; 1.012 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 1.278      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_div:inst|clock_1Hz'                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                     ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.938 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.643      ;
; -0.938 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.643      ;
; -0.938 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.643      ;
; -0.938 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.643      ;
; -0.933 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.158      ; 3.627      ;
; -0.933 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.158      ; 3.627      ;
; -0.933 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.158      ; 3.627      ;
; -0.933 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.158      ; 3.627      ;
; -0.755 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.159      ; 3.450      ;
; -0.755 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.159      ; 3.450      ;
; -0.755 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.159      ; 3.450      ;
; -0.755 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.159      ; 3.450      ;
; -0.738 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.443      ;
; -0.738 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.443      ;
; -0.738 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.443      ;
; -0.738 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.169      ; 3.443      ;
; -0.726 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.422      ;
; -0.726 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.422      ;
; -0.726 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.422      ;
; -0.726 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.422      ;
; -0.709 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.405      ;
; -0.709 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.405      ;
; -0.709 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.405      ;
; -0.709 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 2.160      ; 3.405      ;
; -0.438 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.643      ;
; -0.438 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.643      ;
; -0.438 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.643      ;
; -0.438 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.643      ;
; -0.433 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.158      ; 3.627      ;
; -0.433 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.158      ; 3.627      ;
; -0.433 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.158      ; 3.627      ;
; -0.433 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.158      ; 3.627      ;
; -0.255 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.159      ; 3.450      ;
; -0.255 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.159      ; 3.450      ;
; -0.255 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.159      ; 3.450      ;
; -0.255 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.159      ; 3.450      ;
; -0.238 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.443      ;
; -0.238 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.443      ;
; -0.238 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.443      ;
; -0.238 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.169      ; 3.443      ;
; -0.226 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.422      ;
; -0.226 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.422      ;
; -0.226 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.422      ;
; -0.226 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.422      ;
; -0.209 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.405      ;
; -0.209 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.405      ;
; -0.209 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.405      ;
; -0.209 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 2.160      ; 3.405      ;
+--------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_div:inst|clock_1Hz'                                                                                                                                                     ;
+-------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                     ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.979 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.405      ;
; 0.979 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.405      ;
; 0.979 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.405      ;
; 0.979 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.405      ;
; 0.996 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.422      ;
; 0.996 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.422      ;
; 0.996 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.422      ;
; 0.996 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.160      ; 3.422      ;
; 1.008 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.443      ;
; 1.008 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.443      ;
; 1.008 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.443      ;
; 1.008 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.443      ;
; 1.025 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.159      ; 3.450      ;
; 1.025 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.159      ; 3.450      ;
; 1.025 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.159      ; 3.450      ;
; 1.025 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.159      ; 3.450      ;
; 1.203 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.158      ; 3.627      ;
; 1.203 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.158      ; 3.627      ;
; 1.203 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.158      ; 3.627      ;
; 1.203 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.158      ; 3.627      ;
; 1.208 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.643      ;
; 1.208 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.643      ;
; 1.208 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.643      ;
; 1.208 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 2.169      ; 3.643      ;
; 1.479 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.405      ;
; 1.479 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.405      ;
; 1.479 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.405      ;
; 1.479 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.405      ;
; 1.496 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.422      ;
; 1.496 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.422      ;
; 1.496 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.422      ;
; 1.496 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.160      ; 3.422      ;
; 1.508 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.443      ;
; 1.508 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.443      ;
; 1.508 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.443      ;
; 1.508 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.443      ;
; 1.525 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.159      ; 3.450      ;
; 1.525 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.159      ; 3.450      ;
; 1.525 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.159      ; 3.450      ;
; 1.525 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.159      ; 3.450      ;
; 1.703 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.158      ; 3.627      ;
; 1.703 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.158      ; 3.627      ;
; 1.703 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.158      ; 3.627      ;
; 1.703 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.158      ; 3.627      ;
; 1.708 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.643      ;
; 1.708 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.643      ;
; 1.708 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.643      ;
; 1.708 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 2.169      ; 3.643      ;
+-------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10KHz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10KHz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz_reg            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz_reg            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY0'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Hz'                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz|regout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz|regout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz~clkctrl|inclk[0]                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz~clkctrl|inclk[0]                                                             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10KHz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst7                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst7                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst7|clk                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 4.656  ; 4.656  ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 7.446  ; 7.446  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.822  ; 1.822  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 2.694  ; 2.694  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 2.769  ; 2.769  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 2.157  ; 2.157  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 1.884  ; 1.884  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 2.101  ; 2.101  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 2.249  ; 2.249  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 2.083  ; 2.083  ; Rise       ; KEY0                        ;
;  data[8]  ; KEY0                        ; 2.230  ; 2.230  ; Rise       ; KEY0                        ;
;  data[9]  ; KEY0                        ; 2.643  ; 2.643  ; Rise       ; KEY0                        ;
;  data[10] ; KEY0                        ; 2.810  ; 2.810  ; Rise       ; KEY0                        ;
;  data[11] ; KEY0                        ; 6.534  ; 6.534  ; Rise       ; KEY0                        ;
;  data[12] ; KEY0                        ; 7.446  ; 7.446  ; Rise       ; KEY0                        ;
;  data[13] ; KEY0                        ; 6.996  ; 6.996  ; Rise       ; KEY0                        ;
;  data[14] ; KEY0                        ; 6.748  ; 6.748  ; Rise       ; KEY0                        ;
;  data[15] ; KEY0                        ; 6.448  ; 6.448  ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 3.704  ; 3.704  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 8.445  ; 8.445  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 9.321  ; 9.321  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 3.553  ; 3.553  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 4.327  ; 4.327  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 4.243  ; 4.243  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 4.820  ; 4.820  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 4.550  ; 4.550  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 4.552  ; 4.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 4.428  ; 4.428  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 4.463  ; 4.463  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[8]  ; LCD_Display:inst1|CLK_400HZ ; 4.391  ; 4.391  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[9]  ; LCD_Display:inst1|CLK_400HZ ; 4.917  ; 4.917  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[10] ; LCD_Display:inst1|CLK_400HZ ; 4.871  ; 4.871  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[11] ; LCD_Display:inst1|CLK_400HZ ; 8.994  ; 8.994  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[12] ; LCD_Display:inst1|CLK_400HZ ; 9.074  ; 9.074  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[13] ; LCD_Display:inst1|CLK_400HZ ; 9.321  ; 9.321  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[14] ; LCD_Display:inst1|CLK_400HZ ; 9.122  ; 9.122  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[15] ; LCD_Display:inst1|CLK_400HZ ; 8.776  ; 8.776  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10KHz    ; 0.164  ; 0.164  ; Rise       ; clk_div:inst|clock_10KHz    ;
; KEY0      ; clk_div:inst|clock_1Hz      ; 11.290 ; 11.290 ; Rise       ; clk_div:inst|clock_1Hz      ;
; KEY3_ACLR ; clk_div:inst|clock_1Hz      ; 15.715 ; 15.715 ; Rise       ; clk_div:inst|clock_1Hz      ;
; SW1       ; clk_div:inst|clock_1Hz      ; 12.597 ; 12.597 ; Rise       ; clk_div:inst|clock_1Hz      ;
; data[*]   ; clk_div:inst|clock_1Hz      ; 10.033 ; 10.033 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[0]  ; clk_div:inst|clock_1Hz      ; 8.406  ; 8.406  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[1]  ; clk_div:inst|clock_1Hz      ; 9.290  ; 9.290  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[2]  ; clk_div:inst|clock_1Hz      ; 9.181  ; 9.181  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[3]  ; clk_div:inst|clock_1Hz      ; 9.599  ; 9.599  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[4]  ; clk_div:inst|clock_1Hz      ; 7.748  ; 7.748  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[5]  ; clk_div:inst|clock_1Hz      ; 7.561  ; 7.561  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[6]  ; clk_div:inst|clock_1Hz      ; 8.472  ; 8.472  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[7]  ; clk_div:inst|clock_1Hz      ; 7.670  ; 7.670  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[8]  ; clk_div:inst|clock_1Hz      ; 6.494  ; 6.494  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[9]  ; clk_div:inst|clock_1Hz      ; 6.357  ; 6.357  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[10] ; clk_div:inst|clock_1Hz      ; 6.987  ; 6.987  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[11] ; clk_div:inst|clock_1Hz      ; 10.033 ; 10.033 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[12] ; clk_div:inst|clock_1Hz      ; 8.053  ; 8.053  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[13] ; clk_div:inst|clock_1Hz      ; 9.874  ; 9.874  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[14] ; clk_div:inst|clock_1Hz      ; 9.141  ; 9.141  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[15] ; clk_div:inst|clock_1Hz      ; 8.167  ; 8.167  ; Rise       ; clk_div:inst|clock_1Hz      ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -3.481 ; -3.481 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.584 ; -0.584 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.584 ; -0.584 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.878 ; -0.878 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -1.300 ; -1.300 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -1.319 ; -1.319 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -1.016 ; -1.016 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -0.988 ; -0.988 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -1.161 ; -1.161 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -1.203 ; -1.203 ; Rise       ; KEY0                        ;
;  data[8]  ; KEY0                        ; -1.399 ; -1.399 ; Rise       ; KEY0                        ;
;  data[9]  ; KEY0                        ; -1.780 ; -1.780 ; Rise       ; KEY0                        ;
;  data[10] ; KEY0                        ; -1.324 ; -1.324 ; Rise       ; KEY0                        ;
;  data[11] ; KEY0                        ; -5.849 ; -5.849 ; Rise       ; KEY0                        ;
;  data[12] ; KEY0                        ; -5.792 ; -5.792 ; Rise       ; KEY0                        ;
;  data[13] ; KEY0                        ; -6.129 ; -6.129 ; Rise       ; KEY0                        ;
;  data[14] ; KEY0                        ; -5.916 ; -5.916 ; Rise       ; KEY0                        ;
;  data[15] ; KEY0                        ; -5.408 ; -5.408 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -2.325 ; -2.325 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -4.291 ; -4.291 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -2.932 ; -2.932 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -2.932 ; -2.932 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -3.473 ; -3.473 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -3.611 ; -3.611 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -4.188 ; -4.188 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -3.929 ; -3.929 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -3.698 ; -3.698 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -3.796 ; -3.796 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -3.831 ; -3.831 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[8]  ; LCD_Display:inst1|CLK_400HZ ; -3.770 ; -3.770 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[9]  ; LCD_Display:inst1|CLK_400HZ ; -4.137 ; -4.137 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[10] ; LCD_Display:inst1|CLK_400HZ ; -4.239 ; -4.239 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[11] ; LCD_Display:inst1|CLK_400HZ ; -8.362 ; -8.362 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[12] ; LCD_Display:inst1|CLK_400HZ ; -8.453 ; -8.453 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[13] ; LCD_Display:inst1|CLK_400HZ ; -8.541 ; -8.541 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[14] ; LCD_Display:inst1|CLK_400HZ ; -8.490 ; -8.490 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[15] ; LCD_Display:inst1|CLK_400HZ ; -8.144 ; -8.144 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10KHz    ; 0.066  ; 0.066  ; Rise       ; clk_div:inst|clock_10KHz    ;
; KEY0      ; clk_div:inst|clock_1Hz      ; -1.573 ; -1.573 ; Rise       ; clk_div:inst|clock_1Hz      ;
; KEY3_ACLR ; clk_div:inst|clock_1Hz      ; -5.998 ; -5.998 ; Rise       ; clk_div:inst|clock_1Hz      ;
; SW1       ; clk_div:inst|clock_1Hz      ; -0.405 ; -0.405 ; Rise       ; clk_div:inst|clock_1Hz      ;
; data[*]   ; clk_div:inst|clock_1Hz      ; -2.725 ; -2.725 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[0]  ; clk_div:inst|clock_1Hz      ; -2.725 ; -2.725 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[1]  ; clk_div:inst|clock_1Hz      ; -3.609 ; -3.609 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[2]  ; clk_div:inst|clock_1Hz      ; -3.500 ; -3.500 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[3]  ; clk_div:inst|clock_1Hz      ; -3.918 ; -3.918 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[4]  ; clk_div:inst|clock_1Hz      ; -3.657 ; -3.657 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[5]  ; clk_div:inst|clock_1Hz      ; -3.470 ; -3.470 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[6]  ; clk_div:inst|clock_1Hz      ; -4.381 ; -4.381 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[7]  ; clk_div:inst|clock_1Hz      ; -3.579 ; -3.579 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[8]  ; clk_div:inst|clock_1Hz      ; -4.529 ; -4.529 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[9]  ; clk_div:inst|clock_1Hz      ; -4.392 ; -4.392 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[10] ; clk_div:inst|clock_1Hz      ; -5.022 ; -5.022 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[11] ; clk_div:inst|clock_1Hz      ; -8.068 ; -8.068 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[12] ; clk_div:inst|clock_1Hz      ; -7.823 ; -7.823 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[13] ; clk_div:inst|clock_1Hz      ; -9.644 ; -9.644 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[14] ; clk_div:inst|clock_1Hz      ; -8.911 ; -8.911 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[15] ; clk_div:inst|clock_1Hz      ; -7.937 ; -7.937 ; Rise       ; clk_div:inst|clock_1Hz      ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 9.682 ; 9.682 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.665 ; 8.665 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.645 ; 8.645 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.680 ; 8.680 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.682 ; 9.682 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.544 ; 9.544 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.795 ; 8.795 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.769 ; 8.769 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.804 ; 8.804 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.098 ; 8.098 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 9.114 ; 9.114 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 8.211 ; 8.211 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.645 ; 8.645 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.665 ; 8.665 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.645 ; 8.645 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.680 ; 8.680 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.682 ; 9.682 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.544 ; 9.544 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.795 ; 8.795 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.769 ; 8.769 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.804 ; 8.804 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.098 ; 8.098 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 9.114 ; 9.114 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 8.211 ; 8.211 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.173 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.173 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.173 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.472 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.472 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.452 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.462 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.472 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.487 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.173 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.173 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.173 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.472 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.472 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.452 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.462 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.472 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.487 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.173     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.173     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.173     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.472     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.472     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.452     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.462     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.472     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.487     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 8.173     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.173     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.173     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.472     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 8.472     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 8.452     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.462     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.472     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.487     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_div:inst|clock_1Hz        ; -4.507 ; -61.968       ;
; LCD_Display:inst1|CLK_400HZ   ; -1.552 ; -12.432       ;
; CLK_48Mhz                     ; -0.702 ; -13.278       ;
; clk_div:inst|clock_10KHz      ; 0.431  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.432  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.439  ; 0.000         ;
; clk_div:inst|clock_10Hz_reg   ; 0.504  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.504  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.508  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.509  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.665  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.593 ; -3.181        ;
; clk_div:inst|clock_1Hz        ; -0.115 ; -0.250        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Hz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10KHz      ; 0.240  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Recovery Summary                     ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_div:inst|clock_1Hz ; -0.019 ; -0.144        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast Model Removal Summary                     ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; clk_div:inst|clock_1Hz ; 0.299 ; 0.000         ;
+------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_48Mhz                     ; -1.380 ; -39.380       ;
; KEY0                          ; -1.222 ; -1.222        ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_1Hz        ; -0.500 ; -24.000       ;
; clk_div:inst|clock_10KHz      ; -0.500 ; -5.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; debounce:inst3|pb_debounced   ; -0.500 ; -1.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Hz'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; -4.507 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.531      ;
; -4.507 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.531      ;
; -4.507 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.531      ;
; -4.507 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.531      ;
; -4.457 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.481      ;
; -4.457 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.481      ;
; -4.457 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.481      ;
; -4.457 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.481      ;
; -4.435 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.459      ;
; -4.435 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.459      ;
; -4.435 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.459      ;
; -4.435 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.459      ;
; -4.389 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.413      ;
; -4.389 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.413      ;
; -4.389 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.413      ;
; -4.389 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 5.413      ;
; -4.092 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.964      ;
; -4.092 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.964      ;
; -4.092 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.964      ;
; -4.092 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.964      ;
; -3.914 ; inst7                                                                                       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 5.607      ;
; -3.914 ; inst7                                                                                       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 5.607      ;
; -3.914 ; inst7                                                                                       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 5.607      ;
; -3.914 ; inst7                                                                                       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 5.607      ;
; -3.779 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.803      ;
; -3.779 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.803      ;
; -3.779 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.803      ;
; -3.779 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.803      ;
; -3.729 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.753      ;
; -3.729 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.753      ;
; -3.729 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.753      ;
; -3.729 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.753      ;
; -3.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.731      ;
; -3.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.731      ;
; -3.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.731      ;
; -3.707 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.731      ;
; -3.680 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.704      ;
; -3.680 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.704      ;
; -3.680 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.704      ;
; -3.680 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.704      ;
; -3.661 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.685      ;
; -3.661 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.685      ;
; -3.661 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.685      ;
; -3.661 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.685      ;
; -3.654 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.678      ;
; -3.654 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.678      ;
; -3.654 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.678      ;
; -3.654 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.678      ;
; -3.609 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.633      ;
; -3.609 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.633      ;
; -3.609 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.633      ;
; -3.609 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.633      ;
; -3.592 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.964      ;
; -3.592 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.964      ;
; -3.592 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.964      ;
; -3.592 ; KEY0                                                                                        ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.964      ;
; -3.585 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.609      ;
; -3.585 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.609      ;
; -3.585 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.609      ;
; -3.585 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 4.609      ;
; -3.364 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.236      ;
; -3.364 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.236      ;
; -3.364 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.236      ;
; -3.364 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 5.236      ;
; -3.186 ; inst7                                                                                       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 4.879      ;
; -3.186 ; inst7                                                                                       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 4.879      ;
; -3.186 ; inst7                                                                                       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 4.879      ;
; -3.186 ; inst7                                                                                       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 1.000        ; 0.661      ; 4.879      ;
; -3.163 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.196      ;
; -3.163 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.196      ;
; -3.163 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.196      ;
; -3.163 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.196      ;
; -3.078 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.111      ;
; -3.078 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.111      ;
; -3.078 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.111      ;
; -3.078 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; 0.001      ; 4.111      ;
; -2.952 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.976      ;
; -2.952 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.976      ;
; -2.952 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.976      ;
; -2.952 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.976      ;
; -2.926 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.950      ;
; -2.926 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.950      ;
; -2.926 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.950      ;
; -2.926 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.950      ;
; -2.881 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.905      ;
; -2.881 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.905      ;
; -2.881 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.905      ;
; -2.881 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.905      ;
; -2.874 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 3.897      ;
; -2.874 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 3.897      ;
; -2.874 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 3.897      ;
; -2.874 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.009     ; 3.897      ;
; -2.864 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.236      ;
; -2.864 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.236      ;
; -2.864 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.236      ;
; -2.864 ; KEY0                                                                                        ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 5.236      ;
; -2.857 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.881      ;
; -2.857 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.881      ;
; -2.857 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.881      ;
; -2.857 ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 1.000        ; -0.008     ; 3.881      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.552 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.595      ;
; -1.549 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.592      ;
; -1.549 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.592      ;
; -1.546 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.589      ;
; -1.502 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.545      ;
; -1.502 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.545      ;
; -1.499 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.542      ;
; -1.499 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.542      ;
; -1.494 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.537      ;
; -1.491 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.534      ;
; -1.476 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.519      ;
; -1.473 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.516      ;
; -1.446 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.489      ;
; -1.443 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.486      ;
; -1.426 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.469      ;
; -1.426 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.469      ;
; -1.418 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.461      ;
; -1.396 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.439      ;
; -1.396 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.439      ;
; -1.388 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.431      ;
; -1.388 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.431      ;
; -1.386 ; LCD_Display:inst1|CHAR_COUNT[0]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.429      ;
; -1.385 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.428      ;
; -1.383 ; LCD_Display:inst1|CHAR_COUNT[2]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.426      ;
; -1.312 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.355      ;
; -1.310 ; LCD_Display:inst1|CHAR_COUNT[1]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.353      ;
; -1.282 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.325      ;
; -1.280 ; LCD_Display:inst1|CHAR_COUNT[4]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.323      ;
; -1.036 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.079      ;
; -0.988 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.031      ;
; -0.988 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.031      ;
; -0.980 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 2.023      ;
; -0.932 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.423      ;
; -0.919 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.410      ;
; -0.916 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.407      ;
; -0.911 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.401      ;
; -0.885 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.376      ;
; -0.885 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.376      ;
; -0.877 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.368      ;
; -0.875 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.357      ;
; -0.872 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 1.915      ;
; -0.870 ; LCD_Display:inst1|CHAR_COUNT[3]                                                             ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.011      ; 1.913      ;
; -0.869 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.360      ;
; -0.869 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.360      ;
; -0.864 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.354      ;
; -0.864 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.354      ;
; -0.862 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.353      ;
; -0.861 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.352      ;
; -0.859 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.350      ;
; -0.856 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.346      ;
; -0.854 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.345      ;
; -0.849 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.339      ;
; -0.845 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.336      ;
; -0.828 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.310      ;
; -0.828 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.310      ;
; -0.820 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.302      ;
; -0.812 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.303      ;
; -0.812 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.303      ;
; -0.807 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.298      ;
; -0.807 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.298      ;
; -0.804 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.295      ;
; -0.802 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.292      ;
; -0.802 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.292      ;
; -0.802 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.292      ;
; -0.802 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.284      ;
; -0.799 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.290      ;
; -0.798 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.289      ;
; -0.798 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.289      ;
; -0.796 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.287      ;
; -0.794 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.284      ;
; -0.790 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.280      ;
; -0.790 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.280      ;
; -0.790 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.281      ;
; -0.790 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.281      ;
; -0.787 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.277      ;
; -0.787 ; KEY0                                                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.798      ; 3.117      ;
; -0.784 ; KEY0                                                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.798      ; 3.114      ;
; -0.778 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.268      ;
; -0.769 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.259      ;
; -0.768 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.259      ;
; -0.768 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.259      ;
; -0.766 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.257      ;
; -0.755 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.245      ;
; -0.755 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.237      ;
; -0.755 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.245      ;
; -0.755 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.237      ;
; -0.755 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.246      ;
; -0.753 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.459      ; 2.244      ;
; -0.747 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.237      ;
; -0.747 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.229      ;
; -0.747 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.237      ;
; -0.745 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.235      ;
; -0.744 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.234      ;
; -0.744 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.450      ; 2.226      ;
; -0.740 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.230      ;
; -0.740 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.230      ;
; -0.737 ; KEY0                                                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.798      ; 3.067      ;
; -0.737 ; KEY0                                                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.500        ; 1.798      ; 3.067      ;
; -0.734 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.224      ;
; -0.733 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; clk_div:inst|clock_1Hz      ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.458      ; 2.223      ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_48Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.702 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.737      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.733      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.665 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.697      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.652 ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.684      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.622 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.654      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.614 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.003      ; 1.649      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.608 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.640      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.607 ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.636      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.593 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.625      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.577 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.571 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.600      ;
; -0.571 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.600      ;
; -0.571 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.600      ;
; -0.571 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.600      ;
; -0.571 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.600      ;
; -0.571 ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz    ; CLK_48Mhz   ; 1.000        ; -0.003     ; 1.600      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10KHz'                                                                                                                    ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.431 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.601      ;
; 0.519 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.513      ;
; 0.592 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.440      ;
; 0.637 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.395      ;
; 0.638 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.394      ;
; 0.640 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 1.000        ; 0.000      ; 0.392      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                          ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.432 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.600      ;
; 0.510 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.519 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.627 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.637 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100hz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.439 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.593      ;
; 0.514 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.516 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.629 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.633 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.665 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Hz_reg'                                                                                                                      ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.504 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.507 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.520 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.512      ;
; 0.523 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.509      ;
; 0.632 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.635 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.396      ;
; 0.665 ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.504 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.528      ;
; 0.513 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.519 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.522 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.630 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.633 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.512 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.548 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.484      ;
; 0.628 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.509 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.511 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.515 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.518 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.514      ;
; 0.632 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debounce:inst3|pb_debounced'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.665 ; inst7     ; inst7   ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_48Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.593 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; 0.000        ; 1.667      ; 0.367      ;
; -1.486 ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_10KHz              ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 1.654      ; 0.461      ;
; -1.093 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz   ; -0.500       ; 1.667      ; 0.367      ;
; -0.986 ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_10KHz              ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; -0.500       ; 1.654      ; 0.461      ;
; -0.037 ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz   ; 0.000        ; 0.282      ; 0.397      ;
; -0.031 ; clk_div:inst|clock_1Hz_int            ; clk_div:inst|clock_1Hz_reg            ; clk_div:inst|clock_10Hz_reg   ; CLK_48Mhz   ; 0.000        ; 0.267      ; 0.388      ;
; -0.019 ; clk_div:inst|clock_10Hz_int           ; clk_div:inst|clock_10Hz_reg           ; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz   ; 0.000        ; 0.266      ; 0.399      ;
; -0.010 ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz   ; 0.000        ; 0.254      ; 0.396      ;
; -0.005 ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz   ; 0.000        ; 0.254      ; 0.401      ;
; 0.010  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz   ; 0.000        ; 0.239      ; 0.401      ;
; 0.251  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.404      ;
; 0.308  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.460      ;
; 0.318  ; clk_div:inst|clock_1Hz_reg            ; clk_div:inst|clock_1Hz                ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; -0.001     ; 0.469      ;
; 0.354  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.532      ;
; 0.410  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.562      ;
; 0.438  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.590      ;
; 0.439  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.591      ;
; 0.440  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.592      ;
; 0.443  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.595      ;
; 0.443  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.595      ;
; 0.448  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.451  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.604      ;
; 0.496  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.650      ;
; 0.505  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.658      ;
; 0.511  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.670      ;
; 0.519  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.671      ;
; 0.520  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.672      ;
; 0.528  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.680      ;
; 0.531  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.685      ;
; 0.541  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.693      ;
; 0.543  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.003      ; 0.698      ;
; 0.546  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.703      ;
; 0.554  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.706      ;
; 0.563  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.720      ;
; 0.576  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.728      ;
; 0.577  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.729      ;
; 0.581  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.584  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.736      ;
; 0.588  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.741      ;
; 0.589  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[6]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.741      ;
; 0.592  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.744      ;
; 0.596  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.748      ;
; 0.598  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.750      ;
; 0.599  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.755      ;
; 0.612  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.764      ;
; 0.613  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.003      ; 0.768      ;
; 0.616  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.003      ; 0.772      ;
; 0.617  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz                     ; CLK_48Mhz   ; 0.000        ; 0.000      ; 0.769      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Hz'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+
; -0.115 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 0.706      ;
; -0.080 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 0.741      ;
; -0.045 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 0.776      ;
; -0.010 ; inst7                                                                                           ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 0.811      ;
; 0.044  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.193      ; 0.389      ;
; 0.054  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.491      ;
; 0.113  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.201      ; 0.466      ;
; 0.130  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.194      ; 0.476      ;
; 0.133  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.210      ; 0.495      ;
; 0.136  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.196      ; 0.484      ;
; 0.239  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.676      ;
; 0.271  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.210      ; 0.633      ;
; 0.283  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.201      ; 0.636      ;
; 0.304  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.194      ; 0.650      ;
; 0.304  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.196      ; 0.652      ;
; 0.304  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.164      ; 0.620      ;
; 0.318  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.201      ; 0.671      ;
; 0.339  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.776      ;
; 0.339  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.196      ; 0.687      ;
; 0.353  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.201      ; 0.706      ;
; 0.358  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.514      ;
; 0.367  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.117      ; 0.637      ;
; 0.369  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.373  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.525      ;
; 0.377  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.111      ; 0.642      ;
; 0.385  ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.885      ;
; 0.420  ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.920      ;
; 0.421  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.114      ; 0.687      ;
; 0.424  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.121      ; 0.697      ;
; 0.438  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.590      ;
; 0.453  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.605      ;
; 0.455  ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.955      ;
; 0.457  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.610      ;
; 0.488  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.194      ; 0.834      ;
; 0.490  ; KEY0                                                                                            ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.990      ;
; 0.496  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.165      ; 0.817      ;
; 0.507  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.660      ;
; 0.509  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; inst7                                                                                           ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 1.330      ;
; 0.511  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.663      ;
; 0.513  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.952      ;
; 0.517  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.670      ;
; 0.523  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.194      ; 0.869      ;
; 0.523  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.960      ;
; 0.531  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.179      ; 0.864      ;
; 0.535  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.687      ;
; 0.542  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.695      ;
; 0.544  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; inst7                                                                                           ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 1.365      ;
; 0.545  ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 2.045      ;
; 0.545  ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 2.045      ;
; 0.545  ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 2.045      ;
; 0.545  ; KEY0                                                                                            ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 2.045      ;
; 0.548  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.987      ;
; 0.552  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.704      ;
; 0.552  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.705      ;
; 0.558  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.194      ; 0.904      ;
; 0.558  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 0.995      ;
; 0.570  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.722      ;
; 0.576  ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.728      ;
; 0.578  ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.730      ;
; 0.579  ; inst7                                                                                           ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_1Hz ; 0.000        ; 0.669      ; 1.400      ;
; 0.583  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.735      ;
; 0.587  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.739      ;
; 0.591  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.194      ; 0.937      ;
; 0.593  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst|clock_1Hz      ; clk_div:inst|clock_1Hz ; 0.000        ; 0.000      ; 0.745      ;
; 0.593  ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.285      ; 1.030      ;
; 0.594  ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0                        ; clk_div:inst|clock_1Hz ; 0.000        ; 0.121      ; 0.867      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.400      ;
; 0.270 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.422      ;
; 0.280 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.432      ;
; 0.316 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.469      ;
; 0.332 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.484      ;
; 0.340 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.492      ;
; 0.355 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.509      ;
; 0.361 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.524      ;
; 0.395 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.550      ;
; 0.399 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.551      ;
; 0.399 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.552      ;
; 0.403 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.555      ;
; 0.417 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.569      ;
; 0.438 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.590      ;
; 0.445 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.597      ;
; 0.447 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.598      ;
; 0.448 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.601      ;
; 0.453 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.606      ;
; 0.463 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.615      ;
; 0.466 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 0.617      ;
; 0.466 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.618      ;
; 0.466 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.618      ;
; 0.468 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.620      ;
; 0.503 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.656      ;
; 0.503 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.656      ;
; 0.505 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.658      ;
; 0.508 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.661      ;
; 0.508 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.661      ;
; 0.510 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.663      ;
; 0.535 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.690      ;
; 0.543 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.695      ;
; 0.553 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.705      ;
; 0.570 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.723      ;
; 0.570 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.722      ;
; 0.572 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.724      ;
; 0.578 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.732      ;
; 0.579 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.733      ;
; 0.580 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.733      ;
; 0.600 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.752      ;
; 0.603 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.755      ;
; 0.613 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.765      ;
; 0.620 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.773      ;
; 0.624 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.777      ;
; 0.627 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.780      ;
; 0.629 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.782      ;
; 0.629 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.782      ;
; 0.631 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.001      ; 0.784      ;
; 0.634 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.786      ;
; 0.638 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.790      ;
; 0.652 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.798      ; 2.602      ;
; 0.673 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.825      ;
; 0.678 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.021      ; 0.851      ;
; 0.697 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.849      ;
; 0.699 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.021      ; 0.872      ;
; 0.704 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.021      ; 0.877      ;
; 0.708 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.860      ;
; 0.712 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.798      ; 2.662      ;
; 0.714 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.798      ; 2.664      ;
; 0.721 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.798      ; 2.671      ;
; 0.722 ; KEY0                                         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; KEY0                        ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 1.798      ; 2.672      ;
; 0.738 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.890      ;
; 0.747 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.020      ; 0.919      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.362 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.364 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|count_10hz[2]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; clk_div:inst|count_10hz[1]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; clk_div:inst|count_10hz[2]  ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.441 ; clk_div:inst|count_10hz[0]  ; clk_div:inst|clock_10Hz_int ; clk_div:inst|clock_100hz_reg ; clk_div:inst|clock_100hz_reg ; 0.000        ; 0.000      ; 0.593      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Hz_reg'                                                                                                                       ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; clk_div:inst|count_1hz[1]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.357 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.512      ;
; 0.373 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|count_1hz[2]  ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; clk_div:inst|count_1hz[0]  ; clk_div:inst|clock_1Hz_int ; clk_div:inst|clock_10Hz_reg ; clk_div:inst|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.528      ;
+-------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.358 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.376 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.528      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.395      ;
; 0.251 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.361 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.448 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.600      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.332 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.484      ;
; 0.368 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debounce:inst3|pb_debounced'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst7     ; inst7   ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10KHz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.240 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.395      ;
; 0.288 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.440      ;
; 0.361 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.513      ;
; 0.449 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_10KHz ; clk_div:inst|clock_10KHz ; 0.000        ; 0.000      ; 0.601      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_div:inst|clock_1Hz'                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                     ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.019 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.890      ;
; -0.019 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.890      ;
; -0.019 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.890      ;
; -0.019 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.890      ;
; -0.017 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.897      ;
; -0.017 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.897      ;
; -0.017 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.897      ;
; -0.017 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.897      ;
; 0.053  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.818      ;
; 0.053  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.818      ;
; 0.053  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.818      ;
; 0.053  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.339      ; 1.818      ;
; 0.065  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.815      ;
; 0.065  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.815      ;
; 0.065  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.815      ;
; 0.065  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.348      ; 1.815      ;
; 0.071  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.801      ;
; 0.071  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.801      ;
; 0.071  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.801      ;
; 0.071  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.801      ;
; 0.081  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.791      ;
; 0.081  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.791      ;
; 0.081  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.791      ;
; 0.081  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.500        ; 1.340      ; 1.791      ;
; 0.481  ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.890      ;
; 0.481  ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.890      ;
; 0.481  ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.890      ;
; 0.481  ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.890      ;
; 0.483  ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.897      ;
; 0.483  ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.897      ;
; 0.483  ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.897      ;
; 0.483  ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.897      ;
; 0.553  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.818      ;
; 0.553  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.818      ;
; 0.553  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.818      ;
; 0.553  ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.339      ; 1.818      ;
; 0.565  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.815      ;
; 0.565  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.815      ;
; 0.565  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.815      ;
; 0.565  ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.348      ; 1.815      ;
; 0.571  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.801      ;
; 0.571  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.801      ;
; 0.571  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.801      ;
; 0.571  ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.801      ;
; 0.581  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.791      ;
; 0.581  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.791      ;
; 0.581  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.791      ;
; 0.581  ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 1.000        ; 1.340      ; 1.791      ;
+--------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_div:inst|clock_1Hz'                                                                                                                                                     ;
+-------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                     ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.299 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.791      ;
; 0.299 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.791      ;
; 0.299 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.791      ;
; 0.299 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.791      ;
; 0.309 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.801      ;
; 0.309 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.801      ;
; 0.309 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.801      ;
; 0.309 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.340      ; 1.801      ;
; 0.315 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.815      ;
; 0.315 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.815      ;
; 0.315 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.815      ;
; 0.315 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.815      ;
; 0.327 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.818      ;
; 0.327 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.818      ;
; 0.327 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.818      ;
; 0.327 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.818      ;
; 0.397 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.897      ;
; 0.397 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.897      ;
; 0.397 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.897      ;
; 0.397 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.348      ; 1.897      ;
; 0.399 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.890      ;
; 0.399 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.890      ;
; 0.399 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.890      ;
; 0.399 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; 0.000        ; 1.339      ; 1.890      ;
; 0.799 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.791      ;
; 0.799 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.791      ;
; 0.799 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.791      ;
; 0.799 ; KEY0      ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.791      ;
; 0.809 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.801      ;
; 0.809 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.801      ;
; 0.809 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.801      ;
; 0.809 ; KEY0      ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.340      ; 1.801      ;
; 0.815 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.815      ;
; 0.815 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.815      ;
; 0.815 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.815      ;
; 0.815 ; KEY0      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.815      ;
; 0.827 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.818      ;
; 0.827 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.818      ;
; 0.827 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.818      ;
; 0.827 ; KEY0      ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.818      ;
; 0.897 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.897      ;
; 0.897 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.897      ;
; 0.897 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.897      ;
; 0.897 ; KEY0      ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.348      ; 1.897      ;
; 0.899 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.890      ;
; 0.899 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.890      ;
; 0.899 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.890      ;
; 0.899 ; KEY0      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; KEY0         ; clk_div:inst|clock_1Hz ; -0.500       ; 1.339      ; 1.890      ;
+-------+-----------+---------------------------------------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_48Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_48Mhz ; Rise       ; CLK_48Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Hz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10KHz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10KHz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz_reg            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Hz_reg            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; CLK_48Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_48Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY0'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY0  ; Rise       ; KEY0                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; KEY0|combout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[0]~7|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[2]~4|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|latch_signal[3]~6|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~7 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~4 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY0  ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~6 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Hz'                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst13|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst11|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; lpm_counter1:inst15|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz|regout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz|regout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz~clkctrl|inclk[0]                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Hz ; Rise       ; inst|clock_1Hz~clkctrl|inclk[0]                                                             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10KHz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; debounce:inst3|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10KHz ; Rise       ; inst|clock_10KHz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; clk_div:inst|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100hz_reg ; Rise       ; inst|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Hz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; clk_div:inst|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Hz_reg ; Rise       ; inst|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst7                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst7                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst7|clk                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 2.481  ; 2.481  ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 4.125  ; 4.125  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 0.807  ; 0.807  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 1.275  ; 1.275  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 1.341  ; 1.341  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 1.118  ; 1.118  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 0.915  ; 0.915  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 0.974  ; 0.974  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 1.072  ; 1.072  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 0.957  ; 0.957  ; Rise       ; KEY0                        ;
;  data[8]  ; KEY0                        ; 1.063  ; 1.063  ; Rise       ; KEY0                        ;
;  data[9]  ; KEY0                        ; 1.298  ; 1.298  ; Rise       ; KEY0                        ;
;  data[10] ; KEY0                        ; 1.317  ; 1.317  ; Rise       ; KEY0                        ;
;  data[11] ; KEY0                        ; 3.679  ; 3.679  ; Rise       ; KEY0                        ;
;  data[12] ; KEY0                        ; 4.125  ; 4.125  ; Rise       ; KEY0                        ;
;  data[13] ; KEY0                        ; 3.929  ; 3.929  ; Rise       ; KEY0                        ;
;  data[14] ; KEY0                        ; 3.799  ; 3.799  ; Rise       ; KEY0                        ;
;  data[15] ; KEY0                        ; 3.672  ; 3.672  ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 1.287  ; 1.287  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 4.124  ; 4.124  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 4.624  ; 4.624  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 1.232  ; 1.232  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 1.645  ; 1.645  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 1.656  ; 1.656  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 1.964  ; 1.964  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 1.772  ; 1.772  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 1.705  ; 1.705  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 1.685  ; 1.685  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 1.675  ; 1.675  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[8]  ; LCD_Display:inst1|CLK_400HZ ; 1.675  ; 1.675  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[9]  ; LCD_Display:inst1|CLK_400HZ ; 1.972  ; 1.972  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[10] ; LCD_Display:inst1|CLK_400HZ ; 1.909  ; 1.909  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[11] ; LCD_Display:inst1|CLK_400HZ ; 4.462  ; 4.462  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[12] ; LCD_Display:inst1|CLK_400HZ ; 4.507  ; 4.507  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[13] ; LCD_Display:inst1|CLK_400HZ ; 4.624  ; 4.624  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[14] ; LCD_Display:inst1|CLK_400HZ ; 4.524  ; 4.524  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[15] ; LCD_Display:inst1|CLK_400HZ ; 4.367  ; 4.367  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10KHz    ; -0.177 ; -0.177 ; Rise       ; clk_div:inst|clock_10KHz    ;
; KEY0      ; clk_div:inst|clock_1Hz      ; 4.592  ; 4.592  ; Rise       ; clk_div:inst|clock_1Hz      ;
; KEY3_ACLR ; clk_div:inst|clock_1Hz      ; 7.327  ; 7.327  ; Rise       ; clk_div:inst|clock_1Hz      ;
; SW1       ; clk_div:inst|clock_1Hz      ; 5.150  ; 5.150  ; Rise       ; clk_div:inst|clock_1Hz      ;
; data[*]   ; clk_div:inst|clock_1Hz      ; 5.017  ; 5.017  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[0]  ; clk_div:inst|clock_1Hz      ; 3.403  ; 3.403  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[1]  ; clk_div:inst|clock_1Hz      ; 3.889  ; 3.889  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[2]  ; clk_div:inst|clock_1Hz      ; 3.857  ; 3.857  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[3]  ; clk_div:inst|clock_1Hz      ; 4.110  ; 4.110  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[4]  ; clk_div:inst|clock_1Hz      ; 3.277  ; 3.277  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[5]  ; clk_div:inst|clock_1Hz      ; 3.095  ; 3.095  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[6]  ; clk_div:inst|clock_1Hz      ; 3.567  ; 3.567  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[7]  ; clk_div:inst|clock_1Hz      ; 3.148  ; 3.148  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[8]  ; clk_div:inst|clock_1Hz      ; 2.735  ; 2.735  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[9]  ; clk_div:inst|clock_1Hz      ; 2.715  ; 2.715  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[10] ; clk_div:inst|clock_1Hz      ; 2.926  ; 2.926  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[11] ; clk_div:inst|clock_1Hz      ; 5.012  ; 5.012  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[12] ; clk_div:inst|clock_1Hz      ; 4.196  ; 4.196  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[13] ; clk_div:inst|clock_1Hz      ; 5.017  ; 5.017  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[14] ; clk_div:inst|clock_1Hz      ; 4.672  ; 4.672  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[15] ; clk_div:inst|clock_1Hz      ; 4.237  ; 4.237  ; Rise       ; clk_div:inst|clock_1Hz      ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -1.962 ; -1.962 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.280 ; -0.280 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.280 ; -0.280 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.482 ; -0.482 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.705 ; -0.705 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -0.770 ; -0.770 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -0.557 ; -0.557 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -0.503 ; -0.503 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -0.618 ; -0.618 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -0.593 ; -0.593 ; Rise       ; KEY0                        ;
;  data[8]  ; KEY0                        ; -0.715 ; -0.715 ; Rise       ; KEY0                        ;
;  data[9]  ; KEY0                        ; -0.935 ; -0.935 ; Rise       ; KEY0                        ;
;  data[10] ; KEY0                        ; -0.684 ; -0.684 ; Rise       ; KEY0                        ;
;  data[11] ; KEY0                        ; -3.400 ; -3.400 ; Rise       ; KEY0                        ;
;  data[12] ; KEY0                        ; -3.400 ; -3.400 ; Rise       ; KEY0                        ;
;  data[13] ; KEY0                        ; -3.563 ; -3.563 ; Rise       ; KEY0                        ;
;  data[14] ; KEY0                        ; -3.453 ; -3.453 ; Rise       ; KEY0                        ;
;  data[15] ; KEY0                        ; -3.224 ; -3.224 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.652 ; -0.652 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.438 ; -2.438 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -0.953 ; -0.953 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -0.953 ; -0.953 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -1.256 ; -1.256 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -1.370 ; -1.370 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -1.678 ; -1.678 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -1.493 ; -1.493 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -1.316 ; -1.316 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -1.399 ; -1.399 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -1.389 ; -1.389 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[8]  ; LCD_Display:inst1|CLK_400HZ ; -1.396 ; -1.396 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[9]  ; LCD_Display:inst1|CLK_400HZ ; -1.624 ; -1.624 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[10] ; LCD_Display:inst1|CLK_400HZ ; -1.623 ; -1.623 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[11] ; LCD_Display:inst1|CLK_400HZ ; -4.176 ; -4.176 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[12] ; LCD_Display:inst1|CLK_400HZ ; -4.228 ; -4.228 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[13] ; LCD_Display:inst1|CLK_400HZ ; -4.276 ; -4.276 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[14] ; LCD_Display:inst1|CLK_400HZ ; -4.238 ; -4.238 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[15] ; LCD_Display:inst1|CLK_400HZ ; -4.081 ; -4.081 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10KHz    ; 0.297  ; 0.297  ; Rise       ; clk_div:inst|clock_10KHz    ;
; KEY0      ; clk_div:inst|clock_1Hz      ; -0.385 ; -0.385 ; Rise       ; clk_div:inst|clock_1Hz      ;
; KEY3_ACLR ; clk_div:inst|clock_1Hz      ; -3.120 ; -3.120 ; Rise       ; clk_div:inst|clock_1Hz      ;
; SW1       ; clk_div:inst|clock_1Hz      ; 0.076  ; 0.076  ; Rise       ; clk_div:inst|clock_1Hz      ;
; data[*]   ; clk_div:inst|clock_1Hz      ; -0.938 ; -0.938 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[0]  ; clk_div:inst|clock_1Hz      ; -0.938 ; -0.938 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[1]  ; clk_div:inst|clock_1Hz      ; -1.424 ; -1.424 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[2]  ; clk_div:inst|clock_1Hz      ; -1.392 ; -1.392 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[3]  ; clk_div:inst|clock_1Hz      ; -1.645 ; -1.645 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[4]  ; clk_div:inst|clock_1Hz      ; -1.524 ; -1.524 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[5]  ; clk_div:inst|clock_1Hz      ; -1.342 ; -1.342 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[6]  ; clk_div:inst|clock_1Hz      ; -1.814 ; -1.814 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[7]  ; clk_div:inst|clock_1Hz      ; -1.395 ; -1.395 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[8]  ; clk_div:inst|clock_1Hz      ; -1.887 ; -1.887 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[9]  ; clk_div:inst|clock_1Hz      ; -1.867 ; -1.867 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[10] ; clk_div:inst|clock_1Hz      ; -2.078 ; -2.078 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[11] ; clk_div:inst|clock_1Hz      ; -4.164 ; -4.164 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[12] ; clk_div:inst|clock_1Hz      ; -4.076 ; -4.076 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[13] ; clk_div:inst|clock_1Hz      ; -4.897 ; -4.897 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[14] ; clk_div:inst|clock_1Hz      ; -4.552 ; -4.552 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[15] ; clk_div:inst|clock_1Hz      ; -4.117 ; -4.117 ; Rise       ; clk_div:inst|clock_1Hz      ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 5.278 ; 5.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.702 ; 4.702 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.695 ; 4.695 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.714 ; 4.714 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 5.278 ; 5.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.211 ; 5.211 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.807 ; 4.807 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.763 ; 4.763 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.733 ; 4.733 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.421 ; 4.421 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.999 ; 4.999 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.483 ; 4.483 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.695 ; 4.695 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.702 ; 4.702 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.695 ; 4.695 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.714 ; 4.714 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 5.278 ; 5.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.211 ; 5.211 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.807 ; 4.807 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.763 ; 4.763 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.733 ; 4.733 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.421 ; 4.421 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.999 ; 4.999 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.483 ; 4.483 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.440 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.440 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.440 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.579 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.579 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.559 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.569 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.579 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.591 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.440 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.440 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.440 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.579 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.579 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.559 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.569 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.579 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.591 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.440     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.440     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.440     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.579     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.579     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.559     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.569     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.579     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.591     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.440     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.440     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.440     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.579     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.579     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.559     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.569     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.579     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.591     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -11.816  ; -2.550 ; -0.938   ; 0.299   ; -1.380              ;
;  CLK_48Mhz                     ; -2.673   ; -2.550 ; N/A      ; N/A     ; -1.380              ;
;  KEY0                          ; N/A      ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -4.906   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Khz_reg ; -0.063   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100hz_reg  ; -0.208   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Hz_reg   ; -0.070   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10KHz      ; -0.242   ; 0.240  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.071   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Hz        ; -11.816  ; -0.115 ; -0.938   ; 0.299   ; -0.500              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.239   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  debounce:inst3|pb_debounced   ; 0.379    ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                ; -293.949 ; -4.816 ; -19.196  ; 0.0     ; -133.602            ;
;  CLK_48Mhz                     ; -61.193  ; -4.816 ; N/A      ; N/A     ; -39.380             ;
;  KEY0                          ; N/A      ; N/A    ; N/A      ; N/A     ; -1.222              ;
;  LCD_Display:inst1|CLK_400HZ   ; -57.671  ; 0.000  ; N/A      ; N/A     ; -39.000             ;
;  clk_div:inst|clock_100Khz_reg ; -0.127   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_100hz_reg  ; -0.251   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10Hz_reg   ; -0.137   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10KHz      ; -0.242   ; 0.000  ; N/A      ; N/A     ; -5.000              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.108   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Hz        ; -173.784 ; -0.250 ; -19.196  ; 0.000   ; -24.000             ;
;  clk_div:inst|clock_1Khz_reg   ; -0.287   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.149   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  debounce:inst3|pb_debounced   ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; 4.656  ; 4.656  ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; 7.446  ; 7.446  ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; 1.822  ; 1.822  ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; 2.694  ; 2.694  ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; 2.769  ; 2.769  ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; 2.157  ; 2.157  ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; 1.884  ; 1.884  ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; 2.101  ; 2.101  ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; 2.249  ; 2.249  ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; 2.083  ; 2.083  ; Rise       ; KEY0                        ;
;  data[8]  ; KEY0                        ; 2.230  ; 2.230  ; Rise       ; KEY0                        ;
;  data[9]  ; KEY0                        ; 2.643  ; 2.643  ; Rise       ; KEY0                        ;
;  data[10] ; KEY0                        ; 2.810  ; 2.810  ; Rise       ; KEY0                        ;
;  data[11] ; KEY0                        ; 6.534  ; 6.534  ; Rise       ; KEY0                        ;
;  data[12] ; KEY0                        ; 7.446  ; 7.446  ; Rise       ; KEY0                        ;
;  data[13] ; KEY0                        ; 6.996  ; 6.996  ; Rise       ; KEY0                        ;
;  data[14] ; KEY0                        ; 6.748  ; 6.748  ; Rise       ; KEY0                        ;
;  data[15] ; KEY0                        ; 6.448  ; 6.448  ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; 3.704  ; 3.704  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 8.445  ; 8.445  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; 9.321  ; 9.321  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; 3.553  ; 3.553  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; 4.327  ; 4.327  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; 4.243  ; 4.243  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; 4.820  ; 4.820  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; 4.550  ; 4.550  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; 4.552  ; 4.552  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; 4.428  ; 4.428  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; 4.463  ; 4.463  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[8]  ; LCD_Display:inst1|CLK_400HZ ; 4.391  ; 4.391  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[9]  ; LCD_Display:inst1|CLK_400HZ ; 4.917  ; 4.917  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[10] ; LCD_Display:inst1|CLK_400HZ ; 4.871  ; 4.871  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[11] ; LCD_Display:inst1|CLK_400HZ ; 8.994  ; 8.994  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[12] ; LCD_Display:inst1|CLK_400HZ ; 9.074  ; 9.074  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[13] ; LCD_Display:inst1|CLK_400HZ ; 9.321  ; 9.321  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[14] ; LCD_Display:inst1|CLK_400HZ ; 9.122  ; 9.122  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[15] ; LCD_Display:inst1|CLK_400HZ ; 8.776  ; 8.776  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10KHz    ; 0.164  ; 0.164  ; Rise       ; clk_div:inst|clock_10KHz    ;
; KEY0      ; clk_div:inst|clock_1Hz      ; 11.290 ; 11.290 ; Rise       ; clk_div:inst|clock_1Hz      ;
; KEY3_ACLR ; clk_div:inst|clock_1Hz      ; 15.715 ; 15.715 ; Rise       ; clk_div:inst|clock_1Hz      ;
; SW1       ; clk_div:inst|clock_1Hz      ; 12.597 ; 12.597 ; Rise       ; clk_div:inst|clock_1Hz      ;
; data[*]   ; clk_div:inst|clock_1Hz      ; 10.033 ; 10.033 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[0]  ; clk_div:inst|clock_1Hz      ; 8.406  ; 8.406  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[1]  ; clk_div:inst|clock_1Hz      ; 9.290  ; 9.290  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[2]  ; clk_div:inst|clock_1Hz      ; 9.181  ; 9.181  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[3]  ; clk_div:inst|clock_1Hz      ; 9.599  ; 9.599  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[4]  ; clk_div:inst|clock_1Hz      ; 7.748  ; 7.748  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[5]  ; clk_div:inst|clock_1Hz      ; 7.561  ; 7.561  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[6]  ; clk_div:inst|clock_1Hz      ; 8.472  ; 8.472  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[7]  ; clk_div:inst|clock_1Hz      ; 7.670  ; 7.670  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[8]  ; clk_div:inst|clock_1Hz      ; 6.494  ; 6.494  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[9]  ; clk_div:inst|clock_1Hz      ; 6.357  ; 6.357  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[10] ; clk_div:inst|clock_1Hz      ; 6.987  ; 6.987  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[11] ; clk_div:inst|clock_1Hz      ; 10.033 ; 10.033 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[12] ; clk_div:inst|clock_1Hz      ; 8.053  ; 8.053  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[13] ; clk_div:inst|clock_1Hz      ; 9.874  ; 9.874  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[14] ; clk_div:inst|clock_1Hz      ; 9.141  ; 9.141  ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[15] ; clk_div:inst|clock_1Hz      ; 8.167  ; 8.167  ; Rise       ; clk_div:inst|clock_1Hz      ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_48Mhz                   ; -1.962 ; -1.962 ; Rise       ; CLK_48Mhz                   ;
; data[*]   ; KEY0                        ; -0.280 ; -0.280 ; Rise       ; KEY0                        ;
;  data[0]  ; KEY0                        ; -0.280 ; -0.280 ; Rise       ; KEY0                        ;
;  data[1]  ; KEY0                        ; -0.482 ; -0.482 ; Rise       ; KEY0                        ;
;  data[2]  ; KEY0                        ; -0.705 ; -0.705 ; Rise       ; KEY0                        ;
;  data[3]  ; KEY0                        ; -0.770 ; -0.770 ; Rise       ; KEY0                        ;
;  data[4]  ; KEY0                        ; -0.557 ; -0.557 ; Rise       ; KEY0                        ;
;  data[5]  ; KEY0                        ; -0.503 ; -0.503 ; Rise       ; KEY0                        ;
;  data[6]  ; KEY0                        ; -0.618 ; -0.618 ; Rise       ; KEY0                        ;
;  data[7]  ; KEY0                        ; -0.593 ; -0.593 ; Rise       ; KEY0                        ;
;  data[8]  ; KEY0                        ; -0.715 ; -0.715 ; Rise       ; KEY0                        ;
;  data[9]  ; KEY0                        ; -0.935 ; -0.935 ; Rise       ; KEY0                        ;
;  data[10] ; KEY0                        ; -0.684 ; -0.684 ; Rise       ; KEY0                        ;
;  data[11] ; KEY0                        ; -3.400 ; -3.400 ; Rise       ; KEY0                        ;
;  data[12] ; KEY0                        ; -3.400 ; -3.400 ; Rise       ; KEY0                        ;
;  data[13] ; KEY0                        ; -3.563 ; -3.563 ; Rise       ; KEY0                        ;
;  data[14] ; KEY0                        ; -3.453 ; -3.453 ; Rise       ; KEY0                        ;
;  data[15] ; KEY0                        ; -3.224 ; -3.224 ; Rise       ; KEY0                        ;
; KEY0      ; LCD_Display:inst1|CLK_400HZ ; -0.652 ; -0.652 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -2.438 ; -2.438 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; data[*]   ; LCD_Display:inst1|CLK_400HZ ; -0.953 ; -0.953 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[0]  ; LCD_Display:inst1|CLK_400HZ ; -0.953 ; -0.953 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[1]  ; LCD_Display:inst1|CLK_400HZ ; -1.256 ; -1.256 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[2]  ; LCD_Display:inst1|CLK_400HZ ; -1.370 ; -1.370 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[3]  ; LCD_Display:inst1|CLK_400HZ ; -1.678 ; -1.678 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[4]  ; LCD_Display:inst1|CLK_400HZ ; -1.493 ; -1.493 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[5]  ; LCD_Display:inst1|CLK_400HZ ; -1.316 ; -1.316 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[6]  ; LCD_Display:inst1|CLK_400HZ ; -1.399 ; -1.399 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[7]  ; LCD_Display:inst1|CLK_400HZ ; -1.389 ; -1.389 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[8]  ; LCD_Display:inst1|CLK_400HZ ; -1.396 ; -1.396 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[9]  ; LCD_Display:inst1|CLK_400HZ ; -1.624 ; -1.624 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[10] ; LCD_Display:inst1|CLK_400HZ ; -1.623 ; -1.623 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[11] ; LCD_Display:inst1|CLK_400HZ ; -4.176 ; -4.176 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[12] ; LCD_Display:inst1|CLK_400HZ ; -4.228 ; -4.228 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[13] ; LCD_Display:inst1|CLK_400HZ ; -4.276 ; -4.276 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[14] ; LCD_Display:inst1|CLK_400HZ ; -4.238 ; -4.238 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  data[15] ; LCD_Display:inst1|CLK_400HZ ; -4.081 ; -4.081 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; SW0_PULSE ; clk_div:inst|clock_10KHz    ; 0.297  ; 0.297  ; Rise       ; clk_div:inst|clock_10KHz    ;
; KEY0      ; clk_div:inst|clock_1Hz      ; -0.385 ; -0.385 ; Rise       ; clk_div:inst|clock_1Hz      ;
; KEY3_ACLR ; clk_div:inst|clock_1Hz      ; -3.120 ; -3.120 ; Rise       ; clk_div:inst|clock_1Hz      ;
; SW1       ; clk_div:inst|clock_1Hz      ; 0.076  ; 0.076  ; Rise       ; clk_div:inst|clock_1Hz      ;
; data[*]   ; clk_div:inst|clock_1Hz      ; -0.938 ; -0.938 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[0]  ; clk_div:inst|clock_1Hz      ; -0.938 ; -0.938 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[1]  ; clk_div:inst|clock_1Hz      ; -1.424 ; -1.424 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[2]  ; clk_div:inst|clock_1Hz      ; -1.392 ; -1.392 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[3]  ; clk_div:inst|clock_1Hz      ; -1.645 ; -1.645 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[4]  ; clk_div:inst|clock_1Hz      ; -1.524 ; -1.524 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[5]  ; clk_div:inst|clock_1Hz      ; -1.342 ; -1.342 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[6]  ; clk_div:inst|clock_1Hz      ; -1.814 ; -1.814 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[7]  ; clk_div:inst|clock_1Hz      ; -1.395 ; -1.395 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[8]  ; clk_div:inst|clock_1Hz      ; -1.887 ; -1.887 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[9]  ; clk_div:inst|clock_1Hz      ; -1.867 ; -1.867 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[10] ; clk_div:inst|clock_1Hz      ; -2.078 ; -2.078 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[11] ; clk_div:inst|clock_1Hz      ; -4.164 ; -4.164 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[12] ; clk_div:inst|clock_1Hz      ; -4.076 ; -4.076 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[13] ; clk_div:inst|clock_1Hz      ; -4.897 ; -4.897 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[14] ; clk_div:inst|clock_1Hz      ; -4.552 ; -4.552 ; Rise       ; clk_div:inst|clock_1Hz      ;
;  data[15] ; clk_div:inst|clock_1Hz      ; -4.117 ; -4.117 ; Rise       ; clk_div:inst|clock_1Hz      ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 9.682 ; 9.682 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 8.665 ; 8.665 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 8.645 ; 8.645 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 8.680 ; 8.680 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 9.682 ; 9.682 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 9.544 ; 9.544 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 8.795 ; 8.795 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 8.769 ; 8.769 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.804 ; 8.804 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 8.098 ; 8.098 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 9.114 ; 9.114 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 8.211 ; 8.211 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.695 ; 4.695 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.702 ; 4.702 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.695 ; 4.695 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.714 ; 4.714 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 5.278 ; 5.278 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 5.211 ; 5.211 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.807 ; 4.807 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.763 ; 4.763 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.733 ; 4.733 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_E        ; LCD_Display:inst1|CLK_400HZ ; 4.421 ; 4.421 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 4.999 ; 4.999 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.483 ; 4.483 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Hz        ; clk_div:inst|clock_1Hz        ; 5724     ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; clk_div:inst|clock_1Hz        ; 756      ; 0        ; 0        ; 0        ;
; KEY0                          ; clk_div:inst|clock_1Hz        ; 2576     ; 1336     ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz_reg   ; clk_div:inst|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10KHz      ; clk_div:inst|clock_10KHz      ; 7        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; clk_div:inst|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Hz        ; LCD_Display:inst1|CLK_400HZ   ; 212      ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 320      ; 192      ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 1510     ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_48Mhz                     ; CLK_48Mhz                     ; 604      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz_reg   ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_48Mhz                     ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_48Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_48Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Hz        ; clk_div:inst|clock_1Hz        ; 5724     ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; clk_div:inst|clock_1Hz        ; 756      ; 0        ; 0        ; 0        ;
; KEY0                          ; clk_div:inst|clock_1Hz        ; 2576     ; 1336     ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Hz_reg   ; clk_div:inst|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10KHz      ; clk_div:inst|clock_10KHz      ; 7        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100hz_reg  ; clk_div:inst|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Hz        ; LCD_Display:inst1|CLK_400HZ   ; 212      ; 0        ; 0        ; 0        ;
; KEY0                          ; LCD_Display:inst1|CLK_400HZ   ; 320      ; 192      ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 1510     ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; KEY0       ; clk_div:inst|clock_1Hz ; 24       ; 24       ; 0        ; 0        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; KEY0       ; clk_div:inst|clock_1Hz ; 24       ; 24       ; 0        ; 0        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 401   ; 401  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 24 18:12:43 2023
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_48Mhz CLK_48Mhz
    Info (332105): create_clock -period 1.000 -name LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Hz clk_div:inst|clock_1Hz
    Info (332105): create_clock -period 1.000 -name debounce:inst3|pb_debounced debounce:inst3|pb_debounced
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10KHz clk_div:inst|clock_10KHz
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Mhz_reg clk_div:inst|clock_1Mhz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Hz_reg clk_div:inst|clock_10Hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100hz_reg clk_div:inst|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Khz_reg clk_div:inst|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name KEY0 KEY0
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.816      -173.784 clk_div:inst|clock_1Hz 
    Info (332119):    -4.906       -57.671 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -2.673       -61.193 CLK_48Mhz 
    Info (332119):    -0.242        -0.242 clk_div:inst|clock_10KHz 
    Info (332119):    -0.239        -0.287 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.208        -0.251 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.071        -0.108 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.070        -0.137 clk_div:inst|clock_10Hz_reg 
    Info (332119):    -0.069        -0.149 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.063        -0.127 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.379         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case hold slack is -2.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.550        -4.816 CLK_48Mhz 
    Info (332119):     0.391         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.391         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.400         0.000 clk_div:inst|clock_1Hz 
    Info (332119):     0.521         0.000 clk_div:inst|clock_10KHz 
Info (332146): Worst-case recovery slack is -0.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.938       -19.196 clk_div:inst|clock_1Hz 
Info (332146): Worst-case removal slack is 0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.979         0.000 clk_div:inst|clock_1Hz 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -39.380 CLK_48Mhz 
    Info (332119):    -1.222        -1.222 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500       -24.000 clk_div:inst|clock_1Hz 
    Info (332119):    -0.500        -5.000 clk_div:inst|clock_10KHz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.500        -1.000 debounce:inst3|pb_debounced 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.507       -61.968 clk_div:inst|clock_1Hz 
    Info (332119):    -1.552       -12.432 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.702       -13.278 CLK_48Mhz 
    Info (332119):     0.431         0.000 clk_div:inst|clock_10KHz 
    Info (332119):     0.432         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.439         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.504         0.000 clk_div:inst|clock_10Hz_reg 
    Info (332119):     0.504         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.509         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.665         0.000 debounce:inst3|pb_debounced 
Info (332146): Worst-case hold slack is -1.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.593        -3.181 CLK_48Mhz 
    Info (332119):    -0.115        -0.250 clk_div:inst|clock_1Hz 
    Info (332119):     0.215         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.215         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.240         0.000 clk_div:inst|clock_10KHz 
Info (332146): Worst-case recovery slack is -0.019
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.019        -0.144 clk_div:inst|clock_1Hz 
Info (332146): Worst-case removal slack is 0.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.299         0.000 clk_div:inst|clock_1Hz 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -39.380 CLK_48Mhz 
    Info (332119):    -1.222        -1.222 KEY0 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500       -24.000 clk_div:inst|clock_1Hz 
    Info (332119):    -0.500        -5.000 clk_div:inst|clock_10KHz 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.500        -1.000 debounce:inst3|pb_debounced 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4552 megabytes
    Info: Processing ended: Fri Mar 24 18:12:45 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


