#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 20 12:17:10 2019
# Process ID: 18212
# Current directory: G:/2019fall_digital_design_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18512 G:\2019fall_digital_design_project\VGA2.xpr
# Log file: G:/2019fall_digital_design_project/vivado.log
# Journal file: G:/2019fall_digital_design_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/2019fall_digital_design_project/VGA2.xpr
update_compile_order -fileset sources_1
close [ open G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v w ]
add_files G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
place_ports {choice[1]} Y9
place_ports {choice[0]} W9
set_property IOSTANDARD LVCMOS33 [get_ports [list {choice[1]} {choice[0]}]]
save_constraints
launch_simulation
source sim_vga.tcl
run all
close_sim
launch_simulation
source sim_vga.tcl
run all
close_sim
launch_simulation
source sim_vga.tcl
run all
close_sim
