Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1596
design__instance__area,37873.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 142.8 287.28
design__core__bbox,3.36 3.92 139.44 282.24
design__io,210
design__die__area,41023.6
design__core__area,37873.8
design__instance__count__stdcell,794
design__instance__area__stdcell,16784.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.443169
design__instance__utilization__stdcell,0.443169
design__rows,71
design__rows:GF018hv5v_mcu_sc7,71
design__sites,17253
design__sites:GF018hv5v_mcu_sc7,17253
design__instance__count__class:buffer,101
design__instance__area__class:buffer,1769.33
design__instance__count__class:inverter,7
design__instance__area__class:inverter,61.4656
design__instance__count__class:sequential_cell,108
design__instance__area__class:sequential_cell,4811.88
design__instance__count__class:multi_input_combinational_cell,87
design__instance__area__class:multi_input_combinational_cell,4285.03
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,142
design__instance__area__class:endcap_cell,623.437
design__instance__count__class:tap_cell,221
design__instance__area__class:tap_cell,970.278
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,121
design__instance__area__class:timing_repair_buffer,3591.35
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41202.3
design__violations,0
design__instance__count__class:clock_buffer,7
design__instance__area__class:clock_buffer,671.731
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,3135
global_route__wirelength,53205
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,534
route__net__special,2
route__drc_errors__iter:0,209
route__wirelength__iter:0,43076
route__drc_errors__iter:1,26
route__wirelength__iter:1,42964
route__drc_errors__iter:2,38
route__wirelength__iter:2,42925
route__drc_errors__iter:3,0
route__wirelength__iter:3,42898
route__drc_errors,0
route__wirelength,42898
route__vias,2928
route__vias__singlecut,2928
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,345.52
design__instance__count__class:fill_cell,802
design__instance__area__class:fill_cell,21089.3
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.99976
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99995
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.000244508
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.000196351
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.0000486425
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.000196351
design_powergrid__voltage__worst,0.000196351
design_powergrid__voltage__worst__net:VDD,4.99976
design_powergrid__drop__worst,0.000244508
design_powergrid__drop__worst__net:VDD,0.000244508
design_powergrid__voltage__worst__net:VSS,0.000196351
design_powergrid__drop__worst__net:VSS,0.000196351
ir__voltage__worst,5
ir__drop__avg,0.000047299999999999997753706570957632493445998989045619964599609375
ir__drop__worst,0.0002449999999999999920896609495457596494816243648529052734375
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
