#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct  7 19:57:19 2024
# Process ID: 2568
# Current directory: E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log II_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source II_4.tcl
# Log file: E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1/II_4.vds
# Journal file: E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source II_4.tcl -notrace
Command: synth_design -top II_4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 468.387 ; gain = 101.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'II_4' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_SYNC' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:61]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_SYNC' (1#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:61]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1/.Xil/Vivado-2568-WIN-H8ULN2I4VKL/realtime/BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (2#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1/.Xil/Vivado-2568-WIN-H8ULN2I4VKL/realtime/BRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BRAM_0' [E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1/.Xil/Vivado-2568-WIN-H8ULN2I4VKL/realtime/BRAM_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_0' (3#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1/.Xil/Vivado-2568-WIN-H8ULN2I4VKL/realtime/BRAM_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps2mouse' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2mouse.v:1]
INFO: [Synth 8-6157] synthesizing module 'ps2_init_funcmod' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_init_funcmod.v:2]
	Parameter T100US bound to: 13'b1001110001000 
	Parameter FF_Write bound to: 7'b0100000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_init_funcmod.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ps2_init_funcmod' (4#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_init_funcmod.v:2]
INFO: [Synth 8-6157] synthesizing module 'ps2_read_funcmod' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_read_funcmod.v:3]
	Parameter FF_Read bound to: 7'b0100000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_read_funcmod.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ps2_read_funcmod' (5#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_read_funcmod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ps2mouse' (6#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2mouse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'II_4' (7#1) [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 524.508 ; gain = 157.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 524.508 ; gain = 157.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 524.508 ; gain = 157.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_0/BRAM_0/BRAM_0_in_context.xdc] for cell 'BRAM_0'
Finished Parsing XDC File [e:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_0/BRAM_0/BRAM_0_in_context.xdc] for cell 'BRAM_0'
Parsing XDC File [e:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_1/BRAM/BRAM_in_context.xdc] for cell 'BRAM'
Finished Parsing XDC File [e:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_1/BRAM/BRAM_in_context.xdc] for cell 'BRAM'
Parsing XDC File [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/constrs_1/new/II_4.xdc]
Finished Parsing XDC File [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/constrs_1/new/II_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/constrs_1/new/II_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/II_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/II_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.637 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.664 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 856.664 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAM_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 857.770 ; gain = 490.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 857.770 ; gain = 490.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BRAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 857.770 ; gain = 490.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isQ2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isDone" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 857.770 ; gain = 490.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  14 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module II_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module VGA_SYNC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ps2_init_funcmod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module ps2_read_funcmod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module ps2mouse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ps2_mouse/U2/F1_reg' into 'ps2_mouse/U1/F1_reg' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_read_funcmod.v:14]
INFO: [Synth 8-4471] merging register 'ps2_mouse/U2/F2_reg' into 'ps2_mouse/U1/F2_reg' [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/ps2_read_funcmod.v:14]
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/isEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/isQ2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U2/Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U2/isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/rCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_mouse/U1/isQ1" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0xc8).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U2/Go_reg[6]' (FDCE) to 'ps2_mouse/U2/Go_reg[3]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U2/Go_reg[5]' (FDCE) to 'ps2_mouse/U2/Go_reg[3]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U2/Go_reg[4]' (FDCE) to 'ps2_mouse/U2/Go_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ps2_mouse/U2/Go_reg[3] )
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[6]' (FDCE) to 'ps2_mouse/U1/Go_reg[1]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[4]' (FDCE) to 'ps2_mouse/U1/Go_reg[1]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[1]' (FDCE) to 'ps2_mouse/U1/Go_reg[2]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[3]' (FDCE) to 'ps2_mouse/U1/Go_reg[2]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[2]' (FDCE) to 'ps2_mouse/U1/Go_reg[5]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[5]' (FDCE) to 'ps2_mouse/U1/T_reg[8]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/Go_reg[0]' (FDCE) to 'ps2_mouse/U1/T_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[8]' (FDCE) to 'ps2_mouse/U1/T_reg[3]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[7]' (FDCE) to 'ps2_mouse/U1/T_reg[6]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[6]' (FDCE) to 'ps2_mouse/U1/T_reg[5]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[5]' (FDCE) to 'ps2_mouse/U1/T_reg[4]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[4]' (FDCE) to 'ps2_mouse/U1/T_reg[2]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[3]' (FDCE) to 'ps2_mouse/U1/T_reg[1]'
INFO: [Synth 8-3886] merging instance 'ps2_mouse/U1/T_reg[1]' (FDCE) to 'ps2_mouse/U1/T_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ps2_mouse/U1/T_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 857.770 ; gain = 490.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|II_4        | C+A*(B:0xc8) | 10     | 8      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:97]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 891.242 ; gain = 523.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 914.852 ; gain = 547.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:96]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/new/II_4.sv:97]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |BRAM          |         1|
|2     |BRAM_0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BRAM    |     1|
|2     |BRAM_0  |     1|
|3     |BUFG    |     1|
|4     |CARRY4  |     3|
|5     |DSP48E1 |     1|
|6     |LUT1    |     9|
|7     |LUT2    |    24|
|8     |LUT3    |    11|
|9     |LUT4    |    16|
|10    |LUT5    |    28|
|11    |LUT6    |    52|
|12    |FDCE    |    58|
|13    |FDPE    |     6|
|14    |FDRE    |     1|
|15    |IBUF    |     2|
|16    |IOBUF   |     2|
|17    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |   252|
|2     |  ps2_mouse |ps2mouse         |   111|
|3     |    U1      |ps2_init_funcmod |    77|
|4     |    U2      |ps2_read_funcmod |    33|
|5     |  vga_sync  |VGA_SYNC         |    96|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 917.461 ; gain = 216.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 917.461 ; gain = 550.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 917.461 ; gain = 561.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/single/Digital_System_Design/II/project_4/project_4.runs/synth_1/II_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file II_4_utilization_synth.rpt -pb II_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 19:57:38 2024...
