@BOOK{8187326,  author={Kuon, Ian and Tessier, Russell and Rose, Jonathan},  booktitle={FPGA Architecture: Survey and Challenges},  year={2008},  volume={},  number={},  pages={},  doi={}}

@ARTICLE{Verilog,  author={},  journal={IEEE Std 1364-2001},   title={IEEE Standard Verilog Hardware Description Language},   year={2001},  volume={},  number={},  pages={1-792},  doi={10.1109/IEEESTD.2001.93352}}

@ARTICLE{VHDL,  author={},  journal={IEEE Std 1076-2019},   title={IEEE Standard for VHDL Language Reference Manual},   year={2019},  volume={},  number={},  pages={1-673},  doi={10.1109/IEEESTD.2019.8938196}}
@ARTICLE{PRR,  author={Vipin, Kizheppatt and Fahmy, Suhaib A.},  journal={IEEE Embedded Systems Letters},   title={ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq},   year={2014},  volume={6},  number={3},  pages={41-44},  doi={10.1109/LES.2014.2314390}}
@ARTICLE{TesiMattia, author={Mattia Morabito}, title={Strumenti di programmazione remota
per dispositivi FPGA}, year={2021}, volume ={}, number={},pages={}, doi={}}
@article{PRR2,
author = {Wang, Zhe and Tang, Qi and Guo, Biao and Wei, Ji-Bo and Wang, Ling},
year = {2020},
month = {09},
pages = {1461},
title = {Resource Partitioning and Application Scheduling with Module Merging on Dynamically and Partially Reconfigurable FPGAs},
volume = {9},
journal = {Electronics},
doi = {10.3390/electronics9091461}
}
@misc{PRRGIT,
  title = {Zycap Github},
  howpublished = {\url{https://github.com/warclab/zycap}},
 
}
@misc{Zynq-7000,
  title = {ZYNQ-7000},
  howpublished = {\url{https://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html}},
 
}
@misc{Doc,
  title = {Technical Reference Manual UG585},
  howpublished = {\url{https://docs.xilinx.com/v/u/en-US/ug585-Zynq-7000-TRM}},
 
}
@misc{amba,
  title = {AMBA Technical Document},
  howpublished = {\url{https://developer.arm.com/documentation/102202/0200/What-is-AMBA--and-why-use-it-}},
 
}
@misc{AXI,
  title = {AXI Technical Document},
  howpublished = {\url{https://developer.arm.com/documentation/ihi0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification}},
 
}
@misc{Nova,
  title = {Nova Documentation},
  howpublished = {\url{https://docs.openstack.org/nova/latest/}},
 
}
@misc{Cyborg,
  title = {Cyborg Documentation},
  howpublished = {\url{https://docs.openstack.org/cyborg/latest/}},
 
}
@misc{Blazar,
  title = {Blazar Documentation},
  howpublished = {\url{https://docs.openstack.org/blazar/latest/user/introduction.html}},
 
}
@misc{OpenStack1,
  title = {OpenStack Site},
  howpublished = {\url{https://www.openstack.org/software/}},
 
}
@misc{OpenStack2,
  title = {What is OpenStack?},
  howpublished = {\url{https://ubuntu.com/openstack/what-is-openstack}},
 
}
@misc{PL,
  title = {Solution Zynq PL Programming With FPGA Manager},
  howpublished = {\url{https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841645/Solution+Zynq+PL+Programming+With+FPGA+Manager}},
 
}
@INPROCEEDINGS{8358511,  author={Ramagond, Sunita and Yellampalli, Siva and Kanagasabapathi, C},  booktitle={2017 International Conference On Smart Technologies For Smart Nation (SmartTechCon)},   title={A review and analysis of communication logic between PL and PS in ZYNQ AP SoC},   year={2017},  volume={},  number={},  pages={946-951},  doi={10.1109/SmartTechCon.2017.8358511}}
