void F_1 ( int V_1 )\r\n{\r\nstruct V_2 * V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nV_3 -> V_4 = F_3 ( V_1 ) ;\r\nV_3 -> V_5 = F_4 ( V_1 ) ;\r\nV_3 -> V_6 = F_5 () & ( ~ ( ( 1 << 12 ) - 1 ) ) ;\r\nF_6 ( & V_3 -> V_7 ) ;\r\n}\r\nint F_7 ( int V_8 )\r\n{\r\nT_1 V_9 ;\r\nint V_10 , V_11 ;\r\nswitch ( V_8 ) {\r\ncase V_12 :\r\nV_10 = F_8 ( 0 ) ;\r\nbreak;\r\ncase V_13 :\r\nV_10 = F_9 ( 0 ) ;\r\nbreak;\r\ncase V_14 :\r\nV_10 = F_10 ( 0 ) ;\r\nbreak;\r\ncase V_15 :\r\nV_10 = F_11 ( 0 ) ;\r\nbreak;\r\ncase V_16 :\r\nV_10 = F_12 ( 0 ) ;\r\nbreak;\r\ncase V_17 :\r\nV_10 = F_13 ( 0 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_10 = F_14 ( 0 ) ;\r\nbreak;\r\ncase V_19 :\r\nV_10 = F_15 ( 0 ) ;\r\nbreak;\r\ncase V_20 :\r\nV_10 = F_16 ( 0 ) ;\r\nbreak;\r\ncase V_21 :\r\nV_10 = F_17 ( 0 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_10 = F_18 ( 0 ) ;\r\nbreak;\r\ndefault:\r\nV_10 = 0 ;\r\nbreak;\r\n}\r\nif ( V_10 != 0 ) {\r\nV_9 = F_19 ( V_10 ) ;\r\nV_11 = F_20 ( V_9 , V_23 ) & 0xffff ;\r\nif ( V_8 == V_22 )\r\nV_11 = V_11 + 1 ;\r\n} else if ( V_8 >= V_24 && V_8 <= V_25 ) {\r\nV_11 = F_21 ( V_8 - V_24 ) ;\r\n} else {\r\nV_11 = - 1 ;\r\n}\r\nreturn V_11 ;\r\n}\r\nunsigned int F_22 ( int V_1 , int V_26 )\r\n{\r\nunsigned int V_27 , V_28 , V_29 , V_30 ;\r\nunsigned int V_31 , V_32 , V_33 ;\r\nT_1 V_34 , V_4 ;\r\nV_4 = F_2 ( V_1 ) -> V_4 ;\r\nV_31 = F_23 ( V_4 , V_35 ) ;\r\nV_32 = F_23 ( V_4 , V_36 ) ;\r\nV_27 = ( ( V_31 >> 10 ) & 0x7f ) + 1 ;\r\nV_28 = ( ( V_31 >> 8 ) & 0x3 ) + 1 ;\r\nV_30 = ( ( V_31 >> 30 ) & 0x3 ) + 1 ;\r\nV_29 = ( ( V_32 >> ( V_26 * 4 ) ) & 0xf ) + 1 ;\r\nV_34 = 800000000ULL * V_27 ;\r\nV_33 = 3 * V_28 * V_30 * V_29 ;\r\nF_24 ( V_34 , V_33 ) ;\r\nreturn ( unsigned int ) V_34 ;\r\n}\r\nunsigned int F_25 ( void )\r\n{\r\nreturn F_22 ( 0 , 0 ) ;\r\n}
