#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^tm3_vidin_rts0	0	1	6	#20
top^tm3_vidin_cref	3	6	0	#21
top^tm3_vidin_href	3	0	6	#22
out:top^vidin_rgb_reg~3	6	3	3	#23
out:top^vidin_addr_reg~7	5	6	1	#24
out:top^vidin_addr_reg~6	6	3	0	#25
out:top^vidin_addr_reg~5	4	6	3	#26
out:top^vidin_new_data	3	6	4	#27
out:top^vidin_addr_reg~10	6	2	3	#28
out:top^vidin_addr_reg~4	6	3	4	#29
out:top^vidin_addr_reg~3	0	3	7	#30
out:top^vidin_rgb_reg~4	5	6	4	#31
out:top^vidin_addr_reg~1	4	6	5	#32
out:top^vidin_addr_reg~0	6	3	7	#33
out:top^vidin_addr_reg~13	6	5	6	#34
out:top^vidin_addr_reg~2	4	0	7	#35
out:top^vidin_addr_reg~17	4	6	2	#36
out:top^vidin_rgb_reg~7	4	0	2	#37
out:top^vidin_addr_reg~12	4	0	0	#38
out:top^vidin_rgb_reg~5	3	6	5	#39
out:top^vidin_addr_reg~11	6	2	0	#40
out:top^vidin_rgb_reg~6	4	0	5	#41
out:top^vidin_rgb_reg~0	6	2	7	#42
out:top^vidin_addr_reg~18	4	6	7	#43
out:top^vidin_addr_reg~14	6	3	6	#44
out:top^vidin_addr_reg~16	3	0	4	#45
out:top^vidin_addr_reg~15	4	6	0	#46
out:top^vidin_rgb_reg~2	3	6	1	#47
out:top^vidin_rgb_reg~1	6	5	3	#48
out:top^vidin_addr_reg~8	6	2	4	#49
out:top^vidin_addr_reg~9	4	0	3	#50
out:top^tm3_vidin_scl	1	6	1	#51
out:top^tm3_vidin_sda	0	4	4	#52
top^tm3_vidin_vs	6	2	1	#53
top^tm3_vidin_vpo~0	6	2	2	#54
top^tm3_vidin_vpo~2	3	6	6	#55
top^tm3_vidin_vpo~1	5	6	0	#56
top^tm3_vidin_vpo~4	4	0	1	#57
top^tm3_vidin_vpo~3	4	0	6	#58
top^tm3_clk_v2	0	1	7	#59
top^tm3_clk_v0	1	0	2	#60
