# Reading C:/InstalledPrograms/altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {D:/pythondsp/6 FPGA designs with VHDL/FPGA designs with VHDL/Chapter 7 Visual verifications of designs/VHDLCodes/modMCounter_VisualTest.vhd} 
