\hypertarget{struct_f_m_c___bank3___type_def}{}\section{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank3___type_def}\index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}{P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}{P\+M\+EM}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}{P\+A\+TT}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___bank3___type_def_a778e98be0b9c57bec95e25b2be2ecd72}{R\+E\+S\+E\+R\+V\+ED}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}{E\+C\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank3. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!E\+C\+CR@{E\+C\+CR}}
\index{E\+C\+CR@{E\+C\+CR}!F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+C\+CR}{ECCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+E\+C\+CR}\hypertarget{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}{}\label{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}
N\+A\+ND Flash E\+CC result registers, Address offset\+: 0x94 \index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!P\+A\+TT@{P\+A\+TT}}
\index{P\+A\+TT@{P\+A\+TT}!F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+A\+TT}{PATT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+A\+TT}\hypertarget{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}{}\label{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}
N\+A\+ND Flash Attribute memory space timing register, Address offset\+: 0x8C \index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+CR}{PCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+CR}\hypertarget{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}{}\label{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}
N\+A\+ND Flash control register, Address offset\+: 0x80 \index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!P\+M\+EM@{P\+M\+EM}}
\index{P\+M\+EM@{P\+M\+EM}!F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+M\+EM}{PMEM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+M\+EM}\hypertarget{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}{}\label{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}
N\+A\+ND Flash Common memory space timing register, Address offset\+: 0x88 \index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED}\hypertarget{struct_f_m_c___bank3___type_def_a778e98be0b9c57bec95e25b2be2ecd72}{}\label{struct_f_m_c___bank3___type_def_a778e98be0b9c57bec95e25b2be2ecd72}
Reserved, 0x90 \index{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}{}\label{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}
N\+A\+ND Flash F\+I\+FO status and interrupt register, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
