Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri May 24 20:19:26 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    117         
TIMING-16  Warning           Large setup violation          325         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (237)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (237)
--------------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.771    -1061.925                    619                 2974        0.089        0.000                      0                 2974        4.500        0.000                       0                  1682  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.771    -1061.925                    619                 2974        0.089        0.000                      0                 2974        4.500        0.000                       0                  1682  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          619  Failing Endpoints,  Worst Slack       -3.771ns,  Total Violation    -1061.925ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.771ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.405ns (29.673%)  route 5.700ns (70.327%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 10.415 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.915    14.150    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  latch_idex/rs_tmp_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.436    10.415    latch_idex/i_clk
    SLICE_X38Y52         FDRE                                         r  latch_idex/rs_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.518    10.934    
                         clock uncertainty           -0.035    10.898    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.519    10.379    latch_idex/rs_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                 -3.771    

Slack (VIOLATED) :        -3.771ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.405ns (29.673%)  route 5.700ns (70.327%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 10.415 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.915    14.150    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  latch_idex/rs_tmp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.436    10.415    latch_idex/i_clk
    SLICE_X38Y52         FDRE                                         r  latch_idex/rs_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.518    10.934    
                         clock uncertainty           -0.035    10.898    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.519    10.379    latch_idex/rs_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                 -3.771    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 2.405ns (29.411%)  route 5.772ns (70.589%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.988    14.222    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  latch_idex/inmediato_tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.446    10.426    latch_idex/i_clk
    SLICE_X36Y47         FDRE                                         r  latch_idex/inmediato_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.938    
                         clock uncertainty           -0.035    10.902    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.426    10.476    latch_idex/inmediato_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 2.405ns (29.411%)  route 5.772ns (70.589%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.988    14.222    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  latch_idex/rs_tmp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.446    10.426    latch_idex/i_clk
    SLICE_X36Y47         FDRE                                         r  latch_idex/rs_tmp_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.938    
                         clock uncertainty           -0.035    10.902    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.426    10.476    latch_idex/rs_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 2.405ns (29.411%)  route 5.772ns (70.589%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.988    14.222    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  latch_idex/rs_tmp_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.446    10.426    latch_idex/i_clk
    SLICE_X36Y47         FDRE                                         r  latch_idex/rs_tmp_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.938    
                         clock uncertainty           -0.035    10.902    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.426    10.476    latch_idex/rs_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 2.405ns (29.411%)  route 5.772ns (70.589%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.988    14.222    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  latch_idex/rs_tmp_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.446    10.426    latch_idex/i_clk
    SLICE_X36Y47         FDRE                                         r  latch_idex/rs_tmp_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.938    
                         clock uncertainty           -0.035    10.902    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.426    10.476    latch_idex/rs_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.736ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.405ns (29.453%)  route 5.761ns (70.547%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 10.425 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.976    14.211    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.445    10.425    latch_idex/i_clk
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.937    
                         clock uncertainty           -0.035    10.901    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 -3.736    

Slack (VIOLATED) :        -3.736ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.405ns (29.453%)  route 5.761ns (70.547%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 10.425 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.976    14.211    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.445    10.425    latch_idex/i_clk
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.937    
                         clock uncertainty           -0.035    10.901    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 -3.736    

Slack (VIOLATED) :        -3.736ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.405ns (29.453%)  route 5.761ns (70.547%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 10.425 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.976    14.211    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.445    10.425    latch_idex/i_clk
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.937    
                         clock uncertainty           -0.035    10.901    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 -3.736    

Slack (VIOLATED) :        -3.736ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.405ns (29.453%)  route 5.761ns (70.547%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 10.425 - 5.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.052     3.511    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.117     3.628 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.187    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.491 r  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.554     6.045    ex/i_clk
    SLICE_X31Y52         FDRE                                         r  ex/rs_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     6.501 r  ex/rs_tmp_reg[3]/Q
                         net (fo=24, routed)          1.153     7.654    ex/alu/o_res_inferred_i_1_0[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.778 r  ex/alu/o_ins_type_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.778    ex/alu/o_ins_type_inferred_i_63_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  ex/alu/o_ins_type_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.328    ex/alu/o_ins_type_inferred_i_51_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  ex/alu/o_ins_type_inferred_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.442    ex/alu/o_ins_type_inferred_i_42_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.670 r  ex/alu/o_ins_type_inferred_i_28/CO[2]
                         net (fo=18, routed)          0.913     9.583    ex/alu/o_ins_type_inferred_i_28_n_1
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.313     9.896 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.165    10.061    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.185 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=100, routed)         0.981    11.166    ex/o_ins_type[7]
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=3, routed)           0.731    12.022    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.146 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.431    12.577    dtu/o_stall_inferred_i_4_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.701 r  dtu/o_stall_inferred_i_1_comp_3/O
                         net (fo=1, routed)           0.410    13.111    latch_idex/out_repN_alias
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    13.235 r  latch_idex/pc_tmp[10]_i_1_comp_1/O
                         net (fo=147, routed)         0.976    14.211    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.445    10.425    latch_idex/i_clk
    SLICE_X35Y48         FDRE                                         r  latch_idex/rs_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.511    10.937    
                         clock uncertainty           -0.035    10.901    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.426    10.475    latch_idex/rs_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                 -3.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 latch_idex/pc_tmp_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.526%)  route 0.269ns (58.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 7.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.946ns = ( 6.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.561     6.946    latch_idex/i_clk
    SLICE_X33Y55         FDRE                                         r  latch_idex/pc_tmp_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.146     7.092 r  latch_idex/pc_tmp_reg[9]/Q
                         net (fo=4, routed)           0.269     7.361    ex/D[9]
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.045     7.406 r  ex/o_res_inferred__1_i_23/O
                         net (fo=1, routed)           0.000     7.406    exmem/res_tmp_reg[31]_0[9]
    SLICE_X29Y48         FDRE                                         r  exmem/res_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.834     7.606    exmem/i_clk
    SLICE_X29Y48         FDRE                                         r  exmem/res_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.219    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.098     7.317    exmem/res_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.317    
                         arrival time                           7.406    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 latch_idex/pc_tmp_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.511ns  (logic 0.191ns (37.410%)  route 0.320ns (62.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 7.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.946ns = ( 6.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.561     6.946    latch_idex/i_clk
    SLICE_X36Y54         FDRE                                         r  latch_idex/pc_tmp_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.146     7.092 r  latch_idex/pc_tmp_reg[8]/Q
                         net (fo=5, routed)           0.320     7.411    ex/D[8]
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.045     7.456 r  ex/o_res_inferred__1_i_22/O
                         net (fo=1, routed)           0.000     7.456    exmem/res_tmp_reg[31]_0[10]
    SLICE_X30Y52         FDRE                                         r  exmem/res_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.830     7.603    exmem/i_clk
    SLICE_X30Y52         FDRE                                         r  exmem/res_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.393     7.211    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.125     7.336    exmem/res_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.336    
                         arrival time                           7.456    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 latch_idex/pc_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.602%)  route 0.304ns (61.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 7.605 - 5.000 ) 
    Source Clock Delay      (SCD):    1.948ns = ( 6.948 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.563     6.948    latch_idex/i_clk
    SLICE_X37Y46         FDRE                                         r  latch_idex/pc_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.146     7.094 r  latch_idex/pc_tmp_reg[0]/Q
                         net (fo=7, routed)           0.304     7.398    ex/D[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I1_O)        0.045     7.443 r  ex/o_res_inferred__1_i_31/O
                         net (fo=1, routed)           0.000     7.443    exmem/res_tmp_reg[31]_0[1]
    SLICE_X32Y47         FDRE                                         r  exmem/res_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.833     7.605    exmem/i_clk
    SLICE_X32Y47         FDRE                                         r  exmem/res_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.393     7.213    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.099     7.312    exmem/res_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.312    
                         arrival time                           7.443    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.542%)  route 0.305ns (61.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 7.605 - 5.000 ) 
    Source Clock Delay      (SCD):    1.947ns = ( 6.947 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.562     6.947    exmem/i_clk
    SLICE_X31Y50         FDRE                                         r  exmem/res_tmp_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.146     7.093 r  exmem/res_tmp_reg[27]/Q
                         net (fo=3, routed)           0.305     7.397    mem/res_tmp_reg[31][27]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.045     7.442 r  mem/o_res_inferred_i_5__0/O
                         net (fo=1, routed)           0.000     7.442    memwb/res_tmp_reg[31]_0[27]
    SLICE_X44Y50         FDRE                                         r  memwb/res_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.833     7.605    memwb/i_clk
    SLICE_X44Y50         FDRE                                         r  memwb/res_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.393     7.213    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.098     7.311    memwb/res_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -7.311    
                         arrival time                           7.442    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 latch_idex/pc_tmp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.540%)  route 0.346ns (64.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 7.603 - 5.000 ) 
    Source Clock Delay      (SCD):    1.946ns = ( 6.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.561     6.946    latch_idex/i_clk
    SLICE_X37Y54         FDRE                                         r  latch_idex/pc_tmp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.146     7.092 r  latch_idex/pc_tmp_reg[7]/Q
                         net (fo=3, routed)           0.346     7.438    ex/D[7]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.045     7.483 r  ex/o_res_inferred__1_i_25/O
                         net (fo=1, routed)           0.000     7.483    exmem/res_tmp_reg[31]_0[7]
    SLICE_X30Y52         FDRE                                         r  exmem/res_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.830     7.603    exmem/i_clk
    SLICE_X30Y52         FDRE                                         r  exmem/res_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.393     7.211    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.124     7.335    exmem/res_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.335    
                         arrival time                           7.483    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.536ns  (logic 0.191ns (35.653%)  route 0.345ns (64.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 7.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.947ns = ( 6.947 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.562     6.947    exmem/i_clk
    SLICE_X36Y50         FDRE                                         r  exmem/alu_tmp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.146     7.093 r  exmem/alu_tmp_reg[3]/Q
                         net (fo=39, routed)          0.345     7.438    mem/out[2]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.045     7.483 r  mem/o_res_inferred_i_17__0/O
                         net (fo=1, routed)           0.000     7.483    memwb/res_tmp_reg[31]_0[15]
    SLICE_X43Y49         FDRE                                         r  memwb/res_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.834     7.606    memwb/i_clk
    SLICE_X43Y49         FDRE                                         r  memwb/res_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.219    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.099     7.318    memwb/res_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.318    
                         arrival time                           7.483    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.537ns  (logic 0.191ns (35.601%)  route 0.346ns (64.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 7.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.947ns = ( 6.947 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.562     6.947    exmem/i_clk
    SLICE_X36Y50         FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.146     7.093 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=34, routed)          0.346     7.438    mem/out[3]
    SLICE_X43Y49         LUT4 (Prop_lut4_I2_O)        0.045     7.483 r  mem/o_res_inferred_i_13__0/O
                         net (fo=1, routed)           0.000     7.483    memwb/res_tmp_reg[31]_0[19]
    SLICE_X43Y49         FDRE                                         r  memwb/res_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.834     7.606    memwb/i_clk
    SLICE_X43Y49         FDRE                                         r  memwb/res_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.219    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.098     7.317    memwb/res_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.317    
                         arrival time                           7.483    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.297ns  (logic 0.191ns (64.386%)  route 0.106ns (35.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 7.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.949ns = ( 6.949 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.564     6.949    exmem/i_clk
    SLICE_X41Y48         FDRE                                         r  exmem/res_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.146     7.095 r  exmem/res_tmp_reg[16]/Q
                         net (fo=3, routed)           0.106     7.200    mem/res_tmp_reg[31][16]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.045     7.245 r  mem/o_res_inferred_i_16__0/O
                         net (fo=1, routed)           0.000     7.245    memwb/res_tmp_reg[31]_0[16]
    SLICE_X43Y49         FDRE                                         r  memwb/res_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.834     7.606    memwb/i_clk
    SLICE_X43Y49         FDRE                                         r  memwb/res_tmp_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.642     6.965    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.099     7.064    memwb/res_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                           7.245    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 latch_idex/pc_tmp_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.212ns (38.345%)  route 0.341ns (61.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 7.605 - 5.000 ) 
    Source Clock Delay      (SCD):    1.945ns = ( 6.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.807     6.034    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.049     6.083 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.292    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.385 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.560     6.945    latch_idex/i_clk
    SLICE_X34Y54         FDRE                                         r  latch_idex/pc_tmp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.167     7.112 r  latch_idex/pc_tmp_reg[5]/Q
                         net (fo=5, routed)           0.341     7.453    ex/D[5]
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.045     7.498 r  ex/o_res_inferred__1_i_27/O
                         net (fo=1, routed)           0.000     7.498    exmem/res_tmp_reg[31]_0[5]
    SLICE_X33Y48         FDRE                                         r  exmem/res_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.951     6.365    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.061     6.426 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.660    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.773 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        0.833     7.605    exmem/i_clk
    SLICE_X33Y48         FDRE                                         r  exmem/res_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.388     7.218    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.098     7.316    exmem/res_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.316    
                         arrival time                           7.498    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    transmisor/CLK
    SLICE_X30Y66         FDRE                                         r  transmisor/reg_instruccion_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  transmisor/reg_instruccion_reg[10]/Q
                         net (fo=1, routed)           0.059     1.646    transmisor/reg_instruccion_reg_n_0_[10]
    SLICE_X30Y66         LUT6 (Prop_lut6_I3_O)        0.098     1.744 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.822     1.950    transmisor/CLK
    SLICE_X30Y66         FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.120     1.559    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13   etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y68   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y68   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y68   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y68   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y69   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y69   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y68   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y69   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y69   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 3.960ns (47.585%)  route 4.362ns (52.415%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reception_end_reg/Q
                         net (fo=20, routed)          4.362     4.818    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.322 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.322    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.974ns (52.976%)  route 3.527ns (47.024%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           3.527     3.983    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.501 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.501    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.022ns (58.392%)  route 2.866ns (41.608%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           2.866     3.384    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.889 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.889    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.772ns  (logic 4.038ns (59.623%)  route 2.735ns (40.377%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.735     3.253    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.772 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.772    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 4.054ns (59.969%)  route 2.706ns (40.031%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           2.706     3.224    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.759 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.759    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.991ns (60.026%)  route 2.658ns (39.974%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
    SLICE_X65Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/Q
                         net (fo=1, routed)           2.658     3.114    display1_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.649 r  display1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.649    display1[2]
    U8                                                                r  display1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 4.148ns (63.050%)  route 2.431ns (36.950%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           2.431     2.909    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670     6.579 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.579    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.165ns (64.060%)  route 2.337ns (35.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/Q
                         net (fo=1, routed)           2.337     2.815    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687     6.502 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.502    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 3.985ns (61.307%)  route 2.515ns (38.693%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
    SLICE_X65Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.515     2.971    lopt_2
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.500 r  display1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.500    display1[1]
    W6                                                                r  display1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 4.029ns (62.925%)  route 2.374ns (37.075%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.374     2.892    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.402 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.402    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTRUCCION_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.164ns (51.559%)  route 0.154ns (48.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/dato_reg[2]/Q
                         net (fo=6, routed)           0.154     0.318    rec_data[2]
    SLICE_X36Y70         FDSE                                         r  INSTRUCCION_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contadorTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.670%)  route 0.142ns (43.330%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=7, routed)           0.142     0.283    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.328 r  transmisor/contadorTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    transmisor/contadorTX[0]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  transmisor/contadorTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.667%)  route 0.189ns (57.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.189     0.330    transmisor/rs_dir_reg[0]
    SLICE_X35Y71         FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.773%)  route 0.160ns (46.227%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.160     0.301    receptor/contador_ticks_reg_n_0_[0]
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.346 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    receptor/contador_ticks[2]
    SLICE_X33Y72         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.128ns (36.728%)  route 0.221ns (63.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.221     0.349    transmisor/rs_dir_reg[1]
    SLICE_X35Y71         FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.190ns (54.301%)  route 0.160ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[0]/C
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/contador_ticks_reg[0]/Q
                         net (fo=6, routed)           0.160     0.301    receptor/contador_ticks_reg_n_0_[0]
    SLICE_X33Y72         LUT5 (Prop_lut5_I3_O)        0.049     0.350 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.350    receptor/contador_ticks[3]
    SLICE_X33Y72         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    transmisor/rs_dir_reg[0]
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  transmisor/rs_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    transmisor/p_0_in__0[1]
    SLICE_X33Y71         FDRE                                         r  transmisor/rs_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.148ns (42.072%)  route 0.204ns (57.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=3, routed)           0.204     0.352    transmisor/rs_dir_reg[4]
    SLICE_X34Y71         FDRE                                         r  transmisor/next_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/rs_dir_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    transmisor/rs_dir_reg[0]
    SLICE_X33Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  transmisor/rs_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    transmisor/p_0_in__0[0]
    SLICE_X33Y71         FDRE                                         r  transmisor/rs_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.164ns (46.164%)  route 0.191ns (53.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=4, routed)           0.191     0.355    transmisor/rs_dir_reg[3]
    SLICE_X35Y71         FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 4.036ns (53.954%)  route 3.445ns (46.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.544     5.065    etapa_if/CLK
    SLICE_X34Y66         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.445     9.027    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.546 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.546    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.977ns  (logic 0.666ns (16.746%)  route 3.311ns (83.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.544     5.065    etapa_if/CLK
    SLICE_X34Y66         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.929     8.512    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y48         LUT4 (Prop_lut4_I2_O)        0.148     8.660 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.382     9.042    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X64Y48         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.911ns  (logic 0.642ns (16.416%)  route 3.269ns (83.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.544     5.065    etapa_if/CLK
    SLICE_X34Y66         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.929     8.512    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y48         LUT4 (Prop_lut4_I1_O)        0.124     8.636 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.340     8.976    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X64Y48         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.911ns  (logic 0.642ns (16.416%)  route 3.269ns (83.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.544     5.065    etapa_if/CLK
    SLICE_X34Y66         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.929     8.512    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y48         LUT4 (Prop_lut4_I1_O)        0.124     8.636 r  basys3_7SegmentMultiplexing/seg_reg[5]_i_2/O
                         net (fo=2, routed)           0.340     8.976    basys3_7SegmentMultiplexing/seg_reg[5]_i_2_n_0
    SLICE_X64Y48         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 0.606ns (15.921%)  route 3.200ns (84.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.541     5.062    i_clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          1.706     7.224    receptor/Q[4]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     7.374 r  receptor/instruccion_addr[10]_i_1/O
                         net (fo=9, routed)           1.494     8.868    receptor_n_0
    SLICE_X41Y51         FDRE                                         r  instruccion_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 0.606ns (15.921%)  route 3.200ns (84.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.541     5.062    i_clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          1.706     7.224    receptor/Q[4]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     7.374 r  receptor/instruccion_addr[10]_i_1/O
                         net (fo=9, routed)           1.494     8.868    receptor_n_0
    SLICE_X41Y51         FDRE                                         r  instruccion_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_addr_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 0.606ns (15.921%)  route 3.200ns (84.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.541     5.062    i_clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=25, routed)          1.706     7.224    receptor/Q[4]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.150     7.374 r  receptor/instruccion_addr[10]_i_1/O
                         net (fo=9, routed)           1.494     8.868    receptor_n_0
    SLICE_X41Y51         FDRE                                         r  instruccion_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.595ns  (logic 0.666ns (18.527%)  route 2.929ns (81.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.544     5.065    etapa_if/CLK
    SLICE_X34Y66         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.929     8.512    basys3_7SegmentMultiplexing/salida_operadores_OBUF[1]
    SLICE_X64Y48         LUT4 (Prop_lut4_I2_O)        0.148     8.660 r  basys3_7SegmentMultiplexing/seg_reg[3]_i_1/O
                         net (fo=2, routed)           0.000     8.660    basys3_7SegmentMultiplexing/seg_reg[3]_i_1_n_0
    SLICE_X64Y48         FDSE                                         r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.560ns  (logic 0.963ns (27.049%)  route 2.597ns (72.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.536     5.057    transmisor/CLK
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.476 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.876     6.352    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.296     6.648 r  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.433     7.081    transmisor/salida_i_3_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.205 r  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.770     7.975    transmisor/salida_i_1_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.099 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.518     8.617    transmisor/next_state
    SLICE_X29Y71         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.560ns  (logic 0.963ns (27.049%)  route 2.597ns (72.951%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.536     5.057    transmisor/CLK
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.476 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.876     6.352    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.296     6.648 r  transmisor/salida_i_3/O
                         net (fo=1, routed)           0.433     7.081    transmisor/salida_i_3_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.205 r  transmisor/salida_i_1/O
                         net (fo=3, routed)           0.770     7.975    transmisor/salida_i_1_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.099 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.518     8.617    transmisor/next_state
    SLICE_X29Y71         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.638%)  route 0.077ns (35.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.551     1.434    transmisor/CLK
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  transmisor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.077     1.652    transmisor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X30Y72         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    i_clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.124     1.703    wea0
    SLICE_X30Y69         FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.551     1.434    transmisor/CLK
    SLICE_X29Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  transmisor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.132     1.707    transmisor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X29Y71         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.239%)  route 0.134ns (48.761%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.549     1.432    receptor/CLK
    SLICE_X33Y73         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  receptor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.134     1.707    receptor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X32Y73         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.551     1.434    transmisor/CLK
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  transmisor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.133     1.708    transmisor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X30Y72         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.526%)  route 0.147ns (53.474%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.551     1.434    transmisor/CLK
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.147     1.709    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X30Y72         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.725%)  route 0.137ns (49.275%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.551     1.434    transmisor/CLK
    SLICE_X29Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.137     1.712    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X30Y72         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.777%)  route 0.142ns (50.223%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.548     1.431    receptor/CLK
    SLICE_X32Y74         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.142     1.714    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X33Y74         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.548     1.431    receptor/CLK
    SLICE_X32Y74         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.173     1.745    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X32Y75         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.139%)  route 0.123ns (39.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    i_clk_IBUF_BUFG
    SLICE_X32Y68         FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=13, routed)          0.123     1.702    receptor/Q[0]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  receptor/FSM_onehot_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    receptor_n_6
    SLICE_X33Y68         FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1201 Endpoints
Min Delay          1201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.441ns (16.198%)  route 7.456ns (83.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.456     8.898    etapa_id/gp/SS[0]
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.441ns (16.198%)  route 7.456ns (83.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.456     8.898    etapa_id/gp/SS[0]
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.441ns (16.198%)  route 7.456ns (83.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.456     8.898    etapa_id/gp/SS[0]
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.441ns (16.198%)  route 7.456ns (83.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.456     8.898    etapa_id/gp/SS[0]
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.441ns (16.198%)  route 7.456ns (83.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.456     8.898    etapa_id/gp/SS[0]
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 1.441ns (16.198%)  route 7.456ns (83.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.456     8.898    etapa_id/gp/SS[0]
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X44Y67         FDRE                                         r  etapa_id/gp/registros_reg[26][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[7][12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.441ns (16.206%)  route 7.452ns (83.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.452     8.893    etapa_id/gp/SS[0]
    SLICE_X45Y67         FDRE                                         r  etapa_id/gp/registros_reg[7][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X45Y67         FDRE                                         r  etapa_id/gp/registros_reg[7][12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[7][13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.441ns (16.206%)  route 7.452ns (83.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.452     8.893    etapa_id/gp/SS[0]
    SLICE_X45Y67         FDRE                                         r  etapa_id/gp/registros_reg[7][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X45Y67         FDRE                                         r  etapa_id/gp/registros_reg[7][13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[7][15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.441ns (16.206%)  route 7.452ns (83.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 10.409 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.452     8.893    etapa_id/gp/SS[0]
    SLICE_X45Y67         FDRE                                         r  etapa_id/gp/registros_reg[7][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.430    10.409    etapa_id/gp/i_clk
    SLICE_X45Y67         FDRE                                         r  etapa_id/gp/registros_reg[7][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[11][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.756ns  (logic 1.441ns (16.461%)  route 7.315ns (83.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 10.410 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.315     8.756    etapa_id/gp/SS[0]
    SLICE_X44Y66         FDRE                                         r  etapa_id/gp/registros_reg[11][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.735     8.123    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.094     8.217 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.721    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     8.980 f  p_2_out_BUFG_inst/O
                         net (fo=1582, routed)        1.431    10.410    etapa_id/gp/i_clk
    SLICE_X44Y66         FDRE                                         r  etapa_id/gp/registros_reg[11][0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[2]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.114     0.242    receptor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.816     1.944    receptor/CLK
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.769%)  route 0.119ns (48.231%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[5]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.119     0.247    receptor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.816     1.944    receptor/CLK
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/C
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X31Y69         FDRE                                         r  FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.819     1.947    i_clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[1]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    receptor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.816     1.944    receptor/CLK
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.112     0.253    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X33Y73         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.814     1.942    receptor/CLK
    SLICE_X33Y73         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[2]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    transmisor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X29Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.817     1.945    transmisor/CLK
    SLICE_X29Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    receptor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.816     1.944    receptor/CLK
    SLICE_X32Y72         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[3]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    receptor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X33Y73         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.814     1.942    receptor/CLK
    SLICE_X33Y73         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.413%)  route 0.118ns (45.587%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X32Y72         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.816     1.944    receptor/CLK
    SLICE_X32Y72         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[6]/C
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.116     0.264    transmisor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.816     1.944    transmisor/CLK
    SLICE_X31Y72         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C





