Selecting top level module sdram_hex_oled
@N: CG364 :"/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":5:7:5:26|Synthesizing module clk_25_125_25_12_100 in library work.
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":48:6:48:10|Input ENCLKOS on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":48:6:48:10|Input ENCLKOS2 on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v":48:6:48:10|Input ENCLKOS3 on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on clk_25_125_25_12_100 .......
Finished optimization stage 1 on clk_25_125_25_12_100 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v":46:7:46:17|Synthesizing module sdram_16bit in library work.
Running optimization stage 1 on sdram_16bit .......
@N: CL134 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v":99:1:99:6|Found RAM actLine, depth=4, width=13
Finished optimization stage 1 on sdram_16bit (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":7:7:7:17|Synthesizing module hex_decoder in library work.

	C_data_len=32'b00000000000000000000000010000000
	C_debounce=1'b0
	C_font_file=104'b01101111011011000110010101100100010111110110011001101111011011100111010000101110011011010110010101101101
	C_font_size=32'b00000000000000000000000010001000
	C_color_bits=32'b00000000000000000000000000010000
	C_x_bits=32'b00000000000000000000000000000111
	C_y_bits=32'b00000000000000000000000000000110
	C_holding_bits=32'b00000000000000000000000000010111
	C_char_line_bits=32'b00000000000000000000000000000101
	C_color_black=16'b0000000000000000
	C_color_dark_red=16'b0100000000000000
	C_color_dark_brown=16'b0010000100000000
	C_color_dark_yellow=16'b0100001000000000
	C_color_dark_green=16'b0000001000000000
	C_color_dark_cyan=16'b0000001000001000
	C_color_dark_blue=16'b0000000000001000
	C_color_dark_violett=16'b0100000000001000
	C_color_gray=16'b0110001100001100
	C_color_light_red=16'b1000000000000000
	C_color_orange=16'b0100001000000000
	C_color_light_yellow=16'b1000010000000000
	C_color_light_green=16'b0000010000000000
	C_color_light_cyan=16'b0000010000010000
	C_color_light_blue=16'b0000000000010000
	C_color_light_violett=16'b1000000000010000
	C_color_white=16'b1111111111111111
   Generated name = hex_decoder_Z1
Opening data file oled_font.mem from directory /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/proj/ulx3s_sdram_hex_v
@W: CG532 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":32:2:32:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":137:13:137:21|Object R_counter is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on hex_decoder_Z1 .......
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[0] is always 0.
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[1] is always 0.
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[5] is always 0.
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[6] is always 0.
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[7] is always 0.
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[11] is always 0.
@N: CL189 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Register bit R_indexed_color[12] is always 0.
@W: CL279 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Pruning register bits 12 to 11 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Pruning register bits 7 to 5 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v":138:2:138:7|Pruning register bits 1 to 0 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on hex_decoder_Z1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@E: CG596 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/sdram_hex_oled.v":153:9:153:20|Parameter C_color_bits cannot be found in module oled_video.
