
Main_board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001aba  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000082  00802000  00001aba  00001b4e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b9  00802082  00802082  00001bd2  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001bd0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001c00  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000340  00000000  00000000  00001c40  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000057d6  00000000  00000000  00001f80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001490  00000000  00000000  00007756  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004ee5  00000000  00000000  00008be6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000070c  00000000  00000000  0000dacc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00030530  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002090  00000000  00000000  0003e708  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d8  00000000  00000000  00040798  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000af33  00000000  00000000  00040a70  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	04 c1       	rjmp	.+520    	; 0x20a <__ctors_end>
       2:	00 00       	nop
       4:	22 c1       	rjmp	.+580    	; 0x24a <__bad_interrupt>
       6:	00 00       	nop
       8:	20 c1       	rjmp	.+576    	; 0x24a <__bad_interrupt>
       a:	00 00       	nop
       c:	1e c1       	rjmp	.+572    	; 0x24a <__bad_interrupt>
       e:	00 00       	nop
      10:	1c c1       	rjmp	.+568    	; 0x24a <__bad_interrupt>
      12:	00 00       	nop
      14:	1a c1       	rjmp	.+564    	; 0x24a <__bad_interrupt>
      16:	00 00       	nop
      18:	18 c1       	rjmp	.+560    	; 0x24a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	16 c1       	rjmp	.+556    	; 0x24a <__bad_interrupt>
      1e:	00 00       	nop
      20:	14 c1       	rjmp	.+552    	; 0x24a <__bad_interrupt>
      22:	00 00       	nop
      24:	12 c1       	rjmp	.+548    	; 0x24a <__bad_interrupt>
      26:	00 00       	nop
      28:	10 c1       	rjmp	.+544    	; 0x24a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0e c1       	rjmp	.+540    	; 0x24a <__bad_interrupt>
      2e:	00 00       	nop
      30:	0c c1       	rjmp	.+536    	; 0x24a <__bad_interrupt>
      32:	00 00       	nop
      34:	0a c1       	rjmp	.+532    	; 0x24a <__bad_interrupt>
      36:	00 00       	nop
      38:	08 c1       	rjmp	.+528    	; 0x24a <__bad_interrupt>
      3a:	00 00       	nop
      3c:	06 c1       	rjmp	.+524    	; 0x24a <__bad_interrupt>
      3e:	00 00       	nop
      40:	04 c1       	rjmp	.+520    	; 0x24a <__bad_interrupt>
      42:	00 00       	nop
      44:	02 c1       	rjmp	.+516    	; 0x24a <__bad_interrupt>
      46:	00 00       	nop
      48:	00 c1       	rjmp	.+512    	; 0x24a <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fe c0       	rjmp	.+508    	; 0x24a <__bad_interrupt>
      4e:	00 00       	nop
      50:	fc c0       	rjmp	.+504    	; 0x24a <__bad_interrupt>
      52:	00 00       	nop
      54:	fa c0       	rjmp	.+500    	; 0x24a <__bad_interrupt>
      56:	00 00       	nop
      58:	f8 c0       	rjmp	.+496    	; 0x24a <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f6 c0       	rjmp	.+492    	; 0x24a <__bad_interrupt>
      5e:	00 00       	nop
      60:	f4 c0       	rjmp	.+488    	; 0x24a <__bad_interrupt>
      62:	00 00       	nop
      64:	f2 c0       	rjmp	.+484    	; 0x24a <__bad_interrupt>
      66:	00 00       	nop
      68:	f0 c0       	rjmp	.+480    	; 0x24a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ee c0       	rjmp	.+476    	; 0x24a <__bad_interrupt>
      6e:	00 00       	nop
      70:	ec c0       	rjmp	.+472    	; 0x24a <__bad_interrupt>
      72:	00 00       	nop
      74:	ea c0       	rjmp	.+468    	; 0x24a <__bad_interrupt>
      76:	00 00       	nop
      78:	e8 c0       	rjmp	.+464    	; 0x24a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e6 c0       	rjmp	.+460    	; 0x24a <__bad_interrupt>
      7e:	00 00       	nop
      80:	e4 c0       	rjmp	.+456    	; 0x24a <__bad_interrupt>
      82:	00 00       	nop
      84:	e2 c0       	rjmp	.+452    	; 0x24a <__bad_interrupt>
      86:	00 00       	nop
      88:	e0 c0       	rjmp	.+448    	; 0x24a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	de c0       	rjmp	.+444    	; 0x24a <__bad_interrupt>
      8e:	00 00       	nop
      90:	dc c0       	rjmp	.+440    	; 0x24a <__bad_interrupt>
      92:	00 00       	nop
      94:	da c0       	rjmp	.+436    	; 0x24a <__bad_interrupt>
      96:	00 00       	nop
      98:	d8 c0       	rjmp	.+432    	; 0x24a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d6 c0       	rjmp	.+428    	; 0x24a <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d4 c0       	rjmp	.+424    	; 0x24a <__bad_interrupt>
      a2:	00 00       	nop
      a4:	d2 c0       	rjmp	.+420    	; 0x24a <__bad_interrupt>
      a6:	00 00       	nop
      a8:	d0 c0       	rjmp	.+416    	; 0x24a <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ce c0       	rjmp	.+412    	; 0x24a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	cc c0       	rjmp	.+408    	; 0x24a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ca c0       	rjmp	.+404    	; 0x24a <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c8 c0       	rjmp	.+400    	; 0x24a <__bad_interrupt>
      ba:	00 00       	nop
      bc:	c6 c0       	rjmp	.+396    	; 0x24a <__bad_interrupt>
      be:	00 00       	nop
      c0:	c4 c0       	rjmp	.+392    	; 0x24a <__bad_interrupt>
      c2:	00 00       	nop
      c4:	c2 c0       	rjmp	.+388    	; 0x24a <__bad_interrupt>
      c6:	00 00       	nop
      c8:	c0 c0       	rjmp	.+384    	; 0x24a <__bad_interrupt>
      ca:	00 00       	nop
      cc:	be c0       	rjmp	.+380    	; 0x24a <__bad_interrupt>
      ce:	00 00       	nop
      d0:	bc c0       	rjmp	.+376    	; 0x24a <__bad_interrupt>
      d2:	00 00       	nop
      d4:	ba c0       	rjmp	.+372    	; 0x24a <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b8 c0       	rjmp	.+368    	; 0x24a <__bad_interrupt>
      da:	00 00       	nop
      dc:	b6 c0       	rjmp	.+364    	; 0x24a <__bad_interrupt>
      de:	00 00       	nop
      e0:	b4 c0       	rjmp	.+360    	; 0x24a <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b2 c0       	rjmp	.+356    	; 0x24a <__bad_interrupt>
      e6:	00 00       	nop
      e8:	b0 c0       	rjmp	.+352    	; 0x24a <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ae c0       	rjmp	.+348    	; 0x24a <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ac c0       	rjmp	.+344    	; 0x24a <__bad_interrupt>
      f2:	00 00       	nop
      f4:	aa c0       	rjmp	.+340    	; 0x24a <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a8 c0       	rjmp	.+336    	; 0x24a <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a6 c0       	rjmp	.+332    	; 0x24a <__bad_interrupt>
      fe:	00 00       	nop
     100:	a4 c0       	rjmp	.+328    	; 0x24a <__bad_interrupt>
     102:	00 00       	nop
     104:	a2 c0       	rjmp	.+324    	; 0x24a <__bad_interrupt>
     106:	00 00       	nop
     108:	a0 c0       	rjmp	.+320    	; 0x24a <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9e c0       	rjmp	.+316    	; 0x24a <__bad_interrupt>
     10e:	00 00       	nop
     110:	9c c0       	rjmp	.+312    	; 0x24a <__bad_interrupt>
     112:	00 00       	nop
     114:	9a c0       	rjmp	.+308    	; 0x24a <__bad_interrupt>
     116:	00 00       	nop
     118:	98 c0       	rjmp	.+304    	; 0x24a <__bad_interrupt>
     11a:	00 00       	nop
     11c:	96 c0       	rjmp	.+300    	; 0x24a <__bad_interrupt>
     11e:	00 00       	nop
     120:	94 c0       	rjmp	.+296    	; 0x24a <__bad_interrupt>
     122:	00 00       	nop
     124:	92 c0       	rjmp	.+292    	; 0x24a <__bad_interrupt>
     126:	00 00       	nop
     128:	90 c0       	rjmp	.+288    	; 0x24a <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8e c0       	rjmp	.+284    	; 0x24a <__bad_interrupt>
     12e:	00 00       	nop
     130:	8c c0       	rjmp	.+280    	; 0x24a <__bad_interrupt>
     132:	00 00       	nop
     134:	8a c0       	rjmp	.+276    	; 0x24a <__bad_interrupt>
     136:	00 00       	nop
     138:	88 c0       	rjmp	.+272    	; 0x24a <__bad_interrupt>
     13a:	00 00       	nop
     13c:	86 c0       	rjmp	.+268    	; 0x24a <__bad_interrupt>
     13e:	00 00       	nop
     140:	84 c0       	rjmp	.+264    	; 0x24a <__bad_interrupt>
     142:	00 00       	nop
     144:	82 c0       	rjmp	.+260    	; 0x24a <__bad_interrupt>
     146:	00 00       	nop
     148:	80 c0       	rjmp	.+256    	; 0x24a <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7e c0       	rjmp	.+252    	; 0x24a <__bad_interrupt>
     14e:	00 00       	nop
     150:	7c c0       	rjmp	.+248    	; 0x24a <__bad_interrupt>
     152:	00 00       	nop
     154:	7a c0       	rjmp	.+244    	; 0x24a <__bad_interrupt>
     156:	00 00       	nop
     158:	78 c0       	rjmp	.+240    	; 0x24a <__bad_interrupt>
     15a:	00 00       	nop
     15c:	76 c0       	rjmp	.+236    	; 0x24a <__bad_interrupt>
     15e:	00 00       	nop
     160:	74 c0       	rjmp	.+232    	; 0x24a <__bad_interrupt>
     162:	00 00       	nop
     164:	72 c0       	rjmp	.+228    	; 0x24a <__bad_interrupt>
     166:	00 00       	nop
     168:	70 c0       	rjmp	.+224    	; 0x24a <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6e c0       	rjmp	.+220    	; 0x24a <__bad_interrupt>
     16e:	00 00       	nop
     170:	6c c0       	rjmp	.+216    	; 0x24a <__bad_interrupt>
     172:	00 00       	nop
     174:	6a c0       	rjmp	.+212    	; 0x24a <__bad_interrupt>
     176:	00 00       	nop
     178:	68 c0       	rjmp	.+208    	; 0x24a <__bad_interrupt>
     17a:	00 00       	nop
     17c:	66 c0       	rjmp	.+204    	; 0x24a <__bad_interrupt>
     17e:	00 00       	nop
     180:	64 c0       	rjmp	.+200    	; 0x24a <__bad_interrupt>
     182:	00 00       	nop
     184:	62 c0       	rjmp	.+196    	; 0x24a <__bad_interrupt>
     186:	00 00       	nop
     188:	60 c0       	rjmp	.+192    	; 0x24a <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5e c0       	rjmp	.+188    	; 0x24a <__bad_interrupt>
     18e:	00 00       	nop
     190:	5c c0       	rjmp	.+184    	; 0x24a <__bad_interrupt>
     192:	00 00       	nop
     194:	5a c0       	rjmp	.+180    	; 0x24a <__bad_interrupt>
     196:	00 00       	nop
     198:	58 c0       	rjmp	.+176    	; 0x24a <__bad_interrupt>
     19a:	00 00       	nop
     19c:	56 c0       	rjmp	.+172    	; 0x24a <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	54 c0       	rjmp	.+168    	; 0x24a <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	52 c0       	rjmp	.+164    	; 0x24a <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	50 c0       	rjmp	.+160    	; 0x24a <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4e c0       	rjmp	.+156    	; 0x24a <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	4c c0       	rjmp	.+152    	; 0x24a <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	4a c0       	rjmp	.+148    	; 0x24a <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	48 c0       	rjmp	.+144    	; 0x24a <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	46 c0       	rjmp	.+140    	; 0x24a <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	44 c0       	rjmp	.+136    	; 0x24a <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	42 c0       	rjmp	.+132    	; 0x24a <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	40 c0       	rjmp	.+128    	; 0x24a <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3e c0       	rjmp	.+124    	; 0x24a <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	3c c0       	rjmp	.+120    	; 0x24a <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	3a c0       	rjmp	.+116    	; 0x24a <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	38 c0       	rjmp	.+112    	; 0x24a <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	36 c0       	rjmp	.+108    	; 0x24a <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	34 c0       	rjmp	.+104    	; 0x24a <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	32 c0       	rjmp	.+100    	; 0x24a <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	30 c0       	rjmp	.+96     	; 0x24a <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2e c0       	rjmp	.+92     	; 0x24a <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2c c0       	rjmp	.+88     	; 0x24a <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 28 0a 	jmp	0x1450	; 0x1450 <__vector_125>
     1f8:	0c 94 d7 0a 	jmp	0x15ae	; 0x15ae <__vector_126>
     1fc:	26 06       	cpc	r2, r22
     1fe:	29 06       	cpc	r2, r25
     200:	2c 06       	cpc	r2, r28
     202:	2f 06       	cpc	r2, r31
     204:	32 06       	cpc	r3, r18
     206:	35 06       	cpc	r3, r21
     208:	38 06       	cpc	r3, r24

0000020a <__ctors_end>:
     20a:	11 24       	eor	r1, r1
     20c:	1f be       	out	0x3f, r1	; 63
     20e:	cf ef       	ldi	r28, 0xFF	; 255
     210:	cd bf       	out	0x3d, r28	; 61
     212:	df e3       	ldi	r29, 0x3F	; 63
     214:	de bf       	out	0x3e, r29	; 62
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0c bf       	out	0x3c, r16	; 60

0000021a <__do_copy_data>:
     21a:	10 e2       	ldi	r17, 0x20	; 32
     21c:	a0 e0       	ldi	r26, 0x00	; 0
     21e:	b0 e2       	ldi	r27, 0x20	; 32
     220:	ea eb       	ldi	r30, 0xBA	; 186
     222:	fa e1       	ldi	r31, 0x1A	; 26
     224:	00 e0       	ldi	r16, 0x00	; 0
     226:	0b bf       	out	0x3b, r16	; 59
     228:	02 c0       	rjmp	.+4      	; 0x22e <__do_copy_data+0x14>
     22a:	07 90       	elpm	r0, Z+
     22c:	0d 92       	st	X+, r0
     22e:	a2 38       	cpi	r26, 0x82	; 130
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <__do_copy_data+0x10>

00000234 <__do_clear_bss>:
     234:	21 e2       	ldi	r18, 0x21	; 33
     236:	a2 e8       	ldi	r26, 0x82	; 130
     238:	b0 e2       	ldi	r27, 0x20	; 32
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	ab 33       	cpi	r26, 0x3B	; 59
     240:	b2 07       	cpc	r27, r18
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	03 d0       	rcall	.+6      	; 0x24c <main>
     246:	0c 94 5b 0d 	jmp	0x1ab6	; 0x1ab6 <_exit>

0000024a <__bad_interrupt>:
     24a:	da ce       	rjmp	.-588    	; 0x0 <__vectors>

0000024c <main>:


int main (void)
{
	
	PORTF.DIRSET = 0b00000001;
     24c:	c1 e0       	ldi	r28, 0x01	; 1
     24e:	c0 93 a1 06 	sts	0x06A1, r28
	/* Insert system clock initialization code here (sysclk_init()). */
	//setUp32MhzInternalOsc();
	board_init();
     252:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <board_init>
    sysclk_init();
     256:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <sysclk_init>
    irq_initialize_vectors();
     25a:	87 e0       	ldi	r24, 0x07	; 7
     25c:	80 93 a2 00 	sts	0x00A2, r24
    cpu_irq_enable();
     260:	78 94       	sei
    board_init();
     262:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <board_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     266:	e5 e3       	ldi	r30, 0x35	; 53
     268:	f1 e2       	ldi	r31, 0x21	; 33
     26a:	10 82       	st	Z, r1
     26c:	11 82       	std	Z+1, r1	; 0x01
     26e:	12 82       	std	Z+2, r1	; 0x02
     270:	13 82       	std	Z+3, r1	; 0x03
     272:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     274:	c5 83       	std	Z+5, r28	; 0x05
    sleepmgr_init(); // Optional

	
   // USBSCTRL -> 00000000011 & internal osc to 48Mhz RC32MCREF[1:0] -> 0000000100 & enable dfll -> CTRL – DFLL Control register = 000000000001
	 CCP = CCP_IOREG_gc; //Trigger protection mechanism
     276:	88 ed       	ldi	r24, 0xD8	; 216
     278:	84 bf       	out	0x34, r24	; 52
	CLK.USBCTRL = 0b00000011;
     27a:	93 e0       	ldi	r25, 0x03	; 3
     27c:	90 93 44 00 	sts	0x0044, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     280:	af e3       	ldi	r26, 0x3F	; 63
     282:	bc e9       	ldi	r27, 0x9C	; 156
     284:	11 97       	sbiw	r26, 0x01	; 1
     286:	f1 f7       	brne	.-4      	; 0x284 <main+0x38>
     288:	00 c0       	rjmp	.+0      	; 0x28a <main+0x3e>
     28a:	00 00       	nop
	 _delay_ms( 10 ) ; // wait.
	CCP = CCP_IOREG_gc; //Trigger protection mechanism
     28c:	84 bf       	out	0x34, r24	; 52
    OSC.DFLLCTRL = 0b00000100;
     28e:	e0 e5       	ldi	r30, 0x50	; 80
     290:	f0 e0       	ldi	r31, 0x00	; 0
     292:	94 e0       	ldi	r25, 0x04	; 4
     294:	96 83       	std	Z+6, r25	; 0x06
     296:	af e3       	ldi	r26, 0x3F	; 63
     298:	bc e9       	ldi	r27, 0x9C	; 156
     29a:	11 97       	sbiw	r26, 0x01	; 1
     29c:	f1 f7       	brne	.-4      	; 0x29a <main+0x4e>
     29e:	00 c0       	rjmp	.+0      	; 0x2a0 <main+0x54>
     2a0:	00 00       	nop
	 _delay_ms( 10 ) ; // wait.
	CCP = CCP_IOREG_gc; //Trigger protection mechanism
     2a2:	84 bf       	out	0x34, r24	; 52
	OSC.CTRL = 0b00000001;
     2a4:	c0 83       	st	Z, r28
     2a6:	bf ef       	ldi	r27, 0xFF	; 255
     2a8:	e3 ed       	ldi	r30, 0xD3	; 211
     2aa:	f0 e3       	ldi	r31, 0x30	; 48
     2ac:	b1 50       	subi	r27, 0x01	; 1
     2ae:	e0 40       	sbci	r30, 0x00	; 0
     2b0:	f0 40       	sbci	r31, 0x00	; 0
     2b2:	e1 f7       	brne	.-8      	; 0x2ac <main+0x60>
     2b4:	00 c0       	rjmp	.+0      	; 0x2b6 <main+0x6a>
     2b6:	00 00       	nop
	 _delay_ms( 1000 ) ; // wait.
	 
	 
	 udc_start();
     2b8:	2c d1       	rcall	.+600    	; 0x512 <udc_start>
     2ba:	2f ef       	ldi	r18, 0xFF	; 255
     2bc:	33 ed       	ldi	r19, 0xD3	; 211
     2be:	80 e3       	ldi	r24, 0x30	; 48
     2c0:	21 50       	subi	r18, 0x01	; 1
     2c2:	30 40       	sbci	r19, 0x00	; 0
     2c4:	80 40       	sbci	r24, 0x00	; 0
     2c6:	e1 f7       	brne	.-8      	; 0x2c0 <main+0x74>
     2c8:	00 c0       	rjmp	.+0      	; 0x2ca <main+0x7e>
     2ca:	00 00       	nop
	// udc_attach();
	 
	 while(1)
	 {
		 
		 PORTF.OUTSET = 0b00000001 ; // set the output high.
     2cc:	e0 ea       	ldi	r30, 0xA0	; 160
     2ce:	f6 e0       	ldi	r31, 0x06	; 6
     2d0:	81 e0       	ldi	r24, 0x01	; 1
     2d2:	85 83       	std	Z+5, r24	; 0x05
     2d4:	9f ef       	ldi	r25, 0xFF	; 255
     2d6:	ab e7       	ldi	r26, 0x7B	; 123
     2d8:	b2 e9       	ldi	r27, 0x92	; 146
     2da:	91 50       	subi	r25, 0x01	; 1
     2dc:	a0 40       	sbci	r26, 0x00	; 0
     2de:	b0 40       	sbci	r27, 0x00	; 0
     2e0:	e1 f7       	brne	.-8      	; 0x2da <main+0x8e>
     2e2:	00 c0       	rjmp	.+0      	; 0x2e4 <main+0x98>
     2e4:	00 00       	nop
		 _delay_ms( BLINK_DELAY_MS ) ; // wait.
		 PORTF.OUTCLR = 0b00000001 ; // set the output low.
     2e6:	86 83       	std	Z+6, r24	; 0x06
     2e8:	2f ef       	ldi	r18, 0xFF	; 255
     2ea:	3b e7       	ldi	r19, 0x7B	; 123
     2ec:	92 e9       	ldi	r25, 0x92	; 146
     2ee:	21 50       	subi	r18, 0x01	; 1
     2f0:	30 40       	sbci	r19, 0x00	; 0
     2f2:	90 40       	sbci	r25, 0x00	; 0
     2f4:	e1 f7       	brne	.-8      	; 0x2ee <main+0xa2>
     2f6:	00 c0       	rjmp	.+0      	; 0x2f8 <main+0xac>
     2f8:	00 00       	nop
     2fa:	eb cf       	rjmp	.-42     	; 0x2d2 <main+0x86>

000002fc <udi_hid_mouse_disable>:
	return UDI_HID_MOUSE_ENABLE_EXT();
}


void udi_hid_mouse_disable(void)
{
     2fc:	08 95       	ret

000002fe <udi_hid_mouse_getsetting>:


uint8_t udi_hid_mouse_getsetting(void)
{
	return 0;
}
     2fe:	80 e0       	ldi	r24, 0x00	; 0
     300:	08 95       	ret

00000302 <udi_hid_mouse_setreport>:


static bool udi_hid_mouse_setreport(void)
{
	return false;
}
     302:	80 e0       	ldi	r24, 0x00	; 0
     304:	08 95       	ret

00000306 <udi_hid_mouse_enable>:
//------ Interface for UDI HID level

bool udi_hid_mouse_enable(void)
{
	// Initialize internal value
	udi_hid_mouse_rate = 0;
     306:	10 92 8a 20 	sts	0x208A, r1
	udi_hid_mouse_protocol = 0;
     30a:	10 92 88 20 	sts	0x2088, r1
	udi_hid_mouse_report_trans_ongoing = false;
     30e:	10 92 82 20 	sts	0x2082, r1
	memset(udi_hid_mouse_report, 0, UDI_HID_MOUSE_REPORT_SIZE);
     312:	10 92 83 20 	sts	0x2083, r1
     316:	10 92 84 20 	sts	0x2084, r1
     31a:	10 92 85 20 	sts	0x2085, r1
     31e:	10 92 86 20 	sts	0x2086, r1
	udi_hid_mouse_b_report_valid = false;
     322:	10 92 87 20 	sts	0x2087, r1
	return UDI_HID_MOUSE_ENABLE_EXT();
}
     326:	81 e0       	ldi	r24, 0x01	; 1
     328:	08 95       	ret

0000032a <udi_hid_mouse_setup>:
}


bool udi_hid_mouse_setup(void)
{
	return udi_hid_setup(&udi_hid_mouse_rate,
     32a:	21 e8       	ldi	r18, 0x81	; 129
     32c:	31 e0       	ldi	r19, 0x01	; 1
     32e:	40 e0       	ldi	r20, 0x00	; 0
     330:	50 e2       	ldi	r21, 0x20	; 32
     332:	68 e8       	ldi	r22, 0x88	; 136
     334:	70 e2       	ldi	r23, 0x20	; 32
     336:	8a e8       	ldi	r24, 0x8A	; 138
     338:	90 e2       	ldi	r25, 0x20	; 32
     33a:	0c 94 c5 0b 	jmp	0x178a	; 0x178a <udi_hid_setup>
								&udi_hid_mouse_protocol,
								(uint8_t *) &udi_hid_mouse_report_desc,
								udi_hid_mouse_setreport);
}
     33e:	08 95       	ret

00000340 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
     340:	e0 91 90 20 	lds	r30, 0x2090
     344:	f0 91 91 20 	lds	r31, 0x2091
     348:	01 90       	ld	r0, Z+
     34a:	f0 81       	ld	r31, Z
     34c:	e0 2d       	mov	r30, r0
     34e:	22 81       	ldd	r18, Z+2	; 0x02
     350:	33 81       	ldd	r19, Z+3	; 0x03
     352:	2e 0f       	add	r18, r30
     354:	3f 1f       	adc	r19, r31
     356:	fc 01       	movw	r30, r24
     358:	40 81       	ld	r20, Z
     35a:	e4 0f       	add	r30, r20
     35c:	f1 1d       	adc	r31, r1
     35e:	e2 17       	cp	r30, r18
     360:	f3 07       	cpc	r31, r19
     362:	b8 f4       	brcc	.+46     	; 0x392 <udc_next_desc_in_iface+0x52>
     364:	81 81       	ldd	r24, Z+1	; 0x01
     366:	84 30       	cpi	r24, 0x04	; 4
     368:	b9 f0       	breq	.+46     	; 0x398 <udc_next_desc_in_iface+0x58>
     36a:	86 13       	cpse	r24, r22
     36c:	09 c0       	rjmp	.+18     	; 0x380 <udc_next_desc_in_iface+0x40>
     36e:	05 c0       	rjmp	.+10     	; 0x37a <udc_next_desc_in_iface+0x3a>
     370:	81 81       	ldd	r24, Z+1	; 0x01
     372:	84 30       	cpi	r24, 0x04	; 4
     374:	a1 f0       	breq	.+40     	; 0x39e <udc_next_desc_in_iface+0x5e>
     376:	86 13       	cpse	r24, r22
     378:	03 c0       	rjmp	.+6      	; 0x380 <udc_next_desc_in_iface+0x40>
     37a:	8e 2f       	mov	r24, r30
     37c:	9f 2f       	mov	r25, r31
     37e:	08 95       	ret
     380:	80 81       	ld	r24, Z
     382:	e8 0f       	add	r30, r24
     384:	f1 1d       	adc	r31, r1
     386:	e2 17       	cp	r30, r18
     388:	f3 07       	cpc	r31, r19
     38a:	90 f3       	brcs	.-28     	; 0x370 <udc_next_desc_in_iface+0x30>
     38c:	80 e0       	ldi	r24, 0x00	; 0
     38e:	90 e0       	ldi	r25, 0x00	; 0
     390:	08 95       	ret
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	08 95       	ret
     398:	80 e0       	ldi	r24, 0x00	; 0
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	08 95       	ret
     39e:	80 e0       	ldi	r24, 0x00	; 0
     3a0:	90 e0       	ldi	r25, 0x00	; 0
     3a2:	08 95       	ret

000003a4 <udc_valid_address>:
     3a4:	80 91 27 21 	lds	r24, 0x2127
     3a8:	8f 77       	andi	r24, 0x7F	; 127
     3aa:	d5 c6       	rjmp	.+3498   	; 0x1156 <udd_set_address>
     3ac:	08 95       	ret

000003ae <udc_update_iface_desc>:
     3ae:	90 91 92 20 	lds	r25, 0x2092
     3b2:	99 23       	and	r25, r25
     3b4:	81 f1       	breq	.+96     	; 0x416 <udc_update_iface_desc+0x68>
     3b6:	e0 91 90 20 	lds	r30, 0x2090
     3ba:	f0 91 91 20 	lds	r31, 0x2091
     3be:	01 90       	ld	r0, Z+
     3c0:	f0 81       	ld	r31, Z
     3c2:	e0 2d       	mov	r30, r0
     3c4:	94 81       	ldd	r25, Z+4	; 0x04
     3c6:	89 17       	cp	r24, r25
     3c8:	40 f5       	brcc	.+80     	; 0x41a <udc_update_iface_desc+0x6c>
     3ca:	e0 93 8e 20 	sts	0x208E, r30
     3ce:	f0 93 8f 20 	sts	0x208F, r31
     3d2:	22 81       	ldd	r18, Z+2	; 0x02
     3d4:	33 81       	ldd	r19, Z+3	; 0x03
     3d6:	2e 0f       	add	r18, r30
     3d8:	3f 1f       	adc	r19, r31
     3da:	e2 17       	cp	r30, r18
     3dc:	f3 07       	cpc	r31, r19
     3de:	f8 f4       	brcc	.+62     	; 0x41e <udc_update_iface_desc+0x70>
     3e0:	91 81       	ldd	r25, Z+1	; 0x01
     3e2:	94 30       	cpi	r25, 0x04	; 4
     3e4:	61 f4       	brne	.+24     	; 0x3fe <udc_update_iface_desc+0x50>
     3e6:	92 81       	ldd	r25, Z+2	; 0x02
     3e8:	98 13       	cpse	r25, r24
     3ea:	09 c0       	rjmp	.+18     	; 0x3fe <udc_update_iface_desc+0x50>
     3ec:	93 81       	ldd	r25, Z+3	; 0x03
     3ee:	96 13       	cpse	r25, r22
     3f0:	06 c0       	rjmp	.+12     	; 0x3fe <udc_update_iface_desc+0x50>
     3f2:	e0 93 8e 20 	sts	0x208E, r30
     3f6:	f0 93 8f 20 	sts	0x208F, r31
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	08 95       	ret
     3fe:	90 81       	ld	r25, Z
     400:	e9 0f       	add	r30, r25
     402:	f1 1d       	adc	r31, r1
     404:	e2 17       	cp	r30, r18
     406:	f3 07       	cpc	r31, r19
     408:	58 f3       	brcs	.-42     	; 0x3e0 <udc_update_iface_desc+0x32>
     40a:	e0 93 8e 20 	sts	0x208E, r30
     40e:	f0 93 8f 20 	sts	0x208F, r31
     412:	80 e0       	ldi	r24, 0x00	; 0
     414:	08 95       	ret
     416:	80 e0       	ldi	r24, 0x00	; 0
     418:	08 95       	ret
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	08 95       	ret
     41e:	80 e0       	ldi	r24, 0x00	; 0
     420:	08 95       	ret

00000422 <udc_iface_disable>:
     422:	ef 92       	push	r14
     424:	ff 92       	push	r15
     426:	1f 93       	push	r17
     428:	cf 93       	push	r28
     42a:	df 93       	push	r29
     42c:	c8 2f       	mov	r28, r24
     42e:	60 e0       	ldi	r22, 0x00	; 0
     430:	be df       	rcall	.-132    	; 0x3ae <udc_update_iface_desc>
     432:	18 2f       	mov	r17, r24
     434:	88 23       	and	r24, r24
     436:	79 f1       	breq	.+94     	; 0x496 <udc_iface_disable+0x74>
     438:	a0 91 90 20 	lds	r26, 0x2090
     43c:	b0 91 91 20 	lds	r27, 0x2091
     440:	ec 2f       	mov	r30, r28
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	ee 0f       	add	r30, r30
     446:	ff 1f       	adc	r31, r31
     448:	12 96       	adiw	r26, 0x02	; 2
     44a:	8d 91       	ld	r24, X+
     44c:	9c 91       	ld	r25, X
     44e:	13 97       	sbiw	r26, 0x03	; 3
     450:	e8 0f       	add	r30, r24
     452:	f9 1f       	adc	r31, r25
     454:	e0 80       	ld	r14, Z
     456:	f1 80       	ldd	r15, Z+1	; 0x01
     458:	d7 01       	movw	r26, r14
     45a:	16 96       	adiw	r26, 0x06	; 6
     45c:	ed 91       	ld	r30, X+
     45e:	fc 91       	ld	r31, X
     460:	17 97       	sbiw	r26, 0x07	; 7
     462:	19 95       	eicall
     464:	68 2f       	mov	r22, r24
     466:	8c 2f       	mov	r24, r28
     468:	a2 df       	rcall	.-188    	; 0x3ae <udc_update_iface_desc>
     46a:	18 2f       	mov	r17, r24
     46c:	88 23       	and	r24, r24
     46e:	99 f0       	breq	.+38     	; 0x496 <udc_iface_disable+0x74>
     470:	c0 91 8e 20 	lds	r28, 0x208E
     474:	d0 91 8f 20 	lds	r29, 0x208F
     478:	65 e0       	ldi	r22, 0x05	; 5
     47a:	ce 01       	movw	r24, r28
     47c:	61 df       	rcall	.-318    	; 0x340 <udc_next_desc_in_iface>
     47e:	ec 01       	movw	r28, r24
     480:	89 2b       	or	r24, r25
     482:	19 f0       	breq	.+6      	; 0x48a <udc_iface_disable+0x68>
     484:	8a 81       	ldd	r24, Y+2	; 0x02
     486:	ab d7       	rcall	.+3926   	; 0x13de <udd_ep_free>
     488:	f7 cf       	rjmp	.-18     	; 0x478 <udc_iface_disable+0x56>
     48a:	d7 01       	movw	r26, r14
     48c:	12 96       	adiw	r26, 0x02	; 2
     48e:	ed 91       	ld	r30, X+
     490:	fc 91       	ld	r31, X
     492:	13 97       	sbiw	r26, 0x03	; 3
     494:	19 95       	eicall
     496:	81 2f       	mov	r24, r17
     498:	df 91       	pop	r29
     49a:	cf 91       	pop	r28
     49c:	1f 91       	pop	r17
     49e:	ff 90       	pop	r15
     4a0:	ef 90       	pop	r14
     4a2:	08 95       	ret

000004a4 <udc_iface_enable>:
     4a4:	1f 93       	push	r17
     4a6:	cf 93       	push	r28
     4a8:	df 93       	push	r29
     4aa:	18 2f       	mov	r17, r24
     4ac:	80 df       	rcall	.-256    	; 0x3ae <udc_update_iface_desc>
     4ae:	88 23       	and	r24, r24
     4b0:	39 f1       	breq	.+78     	; 0x500 <udc_iface_enable+0x5c>
     4b2:	c0 91 8e 20 	lds	r28, 0x208E
     4b6:	d0 91 8f 20 	lds	r29, 0x208F
     4ba:	65 e0       	ldi	r22, 0x05	; 5
     4bc:	ce 01       	movw	r24, r28
     4be:	40 df       	rcall	.-384    	; 0x340 <udc_next_desc_in_iface>
     4c0:	ec 01       	movw	r28, r24
     4c2:	89 2b       	or	r24, r25
     4c4:	41 f0       	breq	.+16     	; 0x4d6 <udc_iface_enable+0x32>
     4c6:	4c 81       	ldd	r20, Y+4	; 0x04
     4c8:	5d 81       	ldd	r21, Y+5	; 0x05
     4ca:	6b 81       	ldd	r22, Y+3	; 0x03
     4cc:	8a 81       	ldd	r24, Y+2	; 0x02
     4ce:	50 d6       	rcall	.+3232   	; 0x1170 <udd_ep_alloc>
     4d0:	81 11       	cpse	r24, r1
     4d2:	f3 cf       	rjmp	.-26     	; 0x4ba <udc_iface_enable+0x16>
     4d4:	15 c0       	rjmp	.+42     	; 0x500 <udc_iface_enable+0x5c>
     4d6:	a0 91 90 20 	lds	r26, 0x2090
     4da:	b0 91 91 20 	lds	r27, 0x2091
     4de:	e1 2f       	mov	r30, r17
     4e0:	f0 e0       	ldi	r31, 0x00	; 0
     4e2:	ee 0f       	add	r30, r30
     4e4:	ff 1f       	adc	r31, r31
     4e6:	12 96       	adiw	r26, 0x02	; 2
     4e8:	8d 91       	ld	r24, X+
     4ea:	9c 91       	ld	r25, X
     4ec:	13 97       	sbiw	r26, 0x03	; 3
     4ee:	e8 0f       	add	r30, r24
     4f0:	f9 1f       	adc	r31, r25
     4f2:	01 90       	ld	r0, Z+
     4f4:	f0 81       	ld	r31, Z
     4f6:	e0 2d       	mov	r30, r0
     4f8:	01 90       	ld	r0, Z+
     4fa:	f0 81       	ld	r31, Z
     4fc:	e0 2d       	mov	r30, r0
     4fe:	19 95       	eicall
     500:	df 91       	pop	r29
     502:	cf 91       	pop	r28
     504:	1f 91       	pop	r17
     506:	08 95       	ret

00000508 <udc_get_interface_desc>:
     508:	80 91 8e 20 	lds	r24, 0x208E
     50c:	90 91 8f 20 	lds	r25, 0x208F
     510:	08 95       	ret

00000512 <udc_start>:
     512:	bb c5       	rjmp	.+2934   	; 0x108a <udd_enable>
     514:	08 95       	ret

00000516 <udc_reset>:
     516:	cf 93       	push	r28
     518:	80 91 92 20 	lds	r24, 0x2092
     51c:	88 23       	and	r24, r24
     51e:	c1 f0       	breq	.+48     	; 0x550 <udc_reset+0x3a>
     520:	e0 91 90 20 	lds	r30, 0x2090
     524:	f0 91 91 20 	lds	r31, 0x2091
     528:	01 90       	ld	r0, Z+
     52a:	f0 81       	ld	r31, Z
     52c:	e0 2d       	mov	r30, r0
     52e:	84 81       	ldd	r24, Z+4	; 0x04
     530:	88 23       	and	r24, r24
     532:	71 f0       	breq	.+28     	; 0x550 <udc_reset+0x3a>
     534:	c0 e0       	ldi	r28, 0x00	; 0
     536:	8c 2f       	mov	r24, r28
     538:	74 df       	rcall	.-280    	; 0x422 <udc_iface_disable>
     53a:	cf 5f       	subi	r28, 0xFF	; 255
     53c:	e0 91 90 20 	lds	r30, 0x2090
     540:	f0 91 91 20 	lds	r31, 0x2091
     544:	01 90       	ld	r0, Z+
     546:	f0 81       	ld	r31, Z
     548:	e0 2d       	mov	r30, r0
     54a:	84 81       	ldd	r24, Z+4	; 0x04
     54c:	c8 17       	cp	r28, r24
     54e:	98 f3       	brcs	.-26     	; 0x536 <udc_reset+0x20>
     550:	10 92 92 20 	sts	0x2092, r1
     554:	10 92 96 20 	sts	0x2096, r1
     558:	10 92 97 20 	sts	0x2097, r1
     55c:	cf 91       	pop	r28
     55e:	08 95       	ret

00000560 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
     560:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
     562:	80 91 92 20 	lds	r24, 0x2092
     566:	88 23       	and	r24, r24
     568:	49 f1       	breq	.+82     	; 0x5bc <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     56a:	a0 91 90 20 	lds	r26, 0x2090
     56e:	b0 91 91 20 	lds	r27, 0x2091
     572:	ed 91       	ld	r30, X+
     574:	fc 91       	ld	r31, X
     576:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     578:	84 81       	ldd	r24, Z+4	; 0x04
     57a:	88 23       	and	r24, r24
     57c:	f9 f0       	breq	.+62     	; 0x5bc <udc_sof_notify+0x5c>
     57e:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
     580:	ec 2f       	mov	r30, r28
     582:	f0 e0       	ldi	r31, 0x00	; 0
     584:	ee 0f       	add	r30, r30
     586:	ff 1f       	adc	r31, r31
     588:	12 96       	adiw	r26, 0x02	; 2
     58a:	8d 91       	ld	r24, X+
     58c:	9c 91       	ld	r25, X
     58e:	13 97       	sbiw	r26, 0x03	; 3
     590:	e8 0f       	add	r30, r24
     592:	f9 1f       	adc	r31, r25
     594:	01 90       	ld	r0, Z+
     596:	f0 81       	ld	r31, Z
     598:	e0 2d       	mov	r30, r0
     59a:	00 84       	ldd	r0, Z+8	; 0x08
     59c:	f1 85       	ldd	r31, Z+9	; 0x09
     59e:	e0 2d       	mov	r30, r0
     5a0:	30 97       	sbiw	r30, 0x00	; 0
     5a2:	09 f0       	breq	.+2      	; 0x5a6 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
     5a4:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
     5a6:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     5a8:	a0 91 90 20 	lds	r26, 0x2090
     5ac:	b0 91 91 20 	lds	r27, 0x2091
     5b0:	ed 91       	ld	r30, X+
     5b2:	fc 91       	ld	r31, X
     5b4:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     5b6:	84 81       	ldd	r24, Z+4	; 0x04
     5b8:	c8 17       	cp	r28, r24
     5ba:	10 f3       	brcs	.-60     	; 0x580 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
     5bc:	cf 91       	pop	r28
     5be:	08 95       	ret

000005c0 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
     5c0:	0f 93       	push	r16
     5c2:	1f 93       	push	r17
     5c4:	cf 93       	push	r28
     5c6:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
     5c8:	e5 e2       	ldi	r30, 0x25	; 37
     5ca:	f1 e2       	ldi	r31, 0x21	; 33
     5cc:	12 86       	std	Z+10, r1	; 0x0a
     5ce:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
     5d0:	14 86       	std	Z+12, r1	; 0x0c
     5d2:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
     5d4:	16 86       	std	Z+14, r1	; 0x0e
     5d6:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
     5d8:	80 81       	ld	r24, Z
     5da:	88 23       	and	r24, r24
     5dc:	0c f0       	brlt	.+2      	; 0x5e0 <udc_process_setup+0x20>
     5de:	36 c2       	rjmp	.+1132   	; 0xa4c <udc_process_setup+0x48c>
		if (udd_g_ctrlreq.req.wLength == 0) {
     5e0:	20 91 2b 21 	lds	r18, 0x212B
     5e4:	30 91 2c 21 	lds	r19, 0x212C
     5e8:	21 15       	cp	r18, r1
     5ea:	31 05       	cpc	r19, r1
     5ec:	09 f0       	breq	.+2      	; 0x5f0 <udc_process_setup+0x30>
     5ee:	33 c2       	rjmp	.+1126   	; 0xa56 <udc_process_setup+0x496>
     5f0:	29 c2       	rjmp	.+1106   	; 0xa44 <udc_process_setup+0x484>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     5f2:	8f 71       	andi	r24, 0x1F	; 31
     5f4:	09 f0       	breq	.+2      	; 0x5f8 <udc_process_setup+0x38>
     5f6:	7f c0       	rjmp	.+254    	; 0x6f6 <udc_process_setup+0x136>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     5f8:	90 91 26 21 	lds	r25, 0x2126
     5fc:	96 30       	cpi	r25, 0x06	; 6
     5fe:	79 f0       	breq	.+30     	; 0x61e <udc_process_setup+0x5e>
     600:	98 30       	cpi	r25, 0x08	; 8
     602:	09 f4       	brne	.+2      	; 0x606 <udc_process_setup+0x46>
     604:	6e c0       	rjmp	.+220    	; 0x6e2 <udc_process_setup+0x122>
     606:	91 11       	cpse	r25, r1
     608:	76 c0       	rjmp	.+236    	; 0x6f6 <udc_process_setup+0x136>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
     60a:	22 30       	cpi	r18, 0x02	; 2
     60c:	31 05       	cpc	r19, r1
     60e:	09 f0       	breq	.+2      	; 0x612 <udc_process_setup+0x52>
     610:	a2 c1       	rjmp	.+836    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
     612:	62 e0       	ldi	r22, 0x02	; 2
     614:	70 e0       	ldi	r23, 0x00	; 0
     616:	86 e9       	ldi	r24, 0x96	; 150
     618:	90 e2       	ldi	r25, 0x20	; 32
     61a:	a3 d5       	rcall	.+2886   	; 0x1162 <udd_set_setup_payload>
     61c:	21 c2       	rjmp	.+1090   	; 0xa60 <udc_process_setup+0x4a0>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     61e:	80 91 27 21 	lds	r24, 0x2127
     622:	90 91 28 21 	lds	r25, 0x2128

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     626:	29 2f       	mov	r18, r25
     628:	33 27       	eor	r19, r19
     62a:	22 30       	cpi	r18, 0x02	; 2
     62c:	31 05       	cpc	r19, r1
     62e:	a9 f0       	breq	.+42     	; 0x65a <udc_process_setup+0x9a>
     630:	24 f4       	brge	.+8      	; 0x63a <udc_process_setup+0x7a>
     632:	21 30       	cpi	r18, 0x01	; 1
     634:	31 05       	cpc	r19, r1
     636:	41 f0       	breq	.+16     	; 0x648 <udc_process_setup+0x88>
     638:	85 c1       	rjmp	.+778    	; 0x944 <udc_process_setup+0x384>
     63a:	23 30       	cpi	r18, 0x03	; 3
     63c:	31 05       	cpc	r19, r1
     63e:	d9 f1       	breq	.+118    	; 0x6b6 <udc_process_setup+0xf6>
     640:	2f 30       	cpi	r18, 0x0F	; 15
     642:	31 05       	cpc	r19, r1
     644:	51 f1       	breq	.+84     	; 0x69a <udc_process_setup+0xda>
     646:	7e c1       	rjmp	.+764    	; 0x944 <udc_process_setup+0x384>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
     648:	80 91 42 20 	lds	r24, 0x2042
     64c:	90 91 43 20 	lds	r25, 0x2043
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
     650:	dc 01       	movw	r26, r24
     652:	6c 91       	ld	r22, X
     654:	70 e0       	ldi	r23, 0x00	; 0
     656:	85 d5       	rcall	.+2826   	; 0x1162 <udd_set_setup_payload>
     658:	35 c0       	rjmp	.+106    	; 0x6c4 <udc_process_setup+0x104>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
     65a:	e0 91 42 20 	lds	r30, 0x2042
     65e:	f0 91 43 20 	lds	r31, 0x2043
     662:	21 89       	ldd	r18, Z+17	; 0x11
     664:	82 17       	cp	r24, r18
     666:	08 f0       	brcs	.+2      	; 0x66a <udc_process_setup+0xaa>
     668:	76 c1       	rjmp	.+748    	; 0x956 <udc_process_setup+0x396>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
     66a:	99 27       	eor	r25, r25
     66c:	88 0f       	add	r24, r24
     66e:	99 1f       	adc	r25, r25
     670:	88 0f       	add	r24, r24
     672:	99 1f       	adc	r25, r25
     674:	e0 91 44 20 	lds	r30, 0x2044
     678:	f0 91 45 20 	lds	r31, 0x2045
     67c:	e8 0f       	add	r30, r24
     67e:	f9 1f       	adc	r31, r25
     680:	80 81       	ld	r24, Z
     682:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
     684:	fc 01       	movw	r30, r24
     686:	62 81       	ldd	r22, Z+2	; 0x02
     688:	73 81       	ldd	r23, Z+3	; 0x03
     68a:	6b d5       	rcall	.+2774   	; 0x1162 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
     68c:	e0 91 2d 21 	lds	r30, 0x212D
     690:	f0 91 2e 21 	lds	r31, 0x212E
     694:	82 e0       	ldi	r24, 0x02	; 2
     696:	81 83       	std	Z+1, r24	; 0x01
     698:	15 c0       	rjmp	.+42     	; 0x6c4 <udc_process_setup+0x104>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
     69a:	80 91 46 20 	lds	r24, 0x2046
     69e:	90 91 47 20 	lds	r25, 0x2047
     6a2:	00 97       	sbiw	r24, 0x00	; 0
     6a4:	09 f4       	brne	.+2      	; 0x6a8 <udc_process_setup+0xe8>
     6a6:	57 c1       	rjmp	.+686    	; 0x956 <udc_process_setup+0x396>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
     6a8:	dc 01       	movw	r26, r24
     6aa:	12 96       	adiw	r26, 0x02	; 2
     6ac:	6d 91       	ld	r22, X+
     6ae:	7c 91       	ld	r23, X
     6b0:	13 97       	sbiw	r26, 0x03	; 3
     6b2:	57 d5       	rcall	.+2734   	; 0x1162 <udd_set_setup_payload>
     6b4:	07 c0       	rjmp	.+14     	; 0x6c4 <udc_process_setup+0x104>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     6b6:	81 11       	cpse	r24, r1
     6b8:	4e c1       	rjmp	.+668    	; 0x956 <udc_process_setup+0x396>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
     6ba:	64 e0       	ldi	r22, 0x04	; 4
     6bc:	70 e0       	ldi	r23, 0x00	; 0
     6be:	8e e3       	ldi	r24, 0x3E	; 62
     6c0:	90 e2       	ldi	r25, 0x20	; 32
     6c2:	4f d5       	rcall	.+2718   	; 0x1162 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
     6c4:	e5 e2       	ldi	r30, 0x25	; 37
     6c6:	f1 e2       	ldi	r31, 0x21	; 33
     6c8:	86 81       	ldd	r24, Z+6	; 0x06
     6ca:	97 81       	ldd	r25, Z+7	; 0x07
     6cc:	22 85       	ldd	r18, Z+10	; 0x0a
     6ce:	33 85       	ldd	r19, Z+11	; 0x0b
     6d0:	82 17       	cp	r24, r18
     6d2:	93 07       	cpc	r25, r19
     6d4:	08 f0       	brcs	.+2      	; 0x6d8 <udc_process_setup+0x118>
     6d6:	c4 c1       	rjmp	.+904    	; 0xa60 <udc_process_setup+0x4a0>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
     6d8:	80 93 2f 21 	sts	0x212F, r24
     6dc:	90 93 30 21 	sts	0x2130, r25
     6e0:	bf c1       	rjmp	.+894    	; 0xa60 <udc_process_setup+0x4a0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
     6e2:	21 30       	cpi	r18, 0x01	; 1
     6e4:	31 05       	cpc	r19, r1
     6e6:	09 f0       	breq	.+2      	; 0x6ea <udc_process_setup+0x12a>
     6e8:	36 c1       	rjmp	.+620    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
     6ea:	61 e0       	ldi	r22, 0x01	; 1
     6ec:	70 e0       	ldi	r23, 0x00	; 0
     6ee:	82 e9       	ldi	r24, 0x92	; 146
     6f0:	90 e2       	ldi	r25, 0x20	; 32
     6f2:	37 d5       	rcall	.+2670   	; 0x1162 <udd_set_setup_payload>
     6f4:	b5 c1       	rjmp	.+874    	; 0xa60 <udc_process_setup+0x4a0>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     6f6:	81 30       	cpi	r24, 0x01	; 1
     6f8:	e1 f5       	brne	.+120    	; 0x772 <udc_process_setup+0x1b2>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     6fa:	90 91 26 21 	lds	r25, 0x2126
     6fe:	9a 30       	cpi	r25, 0x0A	; 10
     700:	c1 f5       	brne	.+112    	; 0x772 <udc_process_setup+0x1b2>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
     702:	21 30       	cpi	r18, 0x01	; 1
     704:	31 05       	cpc	r19, r1
     706:	09 f0       	breq	.+2      	; 0x70a <udc_process_setup+0x14a>
     708:	26 c1       	rjmp	.+588    	; 0x956 <udc_process_setup+0x396>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     70a:	80 91 92 20 	lds	r24, 0x2092
     70e:	88 23       	and	r24, r24
     710:	09 f4       	brne	.+2      	; 0x714 <udc_process_setup+0x154>
     712:	21 c1       	rjmp	.+578    	; 0x956 <udc_process_setup+0x396>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     714:	c0 91 29 21 	lds	r28, 0x2129
     718:	d0 91 2a 21 	lds	r29, 0x212A
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     71c:	00 91 90 20 	lds	r16, 0x2090
     720:	10 91 91 20 	lds	r17, 0x2091
     724:	d8 01       	movw	r26, r16
     726:	ed 91       	ld	r30, X+
     728:	fc 91       	ld	r31, X
     72a:	84 81       	ldd	r24, Z+4	; 0x04
     72c:	c8 17       	cp	r28, r24
     72e:	08 f0       	brcs	.+2      	; 0x732 <udc_process_setup+0x172>
     730:	12 c1       	rjmp	.+548    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     732:	60 e0       	ldi	r22, 0x00	; 0
     734:	8c 2f       	mov	r24, r28
     736:	3b de       	rcall	.-906    	; 0x3ae <udc_update_iface_desc>
     738:	88 23       	and	r24, r24
     73a:	09 f4       	brne	.+2      	; 0x73e <udc_process_setup+0x17e>
     73c:	0c c1       	rjmp	.+536    	; 0x956 <udc_process_setup+0x396>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     73e:	ce 01       	movw	r24, r28
     740:	99 27       	eor	r25, r25
     742:	88 0f       	add	r24, r24
     744:	99 1f       	adc	r25, r25
     746:	d8 01       	movw	r26, r16
     748:	12 96       	adiw	r26, 0x02	; 2
     74a:	ed 91       	ld	r30, X+
     74c:	fc 91       	ld	r31, X
     74e:	13 97       	sbiw	r26, 0x03	; 3
     750:	e8 0f       	add	r30, r24
     752:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
     754:	01 90       	ld	r0, Z+
     756:	f0 81       	ld	r31, Z
     758:	e0 2d       	mov	r30, r0
     75a:	86 81       	ldd	r24, Z+6	; 0x06
     75c:	97 81       	ldd	r25, Z+7	; 0x07
     75e:	fc 01       	movw	r30, r24
     760:	19 95       	eicall
     762:	80 93 94 20 	sts	0x2094, r24

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
     766:	61 e0       	ldi	r22, 0x01	; 1
     768:	70 e0       	ldi	r23, 0x00	; 0
     76a:	84 e9       	ldi	r24, 0x94	; 148
     76c:	90 e2       	ldi	r25, 0x20	; 32
     76e:	f9 d4       	rcall	.+2546   	; 0x1162 <udd_set_setup_payload>
     770:	77 c1       	rjmp	.+750    	; 0xa60 <udc_process_setup+0x4a0>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     772:	82 30       	cpi	r24, 0x02	; 2
     774:	09 f0       	breq	.+2      	; 0x778 <udc_process_setup+0x1b8>
     776:	ef c0       	rjmp	.+478    	; 0x956 <udc_process_setup+0x396>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     778:	80 91 26 21 	lds	r24, 0x2126
     77c:	81 11       	cpse	r24, r1
     77e:	e4 c0       	rjmp	.+456    	; 0x948 <udc_process_setup+0x388>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
     780:	22 30       	cpi	r18, 0x02	; 2
     782:	31 05       	cpc	r19, r1
     784:	09 f0       	breq	.+2      	; 0x788 <udc_process_setup+0x1c8>
     786:	e7 c0       	rjmp	.+462    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
     788:	80 91 29 21 	lds	r24, 0x2129
     78c:	82 d5       	rcall	.+2820   	; 0x1292 <udd_ep_is_halted>
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	80 93 8c 20 	sts	0x208C, r24
     794:	90 93 8d 20 	sts	0x208D, r25
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
     798:	62 e0       	ldi	r22, 0x02	; 2
     79a:	70 e0       	ldi	r23, 0x00	; 0
     79c:	8c e8       	ldi	r24, 0x8C	; 140
     79e:	90 e2       	ldi	r25, 0x20	; 32
     7a0:	e0 d4       	rcall	.+2496   	; 0x1162 <udd_set_setup_payload>
     7a2:	5e c1       	rjmp	.+700    	; 0xa60 <udc_process_setup+0x4a0>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     7a4:	8f 71       	andi	r24, 0x1F	; 31
     7a6:	09 f0       	breq	.+2      	; 0x7aa <udc_process_setup+0x1ea>
     7a8:	83 c0       	rjmp	.+262    	; 0x8b0 <udc_process_setup+0x2f0>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     7aa:	90 91 26 21 	lds	r25, 0x2126
     7ae:	93 30       	cpi	r25, 0x03	; 3
     7b0:	09 f4       	brne	.+2      	; 0x7b4 <udc_process_setup+0x1f4>
     7b2:	cc c0       	rjmp	.+408    	; 0x94c <udc_process_setup+0x38c>
     7b4:	18 f4       	brcc	.+6      	; 0x7bc <udc_process_setup+0x1fc>
     7b6:	91 30       	cpi	r25, 0x01	; 1
     7b8:	a1 f0       	breq	.+40     	; 0x7e2 <udc_process_setup+0x222>
     7ba:	7a c0       	rjmp	.+244    	; 0x8b0 <udc_process_setup+0x2f0>
     7bc:	95 30       	cpi	r25, 0x05	; 5
     7be:	19 f0       	breq	.+6      	; 0x7c6 <udc_process_setup+0x206>
     7c0:	99 30       	cpi	r25, 0x09	; 9
     7c2:	39 f1       	breq	.+78     	; 0x812 <udc_process_setup+0x252>
     7c4:	75 c0       	rjmp	.+234    	; 0x8b0 <udc_process_setup+0x2f0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     7c6:	80 91 2b 21 	lds	r24, 0x212B
     7ca:	90 91 2c 21 	lds	r25, 0x212C
     7ce:	89 2b       	or	r24, r25
     7d0:	09 f0       	breq	.+2      	; 0x7d4 <udc_process_setup+0x214>
     7d2:	c1 c0       	rjmp	.+386    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
     7d4:	82 ed       	ldi	r24, 0xD2	; 210
     7d6:	91 e0       	ldi	r25, 0x01	; 1
     7d8:	80 93 31 21 	sts	0x2131, r24
     7dc:	90 93 32 21 	sts	0x2132, r25
     7e0:	3f c1       	rjmp	.+638    	; 0xa60 <udc_process_setup+0x4a0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     7e2:	80 91 2b 21 	lds	r24, 0x212B
     7e6:	90 91 2c 21 	lds	r25, 0x212C
     7ea:	89 2b       	or	r24, r25
     7ec:	09 f0       	breq	.+2      	; 0x7f0 <udc_process_setup+0x230>
     7ee:	b3 c0       	rjmp	.+358    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
     7f0:	80 91 27 21 	lds	r24, 0x2127
     7f4:	90 91 28 21 	lds	r25, 0x2128
     7f8:	01 97       	sbiw	r24, 0x01	; 1
     7fa:	09 f0       	breq	.+2      	; 0x7fe <udc_process_setup+0x23e>
     7fc:	ac c0       	rjmp	.+344    	; 0x956 <udc_process_setup+0x396>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
     7fe:	80 91 96 20 	lds	r24, 0x2096
     802:	90 91 97 20 	lds	r25, 0x2097
     806:	8d 7f       	andi	r24, 0xFD	; 253
     808:	80 93 96 20 	sts	0x2096, r24
     80c:	90 93 97 20 	sts	0x2097, r25
     810:	27 c1       	rjmp	.+590    	; 0xa60 <udc_process_setup+0x4a0>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
     812:	80 91 2b 21 	lds	r24, 0x212B
     816:	90 91 2c 21 	lds	r25, 0x212C
     81a:	89 2b       	or	r24, r25
     81c:	09 f0       	breq	.+2      	; 0x820 <udc_process_setup+0x260>
     81e:	9b c0       	rjmp	.+310    	; 0x956 <udc_process_setup+0x396>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
     820:	9d d4       	rcall	.+2362   	; 0x115c <udd_getaddress>
     822:	88 23       	and	r24, r24
     824:	09 f4       	brne	.+2      	; 0x828 <udc_process_setup+0x268>
     826:	97 c0       	rjmp	.+302    	; 0x956 <udc_process_setup+0x396>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     828:	20 91 27 21 	lds	r18, 0x2127
     82c:	30 91 28 21 	lds	r19, 0x2128
     830:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
     832:	e0 91 42 20 	lds	r30, 0x2042
     836:	f0 91 43 20 	lds	r31, 0x2043
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     83a:	81 89       	ldd	r24, Z+17	; 0x11
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	82 17       	cp	r24, r18
     840:	93 07       	cpc	r25, r19
     842:	08 f4       	brcc	.+2      	; 0x846 <udc_process_setup+0x286>
     844:	88 c0       	rjmp	.+272    	; 0x956 <udc_process_setup+0x396>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
     846:	67 de       	rcall	.-818    	; 0x516 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
     848:	80 91 27 21 	lds	r24, 0x2127
     84c:	90 91 28 21 	lds	r25, 0x2128
     850:	80 93 92 20 	sts	0x2092, r24
	if (udc_num_configuration == 0) {
     854:	88 23       	and	r24, r24
     856:	09 f4       	brne	.+2      	; 0x85a <udc_process_setup+0x29a>
     858:	03 c1       	rjmp	.+518    	; 0xa60 <udc_process_setup+0x4a0>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
     85a:	99 27       	eor	r25, r25
     85c:	81 50       	subi	r24, 0x01	; 1
     85e:	90 4c       	sbci	r25, 0xC0	; 192
     860:	88 0f       	add	r24, r24
     862:	99 1f       	adc	r25, r25
     864:	88 0f       	add	r24, r24
     866:	99 1f       	adc	r25, r25
     868:	e0 91 44 20 	lds	r30, 0x2044
     86c:	f0 91 45 20 	lds	r31, 0x2045
     870:	e8 0f       	add	r30, r24
     872:	f9 1f       	adc	r31, r25
     874:	e0 93 90 20 	sts	0x2090, r30
     878:	f0 93 91 20 	sts	0x2091, r31
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     87c:	01 90       	ld	r0, Z+
     87e:	f0 81       	ld	r31, Z
     880:	e0 2d       	mov	r30, r0
     882:	84 81       	ldd	r24, Z+4	; 0x04
     884:	88 23       	and	r24, r24
     886:	09 f4       	brne	.+2      	; 0x88a <udc_process_setup+0x2ca>
     888:	eb c0       	rjmp	.+470    	; 0xa60 <udc_process_setup+0x4a0>
     88a:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
     88c:	60 e0       	ldi	r22, 0x00	; 0
     88e:	8c 2f       	mov	r24, r28
     890:	09 de       	rcall	.-1006   	; 0x4a4 <udc_iface_enable>
     892:	88 23       	and	r24, r24
     894:	09 f4       	brne	.+2      	; 0x898 <udc_process_setup+0x2d8>
     896:	5f c0       	rjmp	.+190    	; 0x956 <udc_process_setup+0x396>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     898:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     89a:	e0 91 90 20 	lds	r30, 0x2090
     89e:	f0 91 91 20 	lds	r31, 0x2091
     8a2:	01 90       	ld	r0, Z+
     8a4:	f0 81       	ld	r31, Z
     8a6:	e0 2d       	mov	r30, r0
     8a8:	84 81       	ldd	r24, Z+4	; 0x04
     8aa:	c8 17       	cp	r28, r24
     8ac:	78 f3       	brcs	.-34     	; 0x88c <udc_process_setup+0x2cc>
     8ae:	d8 c0       	rjmp	.+432    	; 0xa60 <udc_process_setup+0x4a0>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     8b0:	81 30       	cpi	r24, 0x01	; 1
     8b2:	e1 f4       	brne	.+56     	; 0x8ec <udc_process_setup+0x32c>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     8b4:	90 91 26 21 	lds	r25, 0x2126
     8b8:	9b 30       	cpi	r25, 0x0B	; 11
     8ba:	c1 f4       	brne	.+48     	; 0x8ec <udc_process_setup+0x32c>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
     8bc:	80 91 2b 21 	lds	r24, 0x212B
     8c0:	90 91 2c 21 	lds	r25, 0x212C
     8c4:	89 2b       	or	r24, r25
     8c6:	09 f0       	breq	.+2      	; 0x8ca <udc_process_setup+0x30a>
     8c8:	46 c0       	rjmp	.+140    	; 0x956 <udc_process_setup+0x396>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     8ca:	80 91 92 20 	lds	r24, 0x2092
     8ce:	88 23       	and	r24, r24
     8d0:	09 f4       	brne	.+2      	; 0x8d4 <udc_process_setup+0x314>
     8d2:	41 c0       	rjmp	.+130    	; 0x956 <udc_process_setup+0x396>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     8d4:	e5 e2       	ldi	r30, 0x25	; 37
     8d6:	f1 e2       	ldi	r31, 0x21	; 33
     8d8:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
     8da:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
     8dc:	8c 2f       	mov	r24, r28
     8de:	a1 dd       	rcall	.-1214   	; 0x422 <udc_iface_disable>
     8e0:	88 23       	and	r24, r24
     8e2:	c9 f1       	breq	.+114    	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
     8e4:	6d 2f       	mov	r22, r29
     8e6:	8c 2f       	mov	r24, r28
     8e8:	dd dd       	rcall	.-1094   	; 0x4a4 <udc_iface_enable>
     8ea:	33 c0       	rjmp	.+102    	; 0x952 <udc_process_setup+0x392>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	99 f5       	brne	.+102    	; 0x956 <udc_process_setup+0x396>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     8f0:	80 91 26 21 	lds	r24, 0x2126
     8f4:	81 30       	cpi	r24, 0x01	; 1
     8f6:	19 f0       	breq	.+6      	; 0x8fe <udc_process_setup+0x33e>
     8f8:	83 30       	cpi	r24, 0x03	; 3
     8fa:	89 f0       	breq	.+34     	; 0x91e <udc_process_setup+0x35e>
     8fc:	29 c0       	rjmp	.+82     	; 0x950 <udc_process_setup+0x390>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     8fe:	80 91 2b 21 	lds	r24, 0x212B
     902:	90 91 2c 21 	lds	r25, 0x212C
     906:	89 2b       	or	r24, r25
     908:	31 f5       	brne	.+76     	; 0x956 <udc_process_setup+0x396>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     90a:	80 91 27 21 	lds	r24, 0x2127
     90e:	90 91 28 21 	lds	r25, 0x2128
     912:	89 2b       	or	r24, r25
     914:	01 f5       	brne	.+64     	; 0x956 <udc_process_setup+0x396>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     916:	80 91 29 21 	lds	r24, 0x2129
     91a:	d6 d4       	rcall	.+2476   	; 0x12c8 <udd_ep_clear_halt>
     91c:	1a c0       	rjmp	.+52     	; 0x952 <udc_process_setup+0x392>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     91e:	80 91 2b 21 	lds	r24, 0x212B
     922:	90 91 2c 21 	lds	r25, 0x212C
     926:	89 2b       	or	r24, r25
     928:	b1 f4       	brne	.+44     	; 0x956 <udc_process_setup+0x396>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     92a:	80 91 27 21 	lds	r24, 0x2127
     92e:	90 91 28 21 	lds	r25, 0x2128
     932:	89 2b       	or	r24, r25
     934:	81 f4       	brne	.+32     	; 0x956 <udc_process_setup+0x396>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
     936:	c5 e2       	ldi	r28, 0x25	; 37
     938:	d1 e2       	ldi	r29, 0x21	; 33
     93a:	8c 81       	ldd	r24, Y+4	; 0x04
     93c:	07 d5       	rcall	.+2574   	; 0x134c <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     93e:	8c 81       	ldd	r24, Y+4	; 0x04
     940:	6a d5       	rcall	.+2772   	; 0x1416 <udd_ep_set_halt>
     942:	07 c0       	rjmp	.+14     	; 0x952 <udc_process_setup+0x392>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
     944:	80 e0       	ldi	r24, 0x00	; 0
     946:	05 c0       	rjmp	.+10     	; 0x952 <udc_process_setup+0x392>
				break;
			}
		}
#endif
	}
	return false;
     948:	80 e0       	ldi	r24, 0x00	; 0
     94a:	03 c0       	rjmp	.+6      	; 0x952 <udc_process_setup+0x392>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
     94c:	80 e0       	ldi	r24, 0x00	; 0
     94e:	01 c0       	rjmp	.+2      	; 0x952 <udc_process_setup+0x392>
				break;
			}
		}
#endif
	}
	return false;
     950:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
     952:	81 11       	cpse	r24, r1
     954:	86 c0       	rjmp	.+268    	; 0xa62 <udc_process_setup+0x4a2>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
     956:	80 91 25 21 	lds	r24, 0x2125
     95a:	8f 71       	andi	r24, 0x1F	; 31
     95c:	81 30       	cpi	r24, 0x01	; 1
     95e:	71 f5       	brne	.+92     	; 0x9bc <udc_process_setup+0x3fc>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     960:	80 91 92 20 	lds	r24, 0x2092
     964:	88 23       	and	r24, r24
     966:	51 f1       	breq	.+84     	; 0x9bc <udc_process_setup+0x3fc>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     968:	00 91 29 21 	lds	r16, 0x2129
     96c:	10 91 2a 21 	lds	r17, 0x212A
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     970:	c0 91 90 20 	lds	r28, 0x2090
     974:	d0 91 91 20 	lds	r29, 0x2091
     978:	e8 81       	ld	r30, Y
     97a:	f9 81       	ldd	r31, Y+1	; 0x01
     97c:	84 81       	ldd	r24, Z+4	; 0x04
     97e:	08 17       	cp	r16, r24
     980:	e8 f4       	brcc	.+58     	; 0x9bc <udc_process_setup+0x3fc>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     982:	60 e0       	ldi	r22, 0x00	; 0
     984:	80 2f       	mov	r24, r16
     986:	13 dd       	rcall	.-1498   	; 0x3ae <udc_update_iface_desc>
     988:	88 23       	and	r24, r24
     98a:	c1 f0       	breq	.+48     	; 0x9bc <udc_process_setup+0x3fc>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     98c:	f8 01       	movw	r30, r16
     98e:	ff 27       	eor	r31, r31
     990:	cf 01       	movw	r24, r30
     992:	88 0f       	add	r24, r24
     994:	99 1f       	adc	r25, r25
     996:	ea 81       	ldd	r30, Y+2	; 0x02
     998:	fb 81       	ldd	r31, Y+3	; 0x03
     99a:	e8 0f       	add	r30, r24
     99c:	f9 1f       	adc	r31, r25
     99e:	c0 81       	ld	r28, Z
     9a0:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     9a2:	ee 81       	ldd	r30, Y+6	; 0x06
     9a4:	ff 81       	ldd	r31, Y+7	; 0x07
     9a6:	19 95       	eicall
     9a8:	68 2f       	mov	r22, r24
     9aa:	80 2f       	mov	r24, r16
     9ac:	00 dd       	rcall	.-1536   	; 0x3ae <udc_update_iface_desc>
     9ae:	88 23       	and	r24, r24
     9b0:	29 f0       	breq	.+10     	; 0x9bc <udc_process_setup+0x3fc>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
     9b2:	ec 81       	ldd	r30, Y+4	; 0x04
     9b4:	fd 81       	ldd	r31, Y+5	; 0x05
     9b6:	19 95       	eicall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
     9b8:	81 11       	cpse	r24, r1
     9ba:	53 c0       	rjmp	.+166    	; 0xa62 <udc_process_setup+0x4a2>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
     9bc:	80 91 25 21 	lds	r24, 0x2125
     9c0:	8f 71       	andi	r24, 0x1F	; 31
     9c2:	82 30       	cpi	r24, 0x02	; 2
     9c4:	09 f0       	breq	.+2      	; 0x9c8 <udc_process_setup+0x408>
     9c6:	40 c0       	rjmp	.+128    	; 0xa48 <udc_process_setup+0x488>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     9c8:	80 91 92 20 	lds	r24, 0x2092
     9cc:	88 23       	and	r24, r24
     9ce:	b1 f1       	breq	.+108    	; 0xa3c <udc_process_setup+0x47c>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     9d0:	a0 91 90 20 	lds	r26, 0x2090
     9d4:	b0 91 91 20 	lds	r27, 0x2091
     9d8:	ed 91       	ld	r30, X+
     9da:	fc 91       	ld	r31, X
     9dc:	11 97       	sbiw	r26, 0x01	; 1
     9de:	84 81       	ldd	r24, Z+4	; 0x04
     9e0:	88 23       	and	r24, r24
     9e2:	71 f1       	breq	.+92     	; 0xa40 <udc_process_setup+0x480>
     9e4:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
     9e6:	ec 2f       	mov	r30, r28
     9e8:	f0 e0       	ldi	r31, 0x00	; 0
     9ea:	ee 0f       	add	r30, r30
     9ec:	ff 1f       	adc	r31, r31
     9ee:	12 96       	adiw	r26, 0x02	; 2
     9f0:	8d 91       	ld	r24, X+
     9f2:	9c 91       	ld	r25, X
     9f4:	13 97       	sbiw	r26, 0x03	; 3
     9f6:	e8 0f       	add	r30, r24
     9f8:	f9 1f       	adc	r31, r25
     9fa:	00 81       	ld	r16, Z
     9fc:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     9fe:	d8 01       	movw	r26, r16
     a00:	16 96       	adiw	r26, 0x06	; 6
     a02:	ed 91       	ld	r30, X+
     a04:	fc 91       	ld	r31, X
     a06:	17 97       	sbiw	r26, 0x07	; 7
     a08:	19 95       	eicall
     a0a:	68 2f       	mov	r22, r24
     a0c:	8c 2f       	mov	r24, r28
     a0e:	cf dc       	rcall	.-1634   	; 0x3ae <udc_update_iface_desc>
     a10:	88 23       	and	r24, r24
     a12:	39 f1       	breq	.+78     	; 0xa62 <udc_process_setup+0x4a2>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
     a14:	d8 01       	movw	r26, r16
     a16:	14 96       	adiw	r26, 0x04	; 4
     a18:	ed 91       	ld	r30, X+
     a1a:	fc 91       	ld	r31, X
     a1c:	15 97       	sbiw	r26, 0x05	; 5
     a1e:	19 95       	eicall
     a20:	81 11       	cpse	r24, r1
     a22:	1f c0       	rjmp	.+62     	; 0xa62 <udc_process_setup+0x4a2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     a24:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     a26:	a0 91 90 20 	lds	r26, 0x2090
     a2a:	b0 91 91 20 	lds	r27, 0x2091
     a2e:	ed 91       	ld	r30, X+
     a30:	fc 91       	ld	r31, X
     a32:	11 97       	sbiw	r26, 0x01	; 1
     a34:	94 81       	ldd	r25, Z+4	; 0x04
     a36:	c9 17       	cp	r28, r25
     a38:	b0 f2       	brcs	.-84     	; 0x9e6 <udc_process_setup+0x426>
     a3a:	13 c0       	rjmp	.+38     	; 0xa62 <udc_process_setup+0x4a2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
     a3c:	80 e0       	ldi	r24, 0x00	; 0
     a3e:	11 c0       	rjmp	.+34     	; 0xa62 <udc_process_setup+0x4a2>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
     a40:	80 e0       	ldi	r24, 0x00	; 0
     a42:	0f c0       	rjmp	.+30     	; 0xa62 <udc_process_setup+0x4a2>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	0d c0       	rjmp	.+26     	; 0xa62 <udc_process_setup+0x4a2>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
     a48:	80 e0       	ldi	r24, 0x00	; 0
     a4a:	0b c0       	rjmp	.+22     	; 0xa62 <udc_process_setup+0x4a2>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     a4c:	98 2f       	mov	r25, r24
     a4e:	90 76       	andi	r25, 0x60	; 96
     a50:	09 f0       	breq	.+2      	; 0xa54 <udc_process_setup+0x494>
     a52:	81 cf       	rjmp	.-254    	; 0x956 <udc_process_setup+0x396>
     a54:	a7 ce       	rjmp	.-690    	; 0x7a4 <udc_process_setup+0x1e4>
     a56:	98 2f       	mov	r25, r24
     a58:	90 76       	andi	r25, 0x60	; 96
     a5a:	09 f0       	breq	.+2      	; 0xa5e <udc_process_setup+0x49e>
     a5c:	7c cf       	rjmp	.-264    	; 0x956 <udc_process_setup+0x396>
     a5e:	c9 cd       	rjmp	.-1134   	; 0x5f2 <udc_process_setup+0x32>
		if (udc_reqstd()) {
			return true;
     a60:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
     a62:	df 91       	pop	r29
     a64:	cf 91       	pop	r28
     a66:	1f 91       	pop	r17
     a68:	0f 91       	pop	r16
     a6a:	08 95       	ret

00000a6c <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
     a6c:	81 11       	cpse	r24, r1
     a6e:	22 c0       	rjmp	.+68     	; 0xab4 <udd_sleep_mode+0x48>
     a70:	90 91 24 21 	lds	r25, 0x2124
     a74:	99 23       	and	r25, r25
     a76:	d9 f0       	breq	.+54     	; 0xaae <udd_sleep_mode+0x42>
     a78:	90 91 36 21 	lds	r25, 0x2136
     a7c:	91 11       	cpse	r25, r1
     a7e:	01 c0       	rjmp	.+2      	; 0xa82 <udd_sleep_mode+0x16>
     a80:	ff cf       	rjmp	.-2      	; 0xa80 <udd_sleep_mode+0x14>
     a82:	2f b7       	in	r18, 0x3f	; 63
     a84:	f8 94       	cli
     a86:	e5 e3       	ldi	r30, 0x35	; 53
     a88:	f1 e2       	ldi	r31, 0x21	; 33
     a8a:	91 81       	ldd	r25, Z+1	; 0x01
     a8c:	91 50       	subi	r25, 0x01	; 1
     a8e:	91 83       	std	Z+1, r25	; 0x01
     a90:	2f bf       	out	0x3f, r18	; 63
     a92:	0d c0       	rjmp	.+26     	; 0xaae <udd_sleep_mode+0x42>
     a94:	90 91 36 21 	lds	r25, 0x2136
     a98:	9f 3f       	cpi	r25, 0xFF	; 255
     a9a:	09 f4       	brne	.+2      	; 0xa9e <udd_sleep_mode+0x32>
     a9c:	ff cf       	rjmp	.-2      	; 0xa9c <udd_sleep_mode+0x30>
     a9e:	2f b7       	in	r18, 0x3f	; 63
     aa0:	f8 94       	cli
     aa2:	e5 e3       	ldi	r30, 0x35	; 53
     aa4:	f1 e2       	ldi	r31, 0x21	; 33
     aa6:	91 81       	ldd	r25, Z+1	; 0x01
     aa8:	9f 5f       	subi	r25, 0xFF	; 255
     aaa:	91 83       	std	Z+1, r25	; 0x01
     aac:	2f bf       	out	0x3f, r18	; 63
     aae:	80 93 24 21 	sts	0x2124, r24
     ab2:	08 95       	ret
     ab4:	90 91 24 21 	lds	r25, 0x2124
     ab8:	99 23       	and	r25, r25
     aba:	61 f3       	breq	.-40     	; 0xa94 <udd_sleep_mode+0x28>
     abc:	f8 cf       	rjmp	.-16     	; 0xaae <udd_sleep_mode+0x42>

00000abe <udd_ctrl_init>:
     abe:	0f 93       	push	r16
     ac0:	e8 ec       	ldi	r30, 0xC8	; 200
     ac2:	f4 e0       	ldi	r31, 0x04	; 4
     ac4:	80 81       	ld	r24, Z
     ac6:	8f 7d       	andi	r24, 0xDF	; 223
     ac8:	80 83       	st	Z, r24
     aca:	80 81       	ld	r24, Z
     acc:	8f 7d       	andi	r24, 0xDF	; 223
     ace:	80 83       	st	Z, r24
     ad0:	e8 e0       	ldi	r30, 0x08	; 8
     ad2:	f1 e2       	ldi	r31, 0x21	; 33
     ad4:	02 e0       	ldi	r16, 0x02	; 2
     ad6:	05 93       	las	Z, r16
     ad8:	10 92 0a 21 	sts	0x210A, r1
     adc:	10 92 0b 21 	sts	0x210B, r1
     ae0:	00 e2       	ldi	r16, 0x20	; 32
     ae2:	06 93       	lac	Z, r16
     ae4:	00 e4       	ldi	r16, 0x40	; 64
     ae6:	06 93       	lac	Z, r16
     ae8:	e0 e0       	ldi	r30, 0x00	; 0
     aea:	f1 e2       	ldi	r31, 0x21	; 33
     aec:	00 e2       	ldi	r16, 0x20	; 32
     aee:	06 93       	lac	Z, r16
     af0:	00 e4       	ldi	r16, 0x40	; 64
     af2:	06 93       	lac	Z, r16
     af4:	e5 e2       	ldi	r30, 0x25	; 37
     af6:	f1 e2       	ldi	r31, 0x21	; 33
     af8:	14 86       	std	Z+12, r1	; 0x0c
     afa:	15 86       	std	Z+13, r1	; 0x0d
     afc:	16 86       	std	Z+14, r1	; 0x0e
     afe:	17 86       	std	Z+15, r1	; 0x0f
     b00:	12 86       	std	Z+10, r1	; 0x0a
     b02:	13 86       	std	Z+11, r1	; 0x0b
     b04:	10 92 f7 20 	sts	0x20F7, r1
     b08:	0f 91       	pop	r16
     b0a:	08 95       	ret

00000b0c <udd_ctrl_stall_data>:
     b0c:	0f 93       	push	r16
     b0e:	85 e0       	ldi	r24, 0x05	; 5
     b10:	80 93 f7 20 	sts	0x20F7, r24
     b14:	e9 e0       	ldi	r30, 0x09	; 9
     b16:	f1 e2       	ldi	r31, 0x21	; 33
     b18:	04 e0       	ldi	r16, 0x04	; 4
     b1a:	05 93       	las	Z, r16
     b1c:	e1 e0       	ldi	r30, 0x01	; 1
     b1e:	f1 e2       	ldi	r31, 0x21	; 33
     b20:	04 e0       	ldi	r16, 0x04	; 4
     b22:	05 93       	las	Z, r16
     b24:	0f 91       	pop	r16
     b26:	08 95       	ret

00000b28 <udd_ctrl_send_zlp_in>:
     b28:	0f 93       	push	r16
     b2a:	83 e0       	ldi	r24, 0x03	; 3
     b2c:	80 93 f7 20 	sts	0x20F7, r24
     b30:	10 92 0a 21 	sts	0x210A, r1
     b34:	10 92 0b 21 	sts	0x210B, r1
     b38:	e8 e0       	ldi	r30, 0x08	; 8
     b3a:	f1 e2       	ldi	r31, 0x21	; 33
     b3c:	02 e0       	ldi	r16, 0x02	; 2
     b3e:	06 93       	lac	Z, r16
     b40:	0f 91       	pop	r16
     b42:	08 95       	ret

00000b44 <udd_ctrl_endofrequest>:
     b44:	e0 91 31 21 	lds	r30, 0x2131
     b48:	f0 91 32 21 	lds	r31, 0x2132
     b4c:	30 97       	sbiw	r30, 0x00	; 0
     b4e:	09 f0       	breq	.+2      	; 0xb52 <udd_ctrl_endofrequest+0xe>
     b50:	19 95       	eicall
     b52:	08 95       	ret

00000b54 <udd_ctrl_in_sent>:
     b54:	0f 93       	push	r16
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
     b5a:	80 91 f7 20 	lds	r24, 0x20F7
     b5e:	83 30       	cpi	r24, 0x03	; 3
     b60:	19 f4       	brne	.+6      	; 0xb68 <udd_ctrl_in_sent+0x14>
     b62:	f0 df       	rcall	.-32     	; 0xb44 <udd_ctrl_endofrequest>
     b64:	ac df       	rcall	.-168    	; 0xabe <udd_ctrl_init>
     b66:	5e c0       	rjmp	.+188    	; 0xc24 <udd_ctrl_in_sent+0xd0>
     b68:	80 91 f3 20 	lds	r24, 0x20F3
     b6c:	90 91 f4 20 	lds	r25, 0x20F4
     b70:	c0 91 2f 21 	lds	r28, 0x212F
     b74:	d0 91 30 21 	lds	r29, 0x2130
     b78:	c8 1b       	sub	r28, r24
     b7a:	d9 0b       	sbc	r29, r25
     b7c:	71 f5       	brne	.+92     	; 0xbda <udd_ctrl_in_sent+0x86>
     b7e:	20 91 f5 20 	lds	r18, 0x20F5
     b82:	30 91 f6 20 	lds	r19, 0x20F6
     b86:	82 0f       	add	r24, r18
     b88:	93 1f       	adc	r25, r19
     b8a:	80 93 f5 20 	sts	0x20F5, r24
     b8e:	90 93 f6 20 	sts	0x20F6, r25
     b92:	20 91 2b 21 	lds	r18, 0x212B
     b96:	30 91 2c 21 	lds	r19, 0x212C
     b9a:	82 17       	cp	r24, r18
     b9c:	93 07       	cpc	r25, r19
     b9e:	21 f0       	breq	.+8      	; 0xba8 <udd_ctrl_in_sent+0x54>
     ba0:	80 91 98 20 	lds	r24, 0x2098
     ba4:	88 23       	and	r24, r24
     ba6:	41 f0       	breq	.+16     	; 0xbb8 <udd_ctrl_in_sent+0x64>
     ba8:	84 e0       	ldi	r24, 0x04	; 4
     baa:	80 93 f7 20 	sts	0x20F7, r24
     bae:	e0 e0       	ldi	r30, 0x00	; 0
     bb0:	f1 e2       	ldi	r31, 0x21	; 33
     bb2:	02 e0       	ldi	r16, 0x02	; 2
     bb4:	06 93       	lac	Z, r16
     bb6:	36 c0       	rjmp	.+108    	; 0xc24 <udd_ctrl_in_sent+0xd0>
     bb8:	e0 91 33 21 	lds	r30, 0x2133
     bbc:	f0 91 34 21 	lds	r31, 0x2134
     bc0:	30 97       	sbiw	r30, 0x00	; 0
     bc2:	99 f0       	breq	.+38     	; 0xbea <udd_ctrl_in_sent+0x96>
     bc4:	19 95       	eicall
     bc6:	88 23       	and	r24, r24
     bc8:	81 f0       	breq	.+32     	; 0xbea <udd_ctrl_in_sent+0x96>
     bca:	10 92 f3 20 	sts	0x20F3, r1
     bce:	10 92 f4 20 	sts	0x20F4, r1
     bd2:	c0 91 2f 21 	lds	r28, 0x212F
     bd6:	d0 91 30 21 	lds	r29, 0x2130
     bda:	c8 30       	cpi	r28, 0x08	; 8
     bdc:	d1 05       	cpc	r29, r1
     bde:	28 f0       	brcs	.+10     	; 0xbea <udd_ctrl_in_sent+0x96>
     be0:	10 92 98 20 	sts	0x2098, r1
     be4:	c8 e0       	ldi	r28, 0x08	; 8
     be6:	d0 e0       	ldi	r29, 0x00	; 0
     be8:	03 c0       	rjmp	.+6      	; 0xbf0 <udd_ctrl_in_sent+0x9c>
     bea:	81 e0       	ldi	r24, 0x01	; 1
     bec:	80 93 98 20 	sts	0x2098, r24
     bf0:	e8 ef       	ldi	r30, 0xF8	; 248
     bf2:	f0 e2       	ldi	r31, 0x20	; 32
     bf4:	c2 8b       	std	Z+18, r28	; 0x12
     bf6:	d3 8b       	std	Z+19, r29	; 0x13
     bf8:	80 91 f3 20 	lds	r24, 0x20F3
     bfc:	90 91 f4 20 	lds	r25, 0x20F4
     c00:	20 91 2d 21 	lds	r18, 0x212D
     c04:	30 91 2e 21 	lds	r19, 0x212E
     c08:	28 0f       	add	r18, r24
     c0a:	39 1f       	adc	r19, r25
     c0c:	24 8b       	std	Z+20, r18	; 0x14
     c0e:	35 8b       	std	Z+21, r19	; 0x15
     c10:	c8 0f       	add	r28, r24
     c12:	d9 1f       	adc	r29, r25
     c14:	c0 93 f3 20 	sts	0x20F3, r28
     c18:	d0 93 f4 20 	sts	0x20F4, r29
     c1c:	e8 e0       	ldi	r30, 0x08	; 8
     c1e:	f1 e2       	ldi	r31, 0x21	; 33
     c20:	02 e0       	ldi	r16, 0x02	; 2
     c22:	06 93       	lac	Z, r16
     c24:	df 91       	pop	r29
     c26:	cf 91       	pop	r28
     c28:	0f 91       	pop	r16
     c2a:	08 95       	ret

00000c2c <udd_ep_get_size>:
     c2c:	fc 01       	movw	r30, r24
     c2e:	81 81       	ldd	r24, Z+1	; 0x01
     c30:	e8 2f       	mov	r30, r24
     c32:	e7 70       	andi	r30, 0x07	; 7
     c34:	8e 2f       	mov	r24, r30
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	fc 01       	movw	r30, r24
     c3a:	31 97       	sbiw	r30, 0x01	; 1
     c3c:	e7 30       	cpi	r30, 0x07	; 7
     c3e:	f1 05       	cpc	r31, r1
     c40:	d0 f4       	brcc	.+52     	; 0xc76 <udd_ep_get_size+0x4a>
     c42:	88 27       	eor	r24, r24
     c44:	e2 50       	subi	r30, 0x02	; 2
     c46:	ff 4f       	sbci	r31, 0xFF	; 255
     c48:	8f 4f       	sbci	r24, 0xFF	; 255
     c4a:	24 c7       	rjmp	.+3656   	; 0x1a94 <__tablejump2__>
     c4c:	80 e1       	ldi	r24, 0x10	; 16
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	08 95       	ret
     c52:	80 e2       	ldi	r24, 0x20	; 32
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	08 95       	ret
     c58:	80 e4       	ldi	r24, 0x40	; 64
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	08 95       	ret
     c5e:	80 e8       	ldi	r24, 0x80	; 128
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	08 95       	ret
     c64:	80 e0       	ldi	r24, 0x00	; 0
     c66:	91 e0       	ldi	r25, 0x01	; 1
     c68:	08 95       	ret
     c6a:	80 e0       	ldi	r24, 0x00	; 0
     c6c:	92 e0       	ldi	r25, 0x02	; 2
     c6e:	08 95       	ret
     c70:	8f ef       	ldi	r24, 0xFF	; 255
     c72:	93 e0       	ldi	r25, 0x03	; 3
     c74:	08 95       	ret
     c76:	88 e0       	ldi	r24, 0x08	; 8
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	08 95       	ret

00000c7c <udd_ep_get_job>:
     c7c:	28 2f       	mov	r18, r24
     c7e:	2f 70       	andi	r18, 0x0F	; 15
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	22 0f       	add	r18, r18
     c84:	33 1f       	adc	r19, r19
     c86:	08 2e       	mov	r0, r24
     c88:	00 0c       	add	r0, r0
     c8a:	99 0b       	sbc	r25, r25
     c8c:	88 27       	eor	r24, r24
     c8e:	99 0f       	add	r25, r25
     c90:	88 1f       	adc	r24, r24
     c92:	99 27       	eor	r25, r25
     c94:	82 0f       	add	r24, r18
     c96:	93 1f       	adc	r25, r19
     c98:	02 97       	sbiw	r24, 0x02	; 2
     c9a:	9c 01       	movw	r18, r24
     c9c:	22 0f       	add	r18, r18
     c9e:	33 1f       	adc	r19, r19
     ca0:	22 0f       	add	r18, r18
     ca2:	33 1f       	adc	r19, r19
     ca4:	22 0f       	add	r18, r18
     ca6:	33 1f       	adc	r19, r19
     ca8:	82 0f       	add	r24, r18
     caa:	93 1f       	adc	r25, r19
     cac:	87 52       	subi	r24, 0x27	; 39
     cae:	9f 4d       	sbci	r25, 0xDF	; 223
     cb0:	08 95       	ret

00000cb2 <udd_ctrl_interrupt_tc_setup>:
     cb2:	0f 93       	push	r16
     cb4:	cf 93       	push	r28
     cb6:	80 91 cc 04 	lds	r24, 0x04CC
     cba:	80 ff       	sbrs	r24, 0
     cbc:	62 c0       	rjmp	.+196    	; 0xd82 <udd_ctrl_interrupt_tc_setup+0xd0>
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	80 93 cc 04 	sts	0x04CC, r24
     cc4:	e0 e0       	ldi	r30, 0x00	; 0
     cc6:	f1 e2       	ldi	r31, 0x21	; 33
     cc8:	00 e8       	ldi	r16, 0x80	; 128
     cca:	06 93       	lac	Z, r16
     ccc:	e8 e0       	ldi	r30, 0x08	; 8
     cce:	f1 e2       	ldi	r31, 0x21	; 33
     cd0:	00 e8       	ldi	r16, 0x80	; 128
     cd2:	06 93       	lac	Z, r16
     cd4:	80 93 ca 04 	sts	0x04CA, r24
     cd8:	e0 e0       	ldi	r30, 0x00	; 0
     cda:	f1 e2       	ldi	r31, 0x21	; 33
     cdc:	00 e1       	ldi	r16, 0x10	; 16
     cde:	06 93       	lac	Z, r16
     ce0:	80 91 f7 20 	lds	r24, 0x20F7
     ce4:	88 23       	and	r24, r24
     ce6:	29 f0       	breq	.+10     	; 0xcf2 <udd_ctrl_interrupt_tc_setup+0x40>
     ce8:	83 50       	subi	r24, 0x03	; 3
     cea:	82 30       	cpi	r24, 0x02	; 2
     cec:	08 f4       	brcc	.+2      	; 0xcf0 <udd_ctrl_interrupt_tc_setup+0x3e>
     cee:	2a df       	rcall	.-428    	; 0xb44 <udd_ctrl_endofrequest>
     cf0:	e6 de       	rcall	.-564    	; 0xabe <udd_ctrl_init>
     cf2:	80 91 02 21 	lds	r24, 0x2102
     cf6:	90 91 03 21 	lds	r25, 0x2103
     cfa:	08 97       	sbiw	r24, 0x08	; 8
     cfc:	09 f0       	breq	.+2      	; 0xd00 <udd_ctrl_interrupt_tc_setup+0x4e>
     cfe:	43 c0       	rjmp	.+134    	; 0xd86 <udd_ctrl_interrupt_tc_setup+0xd4>
     d00:	88 e0       	ldi	r24, 0x08	; 8
     d02:	eb ee       	ldi	r30, 0xEB	; 235
     d04:	f0 e2       	ldi	r31, 0x20	; 32
     d06:	a5 e2       	ldi	r26, 0x25	; 37
     d08:	b1 e2       	ldi	r27, 0x21	; 33
     d0a:	01 90       	ld	r0, Z+
     d0c:	0d 92       	st	X+, r0
     d0e:	8a 95       	dec	r24
     d10:	e1 f7       	brne	.-8      	; 0xd0a <udd_ctrl_interrupt_tc_setup+0x58>
     d12:	e8 ec       	ldi	r30, 0xC8	; 200
     d14:	f4 e0       	ldi	r31, 0x04	; 4
     d16:	80 81       	ld	r24, Z
     d18:	80 62       	ori	r24, 0x20	; 32
     d1a:	80 83       	st	Z, r24
     d1c:	80 81       	ld	r24, Z
     d1e:	80 62       	ori	r24, 0x20	; 32
     d20:	80 83       	st	Z, r24
     d22:	4e dc       	rcall	.-1892   	; 0x5c0 <udc_process_setup>
     d24:	c8 2f       	mov	r28, r24
     d26:	81 11       	cpse	r24, r1
     d28:	03 c0       	rjmp	.+6      	; 0xd30 <udd_ctrl_interrupt_tc_setup+0x7e>
     d2a:	f0 de       	rcall	.-544    	; 0xb0c <udd_ctrl_stall_data>
     d2c:	c1 e0       	ldi	r28, 0x01	; 1
     d2e:	2c c0       	rjmp	.+88     	; 0xd88 <udd_ctrl_interrupt_tc_setup+0xd6>
     d30:	80 91 25 21 	lds	r24, 0x2125
     d34:	88 23       	and	r24, r24
     d36:	6c f4       	brge	.+26     	; 0xd52 <udd_ctrl_interrupt_tc_setup+0xa0>
     d38:	10 92 f5 20 	sts	0x20F5, r1
     d3c:	10 92 f6 20 	sts	0x20F6, r1
     d40:	10 92 f3 20 	sts	0x20F3, r1
     d44:	10 92 f4 20 	sts	0x20F4, r1
     d48:	82 e0       	ldi	r24, 0x02	; 2
     d4a:	80 93 f7 20 	sts	0x20F7, r24
     d4e:	02 df       	rcall	.-508    	; 0xb54 <udd_ctrl_in_sent>
     d50:	1b c0       	rjmp	.+54     	; 0xd88 <udd_ctrl_interrupt_tc_setup+0xd6>
     d52:	80 91 2b 21 	lds	r24, 0x212B
     d56:	90 91 2c 21 	lds	r25, 0x212C
     d5a:	89 2b       	or	r24, r25
     d5c:	11 f4       	brne	.+4      	; 0xd62 <udd_ctrl_interrupt_tc_setup+0xb0>
     d5e:	e4 de       	rcall	.-568    	; 0xb28 <udd_ctrl_send_zlp_in>
     d60:	13 c0       	rjmp	.+38     	; 0xd88 <udd_ctrl_interrupt_tc_setup+0xd6>
     d62:	10 92 f5 20 	sts	0x20F5, r1
     d66:	10 92 f6 20 	sts	0x20F6, r1
     d6a:	10 92 f3 20 	sts	0x20F3, r1
     d6e:	10 92 f4 20 	sts	0x20F4, r1
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	80 93 f7 20 	sts	0x20F7, r24
     d78:	e0 e0       	ldi	r30, 0x00	; 0
     d7a:	f1 e2       	ldi	r31, 0x21	; 33
     d7c:	02 e0       	ldi	r16, 0x02	; 2
     d7e:	06 93       	lac	Z, r16
     d80:	03 c0       	rjmp	.+6      	; 0xd88 <udd_ctrl_interrupt_tc_setup+0xd6>
     d82:	c0 e0       	ldi	r28, 0x00	; 0
     d84:	01 c0       	rjmp	.+2      	; 0xd88 <udd_ctrl_interrupt_tc_setup+0xd6>
     d86:	c1 e0       	ldi	r28, 0x01	; 1
     d88:	8c 2f       	mov	r24, r28
     d8a:	cf 91       	pop	r28
     d8c:	0f 91       	pop	r16
     d8e:	08 95       	ret

00000d90 <udd_ep_trans_complet>:
     d90:	8f 92       	push	r8
     d92:	9f 92       	push	r9
     d94:	af 92       	push	r10
     d96:	bf 92       	push	r11
     d98:	df 92       	push	r13
     d9a:	ef 92       	push	r14
     d9c:	ff 92       	push	r15
     d9e:	0f 93       	push	r16
     da0:	1f 93       	push	r17
     da2:	cf 93       	push	r28
     da4:	df 93       	push	r29
     da6:	d8 2e       	mov	r13, r24
     da8:	69 df       	rcall	.-302    	; 0xc7c <udd_ep_get_job>
     daa:	8c 01       	movw	r16, r24
     dac:	bd 2c       	mov	r11, r13
     dae:	bb 1c       	adc	r11, r11
     db0:	bb 24       	eor	r11, r11
     db2:	bb 1c       	adc	r11, r11
     db4:	cd 2d       	mov	r28, r13
     db6:	cf 70       	andi	r28, 0x0F	; 15
     db8:	d0 e0       	ldi	r29, 0x00	; 0
     dba:	cc 0f       	add	r28, r28
     dbc:	dd 1f       	adc	r29, r29
     dbe:	cb 0d       	add	r28, r11
     dc0:	d1 1d       	adc	r29, r1
     dc2:	ce 01       	movw	r24, r28
     dc4:	88 0f       	add	r24, r24
     dc6:	99 1f       	adc	r25, r25
     dc8:	88 0f       	add	r24, r24
     dca:	99 1f       	adc	r25, r25
     dcc:	88 0f       	add	r24, r24
     dce:	99 1f       	adc	r25, r25
     dd0:	9c 01       	movw	r18, r24
     dd2:	20 50       	subi	r18, 0x00	; 0
     dd4:	3f 4d       	sbci	r19, 0xDF	; 223
     dd6:	79 01       	movw	r14, r18
     dd8:	c9 01       	movw	r24, r18
     dda:	28 df       	rcall	.-432    	; 0xc2c <udd_ep_get_size>
     ddc:	4c 01       	movw	r8, r24
     dde:	bb 20       	and	r11, r11
     de0:	09 f4       	brne	.+2      	; 0xde4 <udd_ep_trans_complet+0x54>
     de2:	70 c0       	rjmp	.+224    	; 0xec4 <udd_ep_trans_complet+0x134>
     de4:	fe 01       	movw	r30, r28
     de6:	ee 0f       	add	r30, r30
     de8:	ff 1f       	adc	r31, r31
     dea:	ee 0f       	add	r30, r30
     dec:	ff 1f       	adc	r31, r31
     dee:	ee 0f       	add	r30, r30
     df0:	ff 1f       	adc	r31, r31
     df2:	e8 50       	subi	r30, 0x08	; 8
     df4:	ff 4d       	sbci	r31, 0xDF	; 223
     df6:	26 85       	ldd	r18, Z+14	; 0x0e
     df8:	37 85       	ldd	r19, Z+15	; 0x0f
     dfa:	d8 01       	movw	r26, r16
     dfc:	15 96       	adiw	r26, 0x05	; 5
     dfe:	8d 91       	ld	r24, X+
     e00:	9c 91       	ld	r25, X
     e02:	16 97       	sbiw	r26, 0x06	; 6
     e04:	82 0f       	add	r24, r18
     e06:	93 1f       	adc	r25, r19
     e08:	15 96       	adiw	r26, 0x05	; 5
     e0a:	8d 93       	st	X+, r24
     e0c:	9c 93       	st	X, r25
     e0e:	16 97       	sbiw	r26, 0x06	; 6
     e10:	13 96       	adiw	r26, 0x03	; 3
     e12:	2d 91       	ld	r18, X+
     e14:	3c 91       	ld	r19, X
     e16:	14 97       	sbiw	r26, 0x04	; 4
     e18:	82 17       	cp	r24, r18
     e1a:	93 07       	cpc	r25, r19
     e1c:	09 f4       	brne	.+2      	; 0xe20 <udd_ep_trans_complet+0x90>
     e1e:	3c c0       	rjmp	.+120    	; 0xe98 <udd_ep_trans_complet+0x108>
     e20:	28 1b       	sub	r18, r24
     e22:	39 0b       	sbc	r19, r25
     e24:	21 15       	cp	r18, r1
     e26:	b4 e0       	ldi	r27, 0x04	; 4
     e28:	3b 07       	cpc	r19, r27
     e2a:	38 f0       	brcs	.+14     	; 0xe3a <udd_ep_trans_complet+0xaa>
     e2c:	2f ef       	ldi	r18, 0xFF	; 255
     e2e:	33 e0       	ldi	r19, 0x03	; 3
     e30:	c9 01       	movw	r24, r18
     e32:	b4 01       	movw	r22, r8
     e34:	1b d6       	rcall	.+3126   	; 0x1a6c <__udivmodhi4>
     e36:	28 1b       	sub	r18, r24
     e38:	39 0b       	sbc	r19, r25
     e3a:	f8 01       	movw	r30, r16
     e3c:	80 81       	ld	r24, Z
     e3e:	81 ff       	sbrs	r24, 1
     e40:	09 c0       	rjmp	.+18     	; 0xe54 <udd_ep_trans_complet+0xc4>
     e42:	c9 01       	movw	r24, r18
     e44:	b4 01       	movw	r22, r8
     e46:	12 d6       	rcall	.+3108   	; 0x1a6c <__udivmodhi4>
     e48:	41 e0       	ldi	r20, 0x01	; 1
     e4a:	89 2b       	or	r24, r25
     e4c:	09 f0       	breq	.+2      	; 0xe50 <udd_ep_trans_complet+0xc0>
     e4e:	40 e0       	ldi	r20, 0x00	; 0
     e50:	84 2f       	mov	r24, r20
     e52:	01 c0       	rjmp	.+2      	; 0xe56 <udd_ep_trans_complet+0xc6>
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	d8 01       	movw	r26, r16
     e58:	9c 91       	ld	r25, X
     e5a:	80 fb       	bst	r24, 0
     e5c:	91 f9       	bld	r25, 1
     e5e:	9c 93       	st	X, r25
     e60:	cc 0f       	add	r28, r28
     e62:	dd 1f       	adc	r29, r29
     e64:	cc 0f       	add	r28, r28
     e66:	dd 1f       	adc	r29, r29
     e68:	cc 0f       	add	r28, r28
     e6a:	dd 1f       	adc	r29, r29
     e6c:	c8 50       	subi	r28, 0x08	; 8
     e6e:	df 4d       	sbci	r29, 0xDF	; 223
     e70:	1e 86       	std	Y+14, r1	; 0x0e
     e72:	1f 86       	std	Y+15, r1	; 0x0f
     e74:	2a 87       	std	Y+10, r18	; 0x0a
     e76:	3b 87       	std	Y+11, r19	; 0x0b
     e78:	11 96       	adiw	r26, 0x01	; 1
     e7a:	2d 91       	ld	r18, X+
     e7c:	3c 91       	ld	r19, X
     e7e:	12 97       	sbiw	r26, 0x02	; 2
     e80:	15 96       	adiw	r26, 0x05	; 5
     e82:	8d 91       	ld	r24, X+
     e84:	9c 91       	ld	r25, X
     e86:	16 97       	sbiw	r26, 0x06	; 6
     e88:	82 0f       	add	r24, r18
     e8a:	93 1f       	adc	r25, r19
     e8c:	8c 87       	std	Y+12, r24	; 0x0c
     e8e:	9d 87       	std	Y+13, r25	; 0x0d
     e90:	f7 01       	movw	r30, r14
     e92:	02 e0       	ldi	r16, 0x02	; 2
     e94:	06 93       	lac	Z, r16
     e96:	ca c0       	rjmp	.+404    	; 0x102c <udd_ep_trans_complet+0x29c>
     e98:	d8 01       	movw	r26, r16
     e9a:	8c 91       	ld	r24, X
     e9c:	81 ff       	sbrs	r24, 1
     e9e:	b3 c0       	rjmp	.+358    	; 0x1006 <udd_ep_trans_complet+0x276>
     ea0:	8d 7f       	andi	r24, 0xFD	; 253
     ea2:	8c 93       	st	X, r24
     ea4:	cc 0f       	add	r28, r28
     ea6:	dd 1f       	adc	r29, r29
     ea8:	cc 0f       	add	r28, r28
     eaa:	dd 1f       	adc	r29, r29
     eac:	cc 0f       	add	r28, r28
     eae:	dd 1f       	adc	r29, r29
     eb0:	c8 50       	subi	r28, 0x08	; 8
     eb2:	df 4d       	sbci	r29, 0xDF	; 223
     eb4:	1e 86       	std	Y+14, r1	; 0x0e
     eb6:	1f 86       	std	Y+15, r1	; 0x0f
     eb8:	1a 86       	std	Y+10, r1	; 0x0a
     eba:	1b 86       	std	Y+11, r1	; 0x0b
     ebc:	f7 01       	movw	r30, r14
     ebe:	02 e0       	ldi	r16, 0x02	; 2
     ec0:	06 93       	lac	Z, r16
     ec2:	b4 c0       	rjmp	.+360    	; 0x102c <udd_ep_trans_complet+0x29c>
     ec4:	fe 01       	movw	r30, r28
     ec6:	ee 0f       	add	r30, r30
     ec8:	ff 1f       	adc	r31, r31
     eca:	ee 0f       	add	r30, r30
     ecc:	ff 1f       	adc	r31, r31
     ece:	ee 0f       	add	r30, r30
     ed0:	ff 1f       	adc	r31, r31
     ed2:	e8 50       	subi	r30, 0x08	; 8
     ed4:	ff 4d       	sbci	r31, 0xDF	; 223
     ed6:	a2 84       	ldd	r10, Z+10	; 0x0a
     ed8:	b3 84       	ldd	r11, Z+11	; 0x0b
     eda:	d8 01       	movw	r26, r16
     edc:	8c 91       	ld	r24, X
     ede:	82 ff       	sbrs	r24, 2
     ee0:	19 c0       	rjmp	.+50     	; 0xf14 <udd_ep_trans_complet+0x184>
     ee2:	11 96       	adiw	r26, 0x01	; 1
     ee4:	ed 91       	ld	r30, X+
     ee6:	fc 91       	ld	r31, X
     ee8:	12 97       	sbiw	r26, 0x02	; 2
     eea:	15 96       	adiw	r26, 0x05	; 5
     eec:	2d 91       	ld	r18, X+
     eee:	3c 91       	ld	r19, X
     ef0:	16 97       	sbiw	r26, 0x06	; 6
     ef2:	13 96       	adiw	r26, 0x03	; 3
     ef4:	8d 91       	ld	r24, X+
     ef6:	9c 91       	ld	r25, X
     ef8:	14 97       	sbiw	r26, 0x04	; 4
     efa:	b4 01       	movw	r22, r8
     efc:	b7 d5       	rcall	.+2926   	; 0x1a6c <__udivmodhi4>
     efe:	b0 e4       	ldi	r27, 0x40	; 64
     f00:	db 9e       	mul	r13, r27
     f02:	b0 01       	movw	r22, r0
     f04:	11 24       	eor	r1, r1
     f06:	67 5a       	subi	r22, 0xA7	; 167
     f08:	7f 4d       	sbci	r23, 0xDF	; 223
     f0a:	ac 01       	movw	r20, r24
     f0c:	cf 01       	movw	r24, r30
     f0e:	82 0f       	add	r24, r18
     f10:	93 1f       	adc	r25, r19
     f12:	c8 d5       	rcall	.+2960   	; 0x1aa4 <memcpy>
     f14:	f8 01       	movw	r30, r16
     f16:	25 81       	ldd	r18, Z+5	; 0x05
     f18:	36 81       	ldd	r19, Z+6	; 0x06
     f1a:	2a 0d       	add	r18, r10
     f1c:	3b 1d       	adc	r19, r11
     f1e:	25 83       	std	Z+5, r18	; 0x05
     f20:	36 83       	std	Z+6, r19	; 0x06
     f22:	83 81       	ldd	r24, Z+3	; 0x03
     f24:	94 81       	ldd	r25, Z+4	; 0x04
     f26:	82 17       	cp	r24, r18
     f28:	93 07       	cpc	r25, r19
     f2a:	68 f4       	brcc	.+26     	; 0xf46 <udd_ep_trans_complet+0x1b6>
     f2c:	85 83       	std	Z+5, r24	; 0x05
     f2e:	96 83       	std	Z+6, r25	; 0x06
     f30:	cc 0f       	add	r28, r28
     f32:	dd 1f       	adc	r29, r29
     f34:	cc 0f       	add	r28, r28
     f36:	dd 1f       	adc	r29, r29
     f38:	cc 0f       	add	r28, r28
     f3a:	dd 1f       	adc	r29, r29
     f3c:	c8 50       	subi	r28, 0x08	; 8
     f3e:	df 4d       	sbci	r29, 0xDF	; 223
     f40:	8e 85       	ldd	r24, Y+14	; 0x0e
     f42:	9f 85       	ldd	r25, Y+15	; 0x0f
     f44:	60 c0       	rjmp	.+192    	; 0x1006 <udd_ep_trans_complet+0x276>
     f46:	fe 01       	movw	r30, r28
     f48:	ee 0f       	add	r30, r30
     f4a:	ff 1f       	adc	r31, r31
     f4c:	ee 0f       	add	r30, r30
     f4e:	ff 1f       	adc	r31, r31
     f50:	ee 0f       	add	r30, r30
     f52:	ff 1f       	adc	r31, r31
     f54:	e8 50       	subi	r30, 0x08	; 8
     f56:	ff 4d       	sbci	r31, 0xDF	; 223
     f58:	46 85       	ldd	r20, Z+14	; 0x0e
     f5a:	57 85       	ldd	r21, Z+15	; 0x0f
     f5c:	4a 15       	cp	r20, r10
     f5e:	5b 05       	cpc	r21, r11
     f60:	09 f0       	breq	.+2      	; 0xf64 <udd_ep_trans_complet+0x1d4>
     f62:	51 c0       	rjmp	.+162    	; 0x1006 <udd_ep_trans_complet+0x276>
     f64:	28 17       	cp	r18, r24
     f66:	39 07       	cpc	r19, r25
     f68:	09 f4       	brne	.+2      	; 0xf6c <udd_ep_trans_complet+0x1dc>
     f6a:	4d c0       	rjmp	.+154    	; 0x1006 <udd_ep_trans_complet+0x276>
     f6c:	ac 01       	movw	r20, r24
     f6e:	42 1b       	sub	r20, r18
     f70:	53 0b       	sbc	r21, r19
     f72:	9a 01       	movw	r18, r20
     f74:	21 15       	cp	r18, r1
     f76:	54 e0       	ldi	r21, 0x04	; 4
     f78:	35 07       	cpc	r19, r21
     f7a:	50 f0       	brcs	.+20     	; 0xf90 <udd_ep_trans_complet+0x200>
     f7c:	2f ef       	ldi	r18, 0xFF	; 255
     f7e:	33 e0       	ldi	r19, 0x03	; 3
     f80:	c9 01       	movw	r24, r18
     f82:	b4 01       	movw	r22, r8
     f84:	73 d5       	rcall	.+2790   	; 0x1a6c <__udivmodhi4>
     f86:	d9 01       	movw	r26, r18
     f88:	a8 1b       	sub	r26, r24
     f8a:	b9 0b       	sbc	r27, r25
     f8c:	cd 01       	movw	r24, r26
     f8e:	07 c0       	rjmp	.+14     	; 0xf9e <udd_ep_trans_complet+0x20e>
     f90:	c9 01       	movw	r24, r18
     f92:	b4 01       	movw	r22, r8
     f94:	6b d5       	rcall	.+2774   	; 0x1a6c <__udivmodhi4>
     f96:	f9 01       	movw	r30, r18
     f98:	e8 1b       	sub	r30, r24
     f9a:	f9 0b       	sbc	r31, r25
     f9c:	cf 01       	movw	r24, r30
     f9e:	fe 01       	movw	r30, r28
     fa0:	ee 0f       	add	r30, r30
     fa2:	ff 1f       	adc	r31, r31
     fa4:	ee 0f       	add	r30, r30
     fa6:	ff 1f       	adc	r31, r31
     fa8:	ee 0f       	add	r30, r30
     faa:	ff 1f       	adc	r31, r31
     fac:	e8 50       	subi	r30, 0x08	; 8
     fae:	ff 4d       	sbci	r31, 0xDF	; 223
     fb0:	12 86       	std	Z+10, r1	; 0x0a
     fb2:	13 86       	std	Z+11, r1	; 0x0b
     fb4:	88 15       	cp	r24, r8
     fb6:	99 05       	cpc	r25, r9
     fb8:	78 f4       	brcc	.+30     	; 0xfd8 <udd_ep_trans_complet+0x248>
     fba:	d8 01       	movw	r26, r16
     fbc:	8c 91       	ld	r24, X
     fbe:	84 60       	ori	r24, 0x04	; 4
     fc0:	8c 93       	st	X, r24
     fc2:	b0 e4       	ldi	r27, 0x40	; 64
     fc4:	db 9e       	mul	r13, r27
     fc6:	c0 01       	movw	r24, r0
     fc8:	11 24       	eor	r1, r1
     fca:	87 5a       	subi	r24, 0xA7	; 167
     fcc:	9f 4d       	sbci	r25, 0xDF	; 223
     fce:	84 87       	std	Z+12, r24	; 0x0c
     fd0:	95 87       	std	Z+13, r25	; 0x0d
     fd2:	86 86       	std	Z+14, r8	; 0x0e
     fd4:	97 86       	std	Z+15, r9	; 0x0f
     fd6:	13 c0       	rjmp	.+38     	; 0xffe <udd_ep_trans_complet+0x26e>
     fd8:	f8 01       	movw	r30, r16
     fda:	41 81       	ldd	r20, Z+1	; 0x01
     fdc:	52 81       	ldd	r21, Z+2	; 0x02
     fde:	25 81       	ldd	r18, Z+5	; 0x05
     fe0:	36 81       	ldd	r19, Z+6	; 0x06
     fe2:	24 0f       	add	r18, r20
     fe4:	35 1f       	adc	r19, r21
     fe6:	cc 0f       	add	r28, r28
     fe8:	dd 1f       	adc	r29, r29
     fea:	cc 0f       	add	r28, r28
     fec:	dd 1f       	adc	r29, r29
     fee:	cc 0f       	add	r28, r28
     ff0:	dd 1f       	adc	r29, r29
     ff2:	c8 50       	subi	r28, 0x08	; 8
     ff4:	df 4d       	sbci	r29, 0xDF	; 223
     ff6:	2c 87       	std	Y+12, r18	; 0x0c
     ff8:	3d 87       	std	Y+13, r19	; 0x0d
     ffa:	8e 87       	std	Y+14, r24	; 0x0e
     ffc:	9f 87       	std	Y+15, r25	; 0x0f
     ffe:	f7 01       	movw	r30, r14
    1000:	02 e0       	ldi	r16, 0x02	; 2
    1002:	06 93       	lac	Z, r16
    1004:	13 c0       	rjmp	.+38     	; 0x102c <udd_ep_trans_complet+0x29c>
    1006:	d8 01       	movw	r26, r16
    1008:	8c 91       	ld	r24, X
    100a:	80 ff       	sbrs	r24, 0
    100c:	0f c0       	rjmp	.+30     	; 0x102c <udd_ep_trans_complet+0x29c>
    100e:	8e 7f       	andi	r24, 0xFE	; 254
    1010:	8c 93       	st	X, r24
    1012:	17 96       	adiw	r26, 0x07	; 7
    1014:	ed 91       	ld	r30, X+
    1016:	fc 91       	ld	r31, X
    1018:	18 97       	sbiw	r26, 0x08	; 8
    101a:	30 97       	sbiw	r30, 0x00	; 0
    101c:	39 f0       	breq	.+14     	; 0x102c <udd_ep_trans_complet+0x29c>
    101e:	15 96       	adiw	r26, 0x05	; 5
    1020:	6d 91       	ld	r22, X+
    1022:	7c 91       	ld	r23, X
    1024:	16 97       	sbiw	r26, 0x06	; 6
    1026:	4d 2d       	mov	r20, r13
    1028:	80 e0       	ldi	r24, 0x00	; 0
    102a:	19 95       	eicall
    102c:	df 91       	pop	r29
    102e:	cf 91       	pop	r28
    1030:	1f 91       	pop	r17
    1032:	0f 91       	pop	r16
    1034:	ff 90       	pop	r15
    1036:	ef 90       	pop	r14
    1038:	df 90       	pop	r13
    103a:	bf 90       	pop	r11
    103c:	af 90       	pop	r10
    103e:	9f 90       	pop	r9
    1040:	8f 90       	pop	r8
    1042:	08 95       	ret

00001044 <udd_attach>:
    1044:	cf 93       	push	r28
    1046:	cf b7       	in	r28, 0x3f	; 63
    1048:	f8 94       	cli
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	0f dd       	rcall	.-1506   	; 0xa6c <udd_sleep_mode>
    104e:	ea ec       	ldi	r30, 0xCA	; 202
    1050:	f4 e0       	ldi	r31, 0x04	; 4
    1052:	80 e4       	ldi	r24, 0x40	; 64
    1054:	80 83       	st	Z, r24
    1056:	80 e2       	ldi	r24, 0x20	; 32
    1058:	80 83       	st	Z, r24
    105a:	e1 ec       	ldi	r30, 0xC1	; 193
    105c:	f4 e0       	ldi	r31, 0x04	; 4
    105e:	80 81       	ld	r24, Z
    1060:	81 60       	ori	r24, 0x01	; 1
    1062:	80 83       	st	Z, r24
    1064:	a9 ec       	ldi	r26, 0xC9	; 201
    1066:	b4 e0       	ldi	r27, 0x04	; 4
    1068:	8c 91       	ld	r24, X
    106a:	82 60       	ori	r24, 0x02	; 2
    106c:	8c 93       	st	X, r24
    106e:	e8 ec       	ldi	r30, 0xC8	; 200
    1070:	f4 e0       	ldi	r31, 0x04	; 4
    1072:	80 81       	ld	r24, Z
    1074:	80 64       	ori	r24, 0x40	; 64
    1076:	80 83       	st	Z, r24
    1078:	8c 91       	ld	r24, X
    107a:	81 60       	ori	r24, 0x01	; 1
    107c:	8c 93       	st	X, r24
    107e:	80 81       	ld	r24, Z
    1080:	80 68       	ori	r24, 0x80	; 128
    1082:	80 83       	st	Z, r24
    1084:	cf bf       	out	0x3f, r28	; 63
    1086:	cf 91       	pop	r28
    1088:	08 95       	ret

0000108a <udd_enable>:
    108a:	cf 93       	push	r28
    108c:	df 93       	push	r29
    108e:	c0 e6       	ldi	r28, 0x60	; 96
    1090:	d0 e0       	ldi	r29, 0x00	; 0
    1092:	18 82       	st	Y, r1
    1094:	80 e3       	ldi	r24, 0x30	; 48
    1096:	90 d4       	rcall	.+2336   	; 0x19b8 <sysclk_enable_usb>
    1098:	e0 ec       	ldi	r30, 0xC0	; 192
    109a:	f4 e0       	ldi	r31, 0x04	; 4
    109c:	80 81       	ld	r24, Z
    109e:	80 64       	ori	r24, 0x40	; 64
    10a0:	80 83       	st	Z, r24
    10a2:	81 e0       	ldi	r24, 0x01	; 1
    10a4:	88 83       	st	Y, r24
    10a6:	cf b7       	in	r28, 0x3f	; 63
    10a8:	f8 94       	cli
    10aa:	e8 ef       	ldi	r30, 0xF8	; 248
    10ac:	f0 e2       	ldi	r31, 0x20	; 32
    10ae:	11 86       	std	Z+9, r1	; 0x09
    10b0:	11 8a       	std	Z+17, r1	; 0x11
    10b2:	11 8e       	std	Z+25, r1	; 0x19
    10b4:	11 a2       	std	Z+33, r1	; 0x21
    10b6:	e9 ed       	ldi	r30, 0xD9	; 217
    10b8:	f0 e2       	ldi	r31, 0x20	; 32
    10ba:	80 81       	ld	r24, Z
    10bc:	8e 7f       	andi	r24, 0xFE	; 254
    10be:	80 83       	st	Z, r24
    10c0:	e2 ee       	ldi	r30, 0xE2	; 226
    10c2:	f0 e2       	ldi	r31, 0x20	; 32
    10c4:	80 81       	ld	r24, Z
    10c6:	8e 7f       	andi	r24, 0xFE	; 254
    10c8:	80 83       	st	Z, r24
    10ca:	6a e1       	ldi	r22, 0x1A	; 26
    10cc:	70 e0       	ldi	r23, 0x00	; 0
    10ce:	82 e0       	ldi	r24, 0x02	; 2
    10d0:	aa d4       	rcall	.+2388   	; 0x1a26 <nvm_read_byte>
    10d2:	8f 3f       	cpi	r24, 0xFF	; 255
    10d4:	19 f0       	breq	.+6      	; 0x10dc <udd_enable+0x52>
    10d6:	80 93 fa 04 	sts	0x04FA, r24
    10da:	03 c0       	rjmp	.+6      	; 0x10e2 <udd_enable+0x58>
    10dc:	8f e1       	ldi	r24, 0x1F	; 31
    10de:	80 93 fa 04 	sts	0x04FA, r24
    10e2:	6b e1       	ldi	r22, 0x1B	; 27
    10e4:	70 e0       	ldi	r23, 0x00	; 0
    10e6:	82 e0       	ldi	r24, 0x02	; 2
    10e8:	9e d4       	rcall	.+2364   	; 0x1a26 <nvm_read_byte>
    10ea:	8f 3f       	cpi	r24, 0xFF	; 255
    10ec:	19 f0       	breq	.+6      	; 0x10f4 <udd_enable+0x6a>
    10ee:	80 93 fb 04 	sts	0x04FB, r24
    10f2:	03 c0       	rjmp	.+6      	; 0x10fa <udd_enable+0x70>
    10f4:	8f e1       	ldi	r24, 0x1F	; 31
    10f6:	80 93 fb 04 	sts	0x04FB, r24
    10fa:	e0 ec       	ldi	r30, 0xC0	; 192
    10fc:	f4 e0       	ldi	r31, 0x04	; 4
    10fe:	80 81       	ld	r24, Z
    1100:	81 60       	ori	r24, 0x01	; 1
    1102:	80 83       	st	Z, r24
    1104:	80 81       	ld	r24, Z
    1106:	80 68       	ori	r24, 0x80	; 128
    1108:	80 83       	st	Z, r24
    110a:	80 81       	ld	r24, Z
    110c:	80 61       	ori	r24, 0x10	; 16
    110e:	80 83       	st	Z, r24
    1110:	80 e0       	ldi	r24, 0x00	; 0
    1112:	91 e2       	ldi	r25, 0x21	; 33
    1114:	86 83       	std	Z+6, r24	; 0x06
    1116:	97 83       	std	Z+7, r25	; 0x07
    1118:	80 81       	ld	r24, Z
    111a:	80 62       	ori	r24, 0x20	; 32
    111c:	80 83       	st	Z, r24
    111e:	8f ef       	ldi	r24, 0xFF	; 255
    1120:	80 93 c5 04 	sts	0x04C5, r24
    1124:	e8 ec       	ldi	r30, 0xC8	; 200
    1126:	f4 e0       	ldi	r31, 0x04	; 4
    1128:	80 81       	ld	r24, Z
    112a:	81 60       	ori	r24, 0x01	; 1
    112c:	80 83       	st	Z, r24
    112e:	10 92 24 21 	sts	0x2124, r1
    1132:	80 91 3a 21 	lds	r24, 0x213A
    1136:	8f 3f       	cpi	r24, 0xFF	; 255
    1138:	09 f4       	brne	.+2      	; 0x113c <udd_enable+0xb2>
    113a:	ff cf       	rjmp	.-2      	; 0x113a <udd_enable+0xb0>
    113c:	9f b7       	in	r25, 0x3f	; 63
    113e:	f8 94       	cli
    1140:	e5 e3       	ldi	r30, 0x35	; 53
    1142:	f1 e2       	ldi	r31, 0x21	; 33
    1144:	85 81       	ldd	r24, Z+5	; 0x05
    1146:	8f 5f       	subi	r24, 0xFF	; 255
    1148:	85 83       	std	Z+5, r24	; 0x05
    114a:	9f bf       	out	0x3f, r25	; 63
    114c:	7b df       	rcall	.-266    	; 0x1044 <udd_attach>
    114e:	cf bf       	out	0x3f, r28	; 63
    1150:	df 91       	pop	r29
    1152:	cf 91       	pop	r28
    1154:	08 95       	ret

00001156 <udd_set_address>:
    1156:	80 93 c3 04 	sts	0x04C3, r24
    115a:	08 95       	ret

0000115c <udd_getaddress>:
    115c:	80 91 c3 04 	lds	r24, 0x04C3
    1160:	08 95       	ret

00001162 <udd_set_setup_payload>:
    1162:	e5 e2       	ldi	r30, 0x25	; 37
    1164:	f1 e2       	ldi	r31, 0x21	; 33
    1166:	80 87       	std	Z+8, r24	; 0x08
    1168:	91 87       	std	Z+9, r25	; 0x09
    116a:	62 87       	std	Z+10, r22	; 0x0a
    116c:	73 87       	std	Z+11, r23	; 0x0b
    116e:	08 95       	ret

00001170 <udd_ep_alloc>:
    1170:	28 2f       	mov	r18, r24
    1172:	2f 70       	andi	r18, 0x0F	; 15
    1174:	30 e0       	ldi	r19, 0x00	; 0
    1176:	22 0f       	add	r18, r18
    1178:	33 1f       	adc	r19, r19
    117a:	08 2e       	mov	r0, r24
    117c:	00 0c       	add	r0, r0
    117e:	99 0b       	sbc	r25, r25
    1180:	88 27       	eor	r24, r24
    1182:	99 0f       	add	r25, r25
    1184:	88 1f       	adc	r24, r24
    1186:	99 27       	eor	r25, r25
    1188:	82 0f       	add	r24, r18
    118a:	93 1f       	adc	r25, r19
    118c:	fc 01       	movw	r30, r24
    118e:	ee 0f       	add	r30, r30
    1190:	ff 1f       	adc	r31, r31
    1192:	ee 0f       	add	r30, r30
    1194:	ff 1f       	adc	r31, r31
    1196:	ee 0f       	add	r30, r30
    1198:	ff 1f       	adc	r31, r31
    119a:	e8 50       	subi	r30, 0x08	; 8
    119c:	ff 4d       	sbci	r31, 0xDF	; 223
    119e:	21 85       	ldd	r18, Z+9	; 0x09
    11a0:	20 7c       	andi	r18, 0xC0	; 192
    11a2:	09 f0       	breq	.+2      	; 0x11a6 <udd_ep_alloc+0x36>
    11a4:	72 c0       	rjmp	.+228    	; 0x128a <udd_ep_alloc+0x11a>
    11a6:	63 70       	andi	r22, 0x03	; 3
    11a8:	61 30       	cpi	r22, 0x01	; 1
    11aa:	11 f0       	breq	.+4      	; 0x11b0 <udd_ep_alloc+0x40>
    11ac:	18 f4       	brcc	.+6      	; 0x11b4 <udd_ep_alloc+0x44>
    11ae:	04 c0       	rjmp	.+8      	; 0x11b8 <udd_ep_alloc+0x48>
    11b0:	20 ec       	ldi	r18, 0xC0	; 192
    11b2:	03 c0       	rjmp	.+6      	; 0x11ba <udd_ep_alloc+0x4a>
    11b4:	20 e8       	ldi	r18, 0x80	; 128
    11b6:	01 c0       	rjmp	.+2      	; 0x11ba <udd_ep_alloc+0x4a>
    11b8:	20 e4       	ldi	r18, 0x40	; 64
    11ba:	40 38       	cpi	r20, 0x80	; 128
    11bc:	51 05       	cpc	r21, r1
    11be:	e9 f0       	breq	.+58     	; 0x11fa <udd_ep_alloc+0x8a>
    11c0:	50 f4       	brcc	.+20     	; 0x11d6 <udd_ep_alloc+0x66>
    11c2:	40 32       	cpi	r20, 0x20	; 32
    11c4:	51 05       	cpc	r21, r1
    11c6:	a9 f0       	breq	.+42     	; 0x11f2 <udd_ep_alloc+0x82>
    11c8:	40 34       	cpi	r20, 0x40	; 64
    11ca:	51 05       	cpc	r21, r1
    11cc:	a1 f0       	breq	.+40     	; 0x11f6 <udd_ep_alloc+0x86>
    11ce:	40 31       	cpi	r20, 0x10	; 16
    11d0:	51 05       	cpc	r21, r1
    11d2:	d9 f4       	brne	.+54     	; 0x120a <udd_ep_alloc+0x9a>
    11d4:	0c c0       	rjmp	.+24     	; 0x11ee <udd_ep_alloc+0x7e>
    11d6:	41 15       	cp	r20, r1
    11d8:	32 e0       	ldi	r19, 0x02	; 2
    11da:	53 07       	cpc	r21, r19
    11dc:	91 f0       	breq	.+36     	; 0x1202 <udd_ep_alloc+0x92>
    11de:	4f 3f       	cpi	r20, 0xFF	; 255
    11e0:	33 e0       	ldi	r19, 0x03	; 3
    11e2:	53 07       	cpc	r21, r19
    11e4:	81 f0       	breq	.+32     	; 0x1206 <udd_ep_alloc+0x96>
    11e6:	41 15       	cp	r20, r1
    11e8:	51 40       	sbci	r21, 0x01	; 1
    11ea:	79 f4       	brne	.+30     	; 0x120a <udd_ep_alloc+0x9a>
    11ec:	08 c0       	rjmp	.+16     	; 0x11fe <udd_ep_alloc+0x8e>
    11ee:	41 e0       	ldi	r20, 0x01	; 1
    11f0:	0d c0       	rjmp	.+26     	; 0x120c <udd_ep_alloc+0x9c>
    11f2:	42 e0       	ldi	r20, 0x02	; 2
    11f4:	0b c0       	rjmp	.+22     	; 0x120c <udd_ep_alloc+0x9c>
    11f6:	43 e0       	ldi	r20, 0x03	; 3
    11f8:	09 c0       	rjmp	.+18     	; 0x120c <udd_ep_alloc+0x9c>
    11fa:	44 e0       	ldi	r20, 0x04	; 4
    11fc:	07 c0       	rjmp	.+14     	; 0x120c <udd_ep_alloc+0x9c>
    11fe:	45 e0       	ldi	r20, 0x05	; 5
    1200:	05 c0       	rjmp	.+10     	; 0x120c <udd_ep_alloc+0x9c>
    1202:	46 e0       	ldi	r20, 0x06	; 6
    1204:	03 c0       	rjmp	.+6      	; 0x120c <udd_ep_alloc+0x9c>
    1206:	47 e0       	ldi	r20, 0x07	; 7
    1208:	01 c0       	rjmp	.+2      	; 0x120c <udd_ep_alloc+0x9c>
    120a:	40 e0       	ldi	r20, 0x00	; 0
    120c:	fc 01       	movw	r30, r24
    120e:	ee 0f       	add	r30, r30
    1210:	ff 1f       	adc	r31, r31
    1212:	ee 0f       	add	r30, r30
    1214:	ff 1f       	adc	r31, r31
    1216:	ee 0f       	add	r30, r30
    1218:	ff 1f       	adc	r31, r31
    121a:	e8 50       	subi	r30, 0x08	; 8
    121c:	ff 4d       	sbci	r31, 0xDF	; 223
    121e:	11 86       	std	Z+9, r1	; 0x09
    1220:	dc 01       	movw	r26, r24
    1222:	aa 0f       	add	r26, r26
    1224:	bb 1f       	adc	r27, r27
    1226:	aa 0f       	add	r26, r26
    1228:	bb 1f       	adc	r27, r27
    122a:	aa 0f       	add	r26, r26
    122c:	bb 1f       	adc	r27, r27
    122e:	a0 50       	subi	r26, 0x00	; 0
    1230:	bf 4d       	sbci	r27, 0xDF	; 223
    1232:	36 e0       	ldi	r19, 0x06	; 6
    1234:	3c 93       	st	X, r19
    1236:	24 2b       	or	r18, r20
    1238:	21 87       	std	Z+9, r18	; 0x09
    123a:	fc 01       	movw	r30, r24
    123c:	ee 0f       	add	r30, r30
    123e:	ff 1f       	adc	r31, r31
    1240:	ee 0f       	add	r30, r30
    1242:	ff 1f       	adc	r31, r31
    1244:	ee 0f       	add	r30, r30
    1246:	ff 1f       	adc	r31, r31
    1248:	e8 50       	subi	r30, 0x08	; 8
    124a:	ff 4d       	sbci	r31, 0xDF	; 223
    124c:	21 85       	ldd	r18, Z+9	; 0x09
    124e:	20 7c       	andi	r18, 0xC0	; 192
    1250:	20 3c       	cpi	r18, 0xC0	; 192
    1252:	69 f4       	brne	.+26     	; 0x126e <udd_ep_alloc+0xfe>
    1254:	fc 01       	movw	r30, r24
    1256:	ee 0f       	add	r30, r30
    1258:	ff 1f       	adc	r31, r31
    125a:	ee 0f       	add	r30, r30
    125c:	ff 1f       	adc	r31, r31
    125e:	ee 0f       	add	r30, r30
    1260:	ff 1f       	adc	r31, r31
    1262:	e8 50       	subi	r30, 0x08	; 8
    1264:	ff 4d       	sbci	r31, 0xDF	; 223
    1266:	21 85       	ldd	r18, Z+9	; 0x09
    1268:	27 70       	andi	r18, 0x07	; 7
    126a:	27 30       	cpi	r18, 0x07	; 7
    126c:	81 f0       	breq	.+32     	; 0x128e <udd_ep_alloc+0x11e>
    126e:	88 0f       	add	r24, r24
    1270:	99 1f       	adc	r25, r25
    1272:	88 0f       	add	r24, r24
    1274:	99 1f       	adc	r25, r25
    1276:	88 0f       	add	r24, r24
    1278:	99 1f       	adc	r25, r25
    127a:	fc 01       	movw	r30, r24
    127c:	e8 50       	subi	r30, 0x08	; 8
    127e:	ff 4d       	sbci	r31, 0xDF	; 223
    1280:	81 85       	ldd	r24, Z+9	; 0x09
    1282:	80 62       	ori	r24, 0x20	; 32
    1284:	81 87       	std	Z+9, r24	; 0x09
    1286:	81 e0       	ldi	r24, 0x01	; 1
    1288:	08 95       	ret
    128a:	80 e0       	ldi	r24, 0x00	; 0
    128c:	08 95       	ret
    128e:	81 e0       	ldi	r24, 0x01	; 1
    1290:	08 95       	ret

00001292 <udd_ep_is_halted>:
    1292:	e8 2f       	mov	r30, r24
    1294:	ef 70       	andi	r30, 0x0F	; 15
    1296:	f0 e0       	ldi	r31, 0x00	; 0
    1298:	ee 0f       	add	r30, r30
    129a:	ff 1f       	adc	r31, r31
    129c:	08 2e       	mov	r0, r24
    129e:	00 0c       	add	r0, r0
    12a0:	99 0b       	sbc	r25, r25
    12a2:	88 27       	eor	r24, r24
    12a4:	99 0f       	add	r25, r25
    12a6:	88 1f       	adc	r24, r24
    12a8:	99 27       	eor	r25, r25
    12aa:	e8 0f       	add	r30, r24
    12ac:	f9 1f       	adc	r31, r25
    12ae:	ee 0f       	add	r30, r30
    12b0:	ff 1f       	adc	r31, r31
    12b2:	ee 0f       	add	r30, r30
    12b4:	ff 1f       	adc	r31, r31
    12b6:	ee 0f       	add	r30, r30
    12b8:	ff 1f       	adc	r31, r31
    12ba:	e8 50       	subi	r30, 0x08	; 8
    12bc:	ff 4d       	sbci	r31, 0xDF	; 223
    12be:	81 85       	ldd	r24, Z+9	; 0x09
    12c0:	82 fb       	bst	r24, 2
    12c2:	88 27       	eor	r24, r24
    12c4:	80 f9       	bld	r24, 0
    12c6:	08 95       	ret

000012c8 <udd_ep_clear_halt>:
    12c8:	0f 93       	push	r16
    12ca:	28 2f       	mov	r18, r24
    12cc:	2f 70       	andi	r18, 0x0F	; 15
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	a9 01       	movw	r20, r18
    12d2:	44 0f       	add	r20, r20
    12d4:	55 1f       	adc	r21, r21
    12d6:	28 2f       	mov	r18, r24
    12d8:	08 2e       	mov	r0, r24
    12da:	00 0c       	add	r0, r0
    12dc:	33 0b       	sbc	r19, r19
    12de:	22 27       	eor	r18, r18
    12e0:	33 0f       	add	r19, r19
    12e2:	22 1f       	adc	r18, r18
    12e4:	33 27       	eor	r19, r19
    12e6:	24 0f       	add	r18, r20
    12e8:	35 1f       	adc	r19, r21
    12ea:	f9 01       	movw	r30, r18
    12ec:	ee 0f       	add	r30, r30
    12ee:	ff 1f       	adc	r31, r31
    12f0:	ee 0f       	add	r30, r30
    12f2:	ff 1f       	adc	r31, r31
    12f4:	ee 0f       	add	r30, r30
    12f6:	ff 1f       	adc	r31, r31
    12f8:	e0 50       	subi	r30, 0x00	; 0
    12fa:	ff 4d       	sbci	r31, 0xDF	; 223
    12fc:	01 e0       	ldi	r16, 0x01	; 1
    12fe:	06 93       	lac	Z, r16
    1300:	f9 01       	movw	r30, r18
    1302:	ee 0f       	add	r30, r30
    1304:	ff 1f       	adc	r31, r31
    1306:	ee 0f       	add	r30, r30
    1308:	ff 1f       	adc	r31, r31
    130a:	ee 0f       	add	r30, r30
    130c:	ff 1f       	adc	r31, r31
    130e:	e8 50       	subi	r30, 0x08	; 8
    1310:	ff 4d       	sbci	r31, 0xDF	; 223
    1312:	91 85       	ldd	r25, Z+9	; 0x09
    1314:	92 ff       	sbrs	r25, 2
    1316:	17 c0       	rjmp	.+46     	; 0x1346 <udd_ep_clear_halt+0x7e>
    1318:	22 0f       	add	r18, r18
    131a:	33 1f       	adc	r19, r19
    131c:	22 0f       	add	r18, r18
    131e:	33 1f       	adc	r19, r19
    1320:	22 0f       	add	r18, r18
    1322:	33 1f       	adc	r19, r19
    1324:	f9 01       	movw	r30, r18
    1326:	e8 50       	subi	r30, 0x08	; 8
    1328:	ff 4d       	sbci	r31, 0xDF	; 223
    132a:	91 85       	ldd	r25, Z+9	; 0x09
    132c:	9b 7f       	andi	r25, 0xFB	; 251
    132e:	91 87       	std	Z+9, r25	; 0x09
    1330:	a5 dc       	rcall	.-1718   	; 0xc7c <udd_ep_get_job>
    1332:	fc 01       	movw	r30, r24
    1334:	80 81       	ld	r24, Z
    1336:	80 ff       	sbrs	r24, 0
    1338:	06 c0       	rjmp	.+12     	; 0x1346 <udd_ep_clear_halt+0x7e>
    133a:	8e 7f       	andi	r24, 0xFE	; 254
    133c:	80 83       	st	Z, r24
    133e:	07 80       	ldd	r0, Z+7	; 0x07
    1340:	f0 85       	ldd	r31, Z+8	; 0x08
    1342:	e0 2d       	mov	r30, r0
    1344:	19 95       	eicall
    1346:	81 e0       	ldi	r24, 0x01	; 1
    1348:	0f 91       	pop	r16
    134a:	08 95       	ret

0000134c <udd_ep_abort>:
    134c:	ff 92       	push	r15
    134e:	0f 93       	push	r16
    1350:	1f 93       	push	r17
    1352:	cf 93       	push	r28
    1354:	df 93       	push	r29
    1356:	18 2f       	mov	r17, r24
    1358:	f8 2e       	mov	r15, r24
    135a:	ff 1c       	adc	r15, r15
    135c:	ff 24       	eor	r15, r15
    135e:	ff 1c       	adc	r15, r15
    1360:	c8 2f       	mov	r28, r24
    1362:	cf 70       	andi	r28, 0x0F	; 15
    1364:	d0 e0       	ldi	r29, 0x00	; 0
    1366:	cc 0f       	add	r28, r28
    1368:	dd 1f       	adc	r29, r29
    136a:	cf 0d       	add	r28, r15
    136c:	d1 1d       	adc	r29, r1
    136e:	86 dc       	rcall	.-1780   	; 0xc7c <udd_ep_get_job>
    1370:	dc 01       	movw	r26, r24
    1372:	fe 01       	movw	r30, r28
    1374:	ee 0f       	add	r30, r30
    1376:	ff 1f       	adc	r31, r31
    1378:	ee 0f       	add	r30, r30
    137a:	ff 1f       	adc	r31, r31
    137c:	ee 0f       	add	r30, r30
    137e:	ff 1f       	adc	r31, r31
    1380:	e0 50       	subi	r30, 0x00	; 0
    1382:	ff 4d       	sbci	r31, 0xDF	; 223
    1384:	02 e0       	ldi	r16, 0x02	; 2
    1386:	05 93       	las	Z, r16
    1388:	8c 91       	ld	r24, X
    138a:	80 ff       	sbrs	r24, 0
    138c:	22 c0       	rjmp	.+68     	; 0x13d2 <udd_ep_abort+0x86>
    138e:	8e 7f       	andi	r24, 0xFE	; 254
    1390:	8c 93       	st	X, r24
    1392:	17 96       	adiw	r26, 0x07	; 7
    1394:	ed 91       	ld	r30, X+
    1396:	fc 91       	ld	r31, X
    1398:	18 97       	sbiw	r26, 0x08	; 8
    139a:	30 97       	sbiw	r30, 0x00	; 0
    139c:	d1 f0       	breq	.+52     	; 0x13d2 <udd_ep_abort+0x86>
    139e:	ff 20       	and	r15, r15
    13a0:	59 f0       	breq	.+22     	; 0x13b8 <udd_ep_abort+0x6c>
    13a2:	cc 0f       	add	r28, r28
    13a4:	dd 1f       	adc	r29, r29
    13a6:	cc 0f       	add	r28, r28
    13a8:	dd 1f       	adc	r29, r29
    13aa:	cc 0f       	add	r28, r28
    13ac:	dd 1f       	adc	r29, r29
    13ae:	c8 50       	subi	r28, 0x08	; 8
    13b0:	df 4d       	sbci	r29, 0xDF	; 223
    13b2:	6e 85       	ldd	r22, Y+14	; 0x0e
    13b4:	7f 85       	ldd	r23, Y+15	; 0x0f
    13b6:	0a c0       	rjmp	.+20     	; 0x13cc <udd_ep_abort+0x80>
    13b8:	cc 0f       	add	r28, r28
    13ba:	dd 1f       	adc	r29, r29
    13bc:	cc 0f       	add	r28, r28
    13be:	dd 1f       	adc	r29, r29
    13c0:	cc 0f       	add	r28, r28
    13c2:	dd 1f       	adc	r29, r29
    13c4:	c8 50       	subi	r28, 0x08	; 8
    13c6:	df 4d       	sbci	r29, 0xDF	; 223
    13c8:	6a 85       	ldd	r22, Y+10	; 0x0a
    13ca:	7b 85       	ldd	r23, Y+11	; 0x0b
    13cc:	41 2f       	mov	r20, r17
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	19 95       	eicall
    13d2:	df 91       	pop	r29
    13d4:	cf 91       	pop	r28
    13d6:	1f 91       	pop	r17
    13d8:	0f 91       	pop	r16
    13da:	ff 90       	pop	r15
    13dc:	08 95       	ret

000013de <udd_ep_free>:
    13de:	cf 93       	push	r28
    13e0:	c8 2f       	mov	r28, r24
    13e2:	b4 df       	rcall	.-152    	; 0x134c <udd_ep_abort>
    13e4:	ec 2f       	mov	r30, r28
    13e6:	ef 70       	andi	r30, 0x0F	; 15
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	ee 0f       	add	r30, r30
    13ec:	ff 1f       	adc	r31, r31
    13ee:	8c 2f       	mov	r24, r28
    13f0:	cc 0f       	add	r28, r28
    13f2:	99 0b       	sbc	r25, r25
    13f4:	88 27       	eor	r24, r24
    13f6:	99 0f       	add	r25, r25
    13f8:	88 1f       	adc	r24, r24
    13fa:	99 27       	eor	r25, r25
    13fc:	e8 0f       	add	r30, r24
    13fe:	f9 1f       	adc	r31, r25
    1400:	ee 0f       	add	r30, r30
    1402:	ff 1f       	adc	r31, r31
    1404:	ee 0f       	add	r30, r30
    1406:	ff 1f       	adc	r31, r31
    1408:	ee 0f       	add	r30, r30
    140a:	ff 1f       	adc	r31, r31
    140c:	e8 50       	subi	r30, 0x08	; 8
    140e:	ff 4d       	sbci	r31, 0xDF	; 223
    1410:	11 86       	std	Z+9, r1	; 0x09
    1412:	cf 91       	pop	r28
    1414:	08 95       	ret

00001416 <udd_ep_set_halt>:
    1416:	e8 2f       	mov	r30, r24
    1418:	ef 70       	andi	r30, 0x0F	; 15
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	ee 0f       	add	r30, r30
    141e:	ff 1f       	adc	r31, r31
    1420:	28 2f       	mov	r18, r24
    1422:	08 2e       	mov	r0, r24
    1424:	00 0c       	add	r0, r0
    1426:	33 0b       	sbc	r19, r19
    1428:	22 27       	eor	r18, r18
    142a:	33 0f       	add	r19, r19
    142c:	22 1f       	adc	r18, r18
    142e:	33 27       	eor	r19, r19
    1430:	e2 0f       	add	r30, r18
    1432:	f3 1f       	adc	r31, r19
    1434:	ee 0f       	add	r30, r30
    1436:	ff 1f       	adc	r31, r31
    1438:	ee 0f       	add	r30, r30
    143a:	ff 1f       	adc	r31, r31
    143c:	ee 0f       	add	r30, r30
    143e:	ff 1f       	adc	r31, r31
    1440:	e8 50       	subi	r30, 0x08	; 8
    1442:	ff 4d       	sbci	r31, 0xDF	; 223
    1444:	91 85       	ldd	r25, Z+9	; 0x09
    1446:	94 60       	ori	r25, 0x04	; 4
    1448:	91 87       	std	Z+9, r25	; 0x09
    144a:	80 df       	rcall	.-256    	; 0x134c <udd_ep_abort>
    144c:	81 e0       	ldi	r24, 0x01	; 1
    144e:	08 95       	ret

00001450 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    1450:	1f 92       	push	r1
    1452:	0f 92       	push	r0
    1454:	0f b6       	in	r0, 0x3f	; 63
    1456:	0f 92       	push	r0
    1458:	11 24       	eor	r1, r1
    145a:	0b b6       	in	r0, 0x3b	; 59
    145c:	0f 92       	push	r0
    145e:	0f 93       	push	r16
    1460:	2f 93       	push	r18
    1462:	3f 93       	push	r19
    1464:	4f 93       	push	r20
    1466:	5f 93       	push	r21
    1468:	6f 93       	push	r22
    146a:	7f 93       	push	r23
    146c:	8f 93       	push	r24
    146e:	9f 93       	push	r25
    1470:	af 93       	push	r26
    1472:	bf 93       	push	r27
    1474:	ef 93       	push	r30
    1476:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    1478:	80 91 cb 04 	lds	r24, 0x04CB
    147c:	88 23       	and	r24, r24
    147e:	2c f4       	brge	.+10     	; 0x148a <__vector_125+0x3a>
		udd_ack_start_of_frame_event();
    1480:	80 e8       	ldi	r24, 0x80	; 128
    1482:	80 93 ca 04 	sts	0x04CA, r24
		udc_sof_notify();
    1486:	6c d8       	rcall	.-3880   	; 0x560 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    1488:	7e c0       	rjmp	.+252    	; 0x1586 <__vector_125+0x136>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    148a:	80 91 cb 04 	lds	r24, 0x04CB
    148e:	82 ff       	sbrs	r24, 2
    1490:	20 c0       	rjmp	.+64     	; 0x14d2 <__vector_125+0x82>
		udd_ack_underflow_event();
    1492:	84 e0       	ldi	r24, 0x04	; 4
    1494:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_in_underflow()) {
    1498:	80 91 08 21 	lds	r24, 0x2108
    149c:	86 ff       	sbrs	r24, 6
    149e:	73 c0       	rjmp	.+230    	; 0x1586 <__vector_125+0x136>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    14a0:	80 91 cc 04 	lds	r24, 0x04CC
    14a4:	81 fd       	sbrc	r24, 1
    14a6:	6f c0       	rjmp	.+222    	; 0x1586 <__vector_125+0x136>
    14a8:	04 dc       	rcall	.-2040   	; 0xcb2 <udd_ctrl_interrupt_tc_setup>
    14aa:	81 11       	cpse	r24, r1
    14ac:	6c c0       	rjmp	.+216    	; 0x1586 <__vector_125+0x136>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    14ae:	80 91 f7 20 	lds	r24, 0x20F7
    14b2:	81 30       	cpi	r24, 0x01	; 1
    14b4:	11 f4       	brne	.+4      	; 0x14ba <__vector_125+0x6a>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    14b6:	38 db       	rcall	.-2448   	; 0xb28 <udd_ctrl_send_zlp_in>
    14b8:	66 c0       	rjmp	.+204    	; 0x1586 <__vector_125+0x136>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    14ba:	84 30       	cpi	r24, 0x04	; 4
    14bc:	09 f0       	breq	.+2      	; 0x14c0 <__vector_125+0x70>
    14be:	63 c0       	rjmp	.+198    	; 0x1586 <__vector_125+0x136>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    14c0:	e9 e0       	ldi	r30, 0x09	; 9
    14c2:	f1 e2       	ldi	r31, 0x21	; 33
    14c4:	04 e0       	ldi	r16, 0x04	; 4
    14c6:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    14c8:	e1 e0       	ldi	r30, 0x01	; 1
    14ca:	f1 e2       	ldi	r31, 0x21	; 33
    14cc:	04 e0       	ldi	r16, 0x04	; 4
    14ce:	05 93       	las	Z, r16
    14d0:	5a c0       	rjmp	.+180    	; 0x1586 <__vector_125+0x136>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    14d2:	80 91 cb 04 	lds	r24, 0x04CB
    14d6:	81 ff       	sbrs	r24, 1
    14d8:	51 c0       	rjmp	.+162    	; 0x157c <__vector_125+0x12c>
		udd_ack_overflow_event();
    14da:	82 e0       	ldi	r24, 0x02	; 2
    14dc:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_out_overflow()) {
    14e0:	80 91 00 21 	lds	r24, 0x2100
    14e4:	86 ff       	sbrs	r24, 6
    14e6:	4f c0       	rjmp	.+158    	; 0x1586 <__vector_125+0x136>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    14e8:	80 91 cc 04 	lds	r24, 0x04CC
    14ec:	81 fd       	sbrc	r24, 1
    14ee:	4b c0       	rjmp	.+150    	; 0x1586 <__vector_125+0x136>
    14f0:	e0 db       	rcall	.-2112   	; 0xcb2 <udd_ctrl_interrupt_tc_setup>
    14f2:	81 11       	cpse	r24, r1
    14f4:	48 c0       	rjmp	.+144    	; 0x1586 <__vector_125+0x136>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    14f6:	80 91 f7 20 	lds	r24, 0x20F7
    14fa:	82 30       	cpi	r24, 0x02	; 2
    14fc:	41 f4       	brne	.+16     	; 0x150e <__vector_125+0xbe>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    14fe:	84 e0       	ldi	r24, 0x04	; 4
    1500:	80 93 f7 20 	sts	0x20F7, r24
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    1504:	e0 e0       	ldi	r30, 0x00	; 0
    1506:	f1 e2       	ldi	r31, 0x21	; 33
    1508:	02 e0       	ldi	r16, 0x02	; 2
    150a:	06 93       	lac	Z, r16
    150c:	3c c0       	rjmp	.+120    	; 0x1586 <__vector_125+0x136>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    150e:	83 30       	cpi	r24, 0x03	; 3
    1510:	09 f0       	breq	.+2      	; 0x1514 <__vector_125+0xc4>
    1512:	39 c0       	rjmp	.+114    	; 0x1586 <__vector_125+0x136>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    1514:	e9 e0       	ldi	r30, 0x09	; 9
    1516:	f1 e2       	ldi	r31, 0x21	; 33
    1518:	04 e0       	ldi	r16, 0x04	; 4
    151a:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    151c:	e1 e0       	ldi	r30, 0x01	; 1
    151e:	f1 e2       	ldi	r31, 0x21	; 33
    1520:	04 e0       	ldi	r16, 0x04	; 4
    1522:	05 93       	las	Z, r16
    1524:	30 c0       	rjmp	.+96     	; 0x1586 <__vector_125+0x136>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    1526:	80 e1       	ldi	r24, 0x10	; 16
    1528:	80 93 ca 04 	sts	0x04CA, r24
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
			udd_ep_abort(i | USB_EP_DIR_IN);
		}
#endif
		udc_reset();
    152c:	0e 94 8b 02 	call	0x516	; 0x516 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    1530:	10 92 c3 04 	sts	0x04C3, r1
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    1534:	e8 ef       	ldi	r30, 0xF8	; 248
    1536:	f0 e2       	ldi	r31, 0x20	; 32
    1538:	11 86       	std	Z+9, r1	; 0x09
	udd_endpoint_clear_status(ep_ctrl);
    153a:	96 e0       	ldi	r25, 0x06	; 6
    153c:	90 87       	std	Z+8, r25	; 0x08
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    153e:	80 e4       	ldi	r24, 0x40	; 64
    1540:	81 87       	std	Z+9, r24	; 0x09
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    1542:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    1544:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    1546:	81 8b       	std	Z+17, r24	; 0x11
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    1548:	8b ee       	ldi	r24, 0xEB	; 235
    154a:	90 e2       	ldi	r25, 0x20	; 32
    154c:	84 87       	std	Z+12, r24	; 0x0c
    154e:	95 87       	std	Z+13, r25	; 0x0d
		// Reset endpoint control management
		udd_ctrl_init();
    1550:	b6 da       	rcall	.-2708   	; 0xabe <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    1552:	19 c0       	rjmp	.+50     	; 0x1586 <__vector_125+0x136>
	}

	if (udd_is_suspend_event()) {
    1554:	80 91 cb 04 	lds	r24, 0x04CB
    1558:	86 ff       	sbrs	r24, 6
    155a:	06 c0       	rjmp	.+12     	; 0x1568 <__vector_125+0x118>
		udd_ack_suspend_event();
    155c:	80 e4       	ldi	r24, 0x40	; 64
    155e:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(false); // Enter in SUSPEND mode
    1562:	80 e0       	ldi	r24, 0x00	; 0
    1564:	83 da       	rcall	.-2810   	; 0xa6c <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    1566:	0f c0       	rjmp	.+30     	; 0x1586 <__vector_125+0x136>
	}

	if (udd_is_resume_event()) {
    1568:	80 91 cb 04 	lds	r24, 0x04CB
    156c:	85 ff       	sbrs	r24, 5
    156e:	0b c0       	rjmp	.+22     	; 0x1586 <__vector_125+0x136>
		udd_ack_resume_event();
    1570:	80 e2       	ldi	r24, 0x20	; 32
    1572:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(true); // Enter in power reduction mode
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	79 da       	rcall	.-2830   	; 0xa6c <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    157a:	05 c0       	rjmp	.+10     	; 0x1586 <__vector_125+0x136>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    157c:	80 91 cb 04 	lds	r24, 0x04CB
    1580:	84 ff       	sbrs	r24, 4
    1582:	e8 cf       	rjmp	.-48     	; 0x1554 <__vector_125+0x104>
    1584:	d0 cf       	rjmp	.-96     	; 0x1526 <__vector_125+0xd6>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    1586:	ff 91       	pop	r31
    1588:	ef 91       	pop	r30
    158a:	bf 91       	pop	r27
    158c:	af 91       	pop	r26
    158e:	9f 91       	pop	r25
    1590:	8f 91       	pop	r24
    1592:	7f 91       	pop	r23
    1594:	6f 91       	pop	r22
    1596:	5f 91       	pop	r21
    1598:	4f 91       	pop	r20
    159a:	3f 91       	pop	r19
    159c:	2f 91       	pop	r18
    159e:	0f 91       	pop	r16
    15a0:	0f 90       	pop	r0
    15a2:	0b be       	out	0x3b, r0	; 59
    15a4:	0f 90       	pop	r0
    15a6:	0f be       	out	0x3f, r0	; 63
    15a8:	0f 90       	pop	r0
    15aa:	1f 90       	pop	r1
    15ac:	18 95       	reti

000015ae <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    15ae:	1f 92       	push	r1
    15b0:	0f 92       	push	r0
    15b2:	0f b6       	in	r0, 0x3f	; 63
    15b4:	0f 92       	push	r0
    15b6:	11 24       	eor	r1, r1
    15b8:	0b b6       	in	r0, 0x3b	; 59
    15ba:	0f 92       	push	r0
    15bc:	0f 93       	push	r16
    15be:	1f 93       	push	r17
    15c0:	2f 93       	push	r18
    15c2:	3f 93       	push	r19
    15c4:	4f 93       	push	r20
    15c6:	5f 93       	push	r21
    15c8:	6f 93       	push	r22
    15ca:	7f 93       	push	r23
    15cc:	8f 93       	push	r24
    15ce:	9f 93       	push	r25
    15d0:	af 93       	push	r26
    15d2:	bf 93       	push	r27
    15d4:	cf 93       	push	r28
    15d6:	df 93       	push	r29
    15d8:	ef 93       	push	r30
    15da:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    15dc:	80 91 cc 04 	lds	r24, 0x04CC
    15e0:	81 fd       	sbrc	r24, 1
    15e2:	03 c0       	rjmp	.+6      	; 0x15ea <__vector_126+0x3c>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    15e4:	66 db       	rcall	.-2356   	; 0xcb2 <udd_ctrl_interrupt_tc_setup>
    15e6:	81 11       	cpse	r24, r1
    15e8:	b9 c0       	rjmp	.+370    	; 0x175c <__vector_126+0x1ae>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    15ea:	82 e0       	ldi	r24, 0x02	; 2
    15ec:	80 93 cc 04 	sts	0x04CC, r24

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    15f0:	80 91 c5 04 	lds	r24, 0x04C5
	i_fifo = 2 * (1 + ~rp);
    15f4:	81 95       	neg	r24
    15f6:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    15f8:	e0 e0       	ldi	r30, 0x00	; 0
    15fa:	f1 e2       	ldi	r31, 0x21	; 33
    15fc:	e8 1b       	sub	r30, r24
    15fe:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    1600:	20 81       	ld	r18, Z
    1602:	31 81       	ldd	r19, Z+1	; 0x01
    1604:	20 50       	subi	r18, 0x00	; 0
    1606:	31 42       	sbci	r19, 0x21	; 33
    1608:	36 95       	lsr	r19
    160a:	27 95       	ror	r18
    160c:	36 95       	lsr	r19
    160e:	27 95       	ror	r18
    1610:	36 95       	lsr	r19
    1612:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    1614:	82 2f       	mov	r24, r18
    1616:	86 95       	lsr	r24
    1618:	20 fd       	sbrc	r18, 0
    161a:	02 c0       	rjmp	.+4      	; 0x1620 <__vector_126+0x72>
    161c:	90 e0       	ldi	r25, 0x00	; 0
    161e:	01 c0       	rjmp	.+2      	; 0x1622 <__vector_126+0x74>
    1620:	90 e8       	ldi	r25, 0x80	; 128
    1622:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    1624:	e8 2f       	mov	r30, r24
    1626:	ef 70       	andi	r30, 0x0F	; 15
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	ee 0f       	add	r30, r30
    162c:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    162e:	28 2f       	mov	r18, r24
    1630:	08 2e       	mov	r0, r24
    1632:	00 0c       	add	r0, r0
    1634:	33 0b       	sbc	r19, r19
    1636:	22 27       	eor	r18, r18
    1638:	33 0f       	add	r19, r19
    163a:	22 1f       	adc	r18, r18
    163c:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    163e:	e2 0f       	add	r30, r18
    1640:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    1642:	df 01       	movw	r26, r30
    1644:	aa 0f       	add	r26, r26
    1646:	bb 1f       	adc	r27, r27
    1648:	aa 0f       	add	r26, r26
    164a:	bb 1f       	adc	r27, r27
    164c:	aa 0f       	add	r26, r26
    164e:	bb 1f       	adc	r27, r27
    1650:	a0 50       	subi	r26, 0x00	; 0
    1652:	bf 4d       	sbci	r27, 0xDF	; 223
    1654:	9c 91       	ld	r25, X
    1656:	95 ff       	sbrs	r25, 5
    1658:	81 c0       	rjmp	.+258    	; 0x175c <__vector_126+0x1ae>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    165a:	fd 01       	movw	r30, r26
    165c:	00 e2       	ldi	r16, 0x20	; 32
    165e:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    1660:	81 11       	cpse	r24, r1
    1662:	77 c0       	rjmp	.+238    	; 0x1752 <__vector_126+0x1a4>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    1664:	80 91 f7 20 	lds	r24, 0x20F7
    1668:	84 30       	cpi	r24, 0x04	; 4
    166a:	19 f4       	brne	.+6      	; 0x1672 <__vector_126+0xc4>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    166c:	6b da       	rcall	.-2858   	; 0xb44 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    166e:	27 da       	rcall	.-2994   	; 0xabe <udd_ctrl_init>
    1670:	75 c0       	rjmp	.+234    	; 0x175c <__vector_126+0x1ae>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    1672:	00 91 02 21 	lds	r16, 0x2102
    1676:	10 91 03 21 	lds	r17, 0x2103

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    167a:	80 91 2f 21 	lds	r24, 0x212F
    167e:	90 91 30 21 	lds	r25, 0x2130
    1682:	c0 91 f3 20 	lds	r28, 0x20F3
    1686:	d0 91 f4 20 	lds	r29, 0x20F4
    168a:	9e 01       	movw	r18, r28
    168c:	20 0f       	add	r18, r16
    168e:	31 1f       	adc	r19, r17
    1690:	82 17       	cp	r24, r18
    1692:	93 07       	cpc	r25, r19
    1694:	18 f4       	brcc	.+6      	; 0x169c <__vector_126+0xee>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    1696:	8c 01       	movw	r16, r24
    1698:	0c 1b       	sub	r16, r28
    169a:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    169c:	80 91 2d 21 	lds	r24, 0x212D
    16a0:	90 91 2e 21 	lds	r25, 0x212E
    16a4:	a8 01       	movw	r20, r16
    16a6:	6b ee       	ldi	r22, 0xEB	; 235
    16a8:	70 e2       	ldi	r23, 0x20	; 32
    16aa:	8c 0f       	add	r24, r28
    16ac:	9d 1f       	adc	r25, r29
    16ae:	fa d1       	rcall	.+1012   	; 0x1aa4 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    16b0:	c0 0f       	add	r28, r16
    16b2:	d1 1f       	adc	r29, r17
    16b4:	c0 93 f3 20 	sts	0x20F3, r28
    16b8:	d0 93 f4 20 	sts	0x20F4, r29

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    16bc:	08 30       	cpi	r16, 0x08	; 8
    16be:	11 05       	cpc	r17, r1
    16c0:	69 f4       	brne	.+26     	; 0x16dc <__vector_126+0x12e>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    16c2:	80 91 f5 20 	lds	r24, 0x20F5
    16c6:	90 91 f6 20 	lds	r25, 0x20F6
    16ca:	8c 0f       	add	r24, r28
    16cc:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    16ce:	20 91 2b 21 	lds	r18, 0x212B
    16d2:	30 91 2c 21 	lds	r19, 0x212C
    16d6:	82 17       	cp	r24, r18
    16d8:	93 07       	cpc	r25, r19
    16da:	80 f0       	brcs	.+32     	; 0x16fc <__vector_126+0x14e>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    16dc:	e5 e2       	ldi	r30, 0x25	; 37
    16de:	f1 e2       	ldi	r31, 0x21	; 33
    16e0:	c2 87       	std	Z+10, r28	; 0x0a
    16e2:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    16e4:	06 84       	ldd	r0, Z+14	; 0x0e
    16e6:	f7 85       	ldd	r31, Z+15	; 0x0f
    16e8:	e0 2d       	mov	r30, r0
    16ea:	30 97       	sbiw	r30, 0x00	; 0
    16ec:	29 f0       	breq	.+10     	; 0x16f8 <__vector_126+0x14a>
			if (!udd_g_ctrlreq.over_under_run()) {
    16ee:	19 95       	eicall
    16f0:	81 11       	cpse	r24, r1
    16f2:	02 c0       	rjmp	.+4      	; 0x16f8 <__vector_126+0x14a>
				// Stall ZLP
				udd_ctrl_stall_data();
    16f4:	0b da       	rcall	.-3050   	; 0xb0c <udd_ctrl_stall_data>
    16f6:	32 c0       	rjmp	.+100    	; 0x175c <__vector_126+0x1ae>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    16f8:	17 da       	rcall	.-3026   	; 0xb28 <udd_ctrl_send_zlp_in>
    16fa:	30 c0       	rjmp	.+96     	; 0x175c <__vector_126+0x1ae>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    16fc:	80 91 2f 21 	lds	r24, 0x212F
    1700:	90 91 30 21 	lds	r25, 0x2130
    1704:	c8 17       	cp	r28, r24
    1706:	d9 07       	cpc	r29, r25
    1708:	f9 f4       	brne	.+62     	; 0x1748 <__vector_126+0x19a>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    170a:	e0 91 33 21 	lds	r30, 0x2133
    170e:	f0 91 34 21 	lds	r31, 0x2134
    1712:	30 97       	sbiw	r30, 0x00	; 0
    1714:	11 f4       	brne	.+4      	; 0x171a <__vector_126+0x16c>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    1716:	fa d9       	rcall	.-3084   	; 0xb0c <udd_ctrl_stall_data>
    1718:	21 c0       	rjmp	.+66     	; 0x175c <__vector_126+0x1ae>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    171a:	19 95       	eicall
    171c:	81 11       	cpse	r24, r1
    171e:	02 c0       	rjmp	.+4      	; 0x1724 <__vector_126+0x176>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    1720:	f5 d9       	rcall	.-3094   	; 0xb0c <udd_ctrl_stall_data>
    1722:	1c c0       	rjmp	.+56     	; 0x175c <__vector_126+0x1ae>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    1724:	20 91 f5 20 	lds	r18, 0x20F5
    1728:	30 91 f6 20 	lds	r19, 0x20F6
    172c:	80 91 f3 20 	lds	r24, 0x20F3
    1730:	90 91 f4 20 	lds	r25, 0x20F4
    1734:	82 0f       	add	r24, r18
    1736:	93 1f       	adc	r25, r19
    1738:	80 93 f5 20 	sts	0x20F5, r24
    173c:	90 93 f6 20 	sts	0x20F6, r25
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    1740:	10 92 f3 20 	sts	0x20F3, r1
    1744:	10 92 f4 20 	sts	0x20F4, r1
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    1748:	e0 e0       	ldi	r30, 0x00	; 0
    174a:	f1 e2       	ldi	r31, 0x21	; 33
    174c:	02 e0       	ldi	r16, 0x02	; 2
    174e:	06 93       	lac	Z, r16
    1750:	05 c0       	rjmp	.+10     	; 0x175c <__vector_126+0x1ae>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    1752:	80 38       	cpi	r24, 0x80	; 128
    1754:	11 f4       	brne	.+4      	; 0x175a <__vector_126+0x1ac>
		udd_ctrl_in_sent();
    1756:	fe d9       	rcall	.-3076   	; 0xb54 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    1758:	01 c0       	rjmp	.+2      	; 0x175c <__vector_126+0x1ae>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    175a:	1a db       	rcall	.-2508   	; 0xd90 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    175c:	ff 91       	pop	r31
    175e:	ef 91       	pop	r30
    1760:	df 91       	pop	r29
    1762:	cf 91       	pop	r28
    1764:	bf 91       	pop	r27
    1766:	af 91       	pop	r26
    1768:	9f 91       	pop	r25
    176a:	8f 91       	pop	r24
    176c:	7f 91       	pop	r23
    176e:	6f 91       	pop	r22
    1770:	5f 91       	pop	r21
    1772:	4f 91       	pop	r20
    1774:	3f 91       	pop	r19
    1776:	2f 91       	pop	r18
    1778:	1f 91       	pop	r17
    177a:	0f 91       	pop	r16
    177c:	0f 90       	pop	r0
    177e:	0b be       	out	0x3b, r0	; 59
    1780:	0f 90       	pop	r0
    1782:	0f be       	out	0x3f, r0	; 63
    1784:	0f 90       	pop	r0
    1786:	1f 90       	pop	r1
    1788:	18 95       	reti

0000178a <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*setup_report)(void) )
{
    178a:	cf 93       	push	r28
    178c:	df 93       	push	r29
    178e:	dc 01       	movw	r26, r24
    1790:	ea 01       	movw	r28, r20
	if (Udd_setup_is_in()) {
    1792:	90 91 25 21 	lds	r25, 0x2125
    1796:	99 23       	and	r25, r25
    1798:	0c f0       	brlt	.+2      	; 0x179c <udi_hid_setup+0x12>
    179a:	63 c0       	rjmp	.+198    	; 0x1862 <udi_hid_setup+0xd8>
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    179c:	90 76       	andi	r25, 0x60	; 96
    179e:	09 f0       	breq	.+2      	; 0x17a2 <udi_hid_setup+0x18>
    17a0:	40 c0       	rjmp	.+128    	; 0x1822 <udi_hid_setup+0x98>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    17a2:	80 91 26 21 	lds	r24, 0x2126
    17a6:	86 30       	cpi	r24, 0x06	; 6
    17a8:	e1 f5       	brne	.+120    	; 0x1822 <udi_hid_setup+0x98>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
    17aa:	0e 94 84 02 	call	0x508	; 0x508 <udc_get_interface_desc>
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
    17ae:	dc 01       	movw	r26, r24
    17b0:	1a 96       	adiw	r26, 0x0a	; 10
    17b2:	2c 91       	ld	r18, X
    17b4:	1a 97       	sbiw	r26, 0x0a	; 10
    17b6:	21 32       	cpi	r18, 0x21	; 33
    17b8:	09 f0       	breq	.+2      	; 0x17bc <udi_hid_setup+0x32>
    17ba:	72 c0       	rjmp	.+228    	; 0x18a0 <udi_hid_setup+0x116>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    17bc:	20 91 28 21 	lds	r18, 0x2128
    17c0:	21 32       	cpi	r18, 0x21	; 33
    17c2:	b1 f4       	brne	.+44     	; 0x17f0 <udi_hid_setup+0x66>
{
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
    17c4:	9c 01       	movw	r18, r24
    17c6:	27 5f       	subi	r18, 0xF7	; 247
    17c8:	3f 4f       	sbci	r19, 0xFF	; 255
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
    17ca:	20 93 2d 21 	sts	0x212D, r18
    17ce:	30 93 2e 21 	sts	0x212E, r19
		udd_g_ctrlreq.payload_size =
    17d2:	e5 e2       	ldi	r30, 0x25	; 37
    17d4:	f1 e2       	ldi	r31, 0x21	; 33
				min(udd_g_ctrlreq.req.wLength,
    17d6:	19 96       	adiw	r26, 0x09	; 9
    17d8:	8c 91       	ld	r24, X
    17da:	26 81       	ldd	r18, Z+6	; 0x06
    17dc:	37 81       	ldd	r19, Z+7	; 0x07
    17de:	90 e0       	ldi	r25, 0x00	; 0
    17e0:	28 17       	cp	r18, r24
    17e2:	39 07       	cpc	r19, r25
    17e4:	08 f4       	brcc	.+2      	; 0x17e8 <udi_hid_setup+0x5e>
    17e6:	c9 01       	movw	r24, r18
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
		udd_g_ctrlreq.payload_size =
    17e8:	82 87       	std	Z+10, r24	; 0x0a
    17ea:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
    17ec:	81 e0       	ldi	r24, 0x01	; 1
    17ee:	65 c0       	rjmp	.+202    	; 0x18ba <udi_hid_setup+0x130>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
    17f0:	fc 01       	movw	r30, r24
    17f2:	37 85       	ldd	r19, Z+15	; 0x0f
    17f4:	23 13       	cpse	r18, r19
    17f6:	56 c0       	rjmp	.+172    	; 0x18a4 <udi_hid_setup+0x11a>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
    17f8:	c0 93 2d 21 	sts	0x212D, r28
    17fc:	d0 93 2e 21 	sts	0x212E, r29
		udd_g_ctrlreq.payload_size =
    1800:	e5 e2       	ldi	r30, 0x25	; 37
    1802:	f1 e2       	ldi	r31, 0x21	; 33
				min(udd_g_ctrlreq.req.wLength,
    1804:	dc 01       	movw	r26, r24
    1806:	50 96       	adiw	r26, 0x10	; 16
    1808:	2d 91       	ld	r18, X+
    180a:	3c 91       	ld	r19, X
    180c:	51 97       	sbiw	r26, 0x11	; 17
    180e:	86 81       	ldd	r24, Z+6	; 0x06
    1810:	97 81       	ldd	r25, Z+7	; 0x07
    1812:	28 17       	cp	r18, r24
    1814:	39 07       	cpc	r19, r25
    1816:	08 f4       	brcc	.+2      	; 0x181a <udi_hid_setup+0x90>
    1818:	c9 01       	movw	r24, r18
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
		udd_g_ctrlreq.payload_size =
    181a:	82 87       	std	Z+10, r24	; 0x0a
    181c:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
    181e:	81 e0       	ldi	r24, 0x01	; 1
    1820:	4c c0       	rjmp	.+152    	; 0x18ba <udi_hid_setup+0x130>

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1822:	90 32       	cpi	r25, 0x20	; 32
    1824:	09 f0       	breq	.+2      	; 0x1828 <udi_hid_setup+0x9e>
    1826:	40 c0       	rjmp	.+128    	; 0x18a8 <udi_hid_setup+0x11e>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    1828:	80 91 26 21 	lds	r24, 0x2126
    182c:	82 30       	cpi	r24, 0x02	; 2
    182e:	39 f0       	breq	.+14     	; 0x183e <udi_hid_setup+0xb4>
    1830:	83 30       	cpi	r24, 0x03	; 3
    1832:	71 f0       	breq	.+28     	; 0x1850 <udi_hid_setup+0xc6>
    1834:	81 30       	cpi	r24, 0x01	; 1
    1836:	d1 f5       	brne	.+116    	; 0x18ac <udi_hid_setup+0x122>

			case USB_REQ_HID_GET_REPORT:
				return setup_report();
    1838:	f9 01       	movw	r30, r18
    183a:	19 95       	eicall
    183c:	3e c0       	rjmp	.+124    	; 0x18ba <udi_hid_setup+0x130>

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
    183e:	e5 e2       	ldi	r30, 0x25	; 37
    1840:	f1 e2       	ldi	r31, 0x21	; 33
    1842:	a0 87       	std	Z+8, r26	; 0x08
    1844:	b1 87       	std	Z+9, r27	; 0x09
				udd_g_ctrlreq.payload_size = 1;
    1846:	81 e0       	ldi	r24, 0x01	; 1
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	82 87       	std	Z+10, r24	; 0x0a
    184c:	93 87       	std	Z+11, r25	; 0x0b
				return true;
    184e:	35 c0       	rjmp	.+106    	; 0x18ba <udi_hid_setup+0x130>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
    1850:	e5 e2       	ldi	r30, 0x25	; 37
    1852:	f1 e2       	ldi	r31, 0x21	; 33
    1854:	60 87       	std	Z+8, r22	; 0x08
    1856:	71 87       	std	Z+9, r23	; 0x09
				udd_g_ctrlreq.payload_size = 1;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	82 87       	std	Z+10, r24	; 0x0a
    185e:	93 87       	std	Z+11, r25	; 0x0b
				return true;
    1860:	2c c0       	rjmp	.+88     	; 0x18ba <udi_hid_setup+0x130>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1862:	90 76       	andi	r25, 0x60	; 96
    1864:	90 32       	cpi	r25, 0x20	; 32
    1866:	21 f5       	brne	.+72     	; 0x18b0 <udi_hid_setup+0x126>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    1868:	80 91 26 21 	lds	r24, 0x2126
    186c:	8a 30       	cpi	r24, 0x0A	; 10
    186e:	39 f0       	breq	.+14     	; 0x187e <udi_hid_setup+0xf4>
    1870:	8b 30       	cpi	r24, 0x0B	; 11
    1872:	51 f0       	breq	.+20     	; 0x1888 <udi_hid_setup+0xfe>
    1874:	89 30       	cpi	r24, 0x09	; 9
    1876:	f1 f4       	brne	.+60     	; 0x18b4 <udi_hid_setup+0x12a>

			case USB_REQ_HID_SET_REPORT:
				return setup_report();
    1878:	f9 01       	movw	r30, r18
    187a:	19 95       	eicall
    187c:	1e c0       	rjmp	.+60     	; 0x18ba <udi_hid_setup+0x130>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
    187e:	80 91 28 21 	lds	r24, 0x2128
    1882:	8c 93       	st	X, r24
				return true;
    1884:	81 e0       	ldi	r24, 0x01	; 1
    1886:	19 c0       	rjmp	.+50     	; 0x18ba <udi_hid_setup+0x130>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
    1888:	80 91 2b 21 	lds	r24, 0x212B
    188c:	90 91 2c 21 	lds	r25, 0x212C
    1890:	89 2b       	or	r24, r25
    1892:	91 f4       	brne	.+36     	; 0x18b8 <udi_hid_setup+0x12e>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
    1894:	80 91 27 21 	lds	r24, 0x2127
    1898:	db 01       	movw	r26, r22
    189a:	8c 93       	st	X, r24
				return true;
    189c:	81 e0       	ldi	r24, 0x01	; 1
    189e:	0d c0       	rjmp	.+26     	; 0x18ba <udi_hid_setup+0x130>
	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
		return false;
    18a0:	80 e0       	ldi	r24, 0x00	; 0
    18a2:	0b c0       	rjmp	.+22     	; 0x18ba <udi_hid_setup+0x130>
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	09 c0       	rjmp	.+18     	; 0x18ba <udi_hid_setup+0x130>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    18a8:	80 e0       	ldi	r24, 0x00	; 0
    18aa:	07 c0       	rjmp	.+14     	; 0x18ba <udi_hid_setup+0x130>
    18ac:	80 e0       	ldi	r24, 0x00	; 0
    18ae:	05 c0       	rjmp	.+10     	; 0x18ba <udi_hid_setup+0x130>
    18b0:	80 e0       	ldi	r24, 0x00	; 0
    18b2:	03 c0       	rjmp	.+6      	; 0x18ba <udi_hid_setup+0x130>
    18b4:	80 e0       	ldi	r24, 0x00	; 0
    18b6:	01 c0       	rjmp	.+2      	; 0x18ba <udi_hid_setup+0x130>
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
    18b8:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;	// Request not supported
}
    18ba:	df 91       	pop	r29
    18bc:	cf 91       	pop	r28
    18be:	08 95       	ret

000018c0 <sysclk_init>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    18c0:	0f 93       	push	r16
    18c2:	1f 93       	push	r17
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	00 d0       	rcall	.+0      	; 0x18ca <sysclk_init+0xa>
    18ca:	1f 92       	push	r1
    18cc:	cd b7       	in	r28, 0x3d	; 61
    18ce:	de b7       	in	r29, 0x3e	; 62
    18d0:	8f ef       	ldi	r24, 0xFF	; 255
    18d2:	80 93 70 00 	sts	0x0070, r24
    18d6:	80 93 71 00 	sts	0x0071, r24
    18da:	80 93 72 00 	sts	0x0072, r24
    18de:	80 93 73 00 	sts	0x0073, r24
    18e2:	80 93 74 00 	sts	0x0074, r24
    18e6:	80 93 75 00 	sts	0x0075, r24
    18ea:	80 93 76 00 	sts	0x0076, r24
    18ee:	61 e0       	ldi	r22, 0x01	; 1
    18f0:	81 e4       	ldi	r24, 0x41	; 65
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	a2 d0       	rcall	.+324    	; 0x1a3a <ccp_write_io>
    18f6:	6c e1       	ldi	r22, 0x1C	; 28
    18f8:	70 e0       	ldi	r23, 0x00	; 0
    18fa:	82 e0       	ldi	r24, 0x02	; 2
    18fc:	94 d0       	rcall	.+296    	; 0x1a26 <nvm_read_byte>
    18fe:	8a 83       	std	Y+2, r24	; 0x02
    1900:	6d e1       	ldi	r22, 0x1D	; 29
    1902:	70 e0       	ldi	r23, 0x00	; 0
    1904:	82 e0       	ldi	r24, 0x02	; 2
    1906:	8f d0       	rcall	.+286    	; 0x1a26 <nvm_read_byte>
    1908:	89 83       	std	Y+1, r24	; 0x01
    190a:	89 81       	ldd	r24, Y+1	; 0x01
    190c:	9a 81       	ldd	r25, Y+2	; 0x02
    190e:	01 96       	adiw	r24, 0x01	; 1
    1910:	21 f4       	brne	.+8      	; 0x191a <sysclk_init+0x5a>
    1912:	80 e4       	ldi	r24, 0x40	; 64
    1914:	93 e2       	ldi	r25, 0x23	; 35
    1916:	89 83       	std	Y+1, r24	; 0x01
    1918:	9a 83       	std	Y+2, r25	; 0x02
    191a:	89 81       	ldd	r24, Y+1	; 0x01
    191c:	9a 81       	ldd	r25, Y+2	; 0x02
    191e:	8b 83       	std	Y+3, r24	; 0x03
    1920:	9c 83       	std	Y+4, r25	; 0x04
    1922:	e0 e6       	ldi	r30, 0x60	; 96
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	82 83       	std	Z+2, r24	; 0x02
    1928:	8c 81       	ldd	r24, Y+4	; 0x04
    192a:	83 83       	std	Z+3, r24	; 0x03
    192c:	9f b7       	in	r25, 0x3f	; 63
    192e:	f8 94       	cli
    1930:	e0 e5       	ldi	r30, 0x50	; 80
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	82 60       	ori	r24, 0x02	; 2
    1938:	80 83       	st	Z, r24
    193a:	9f bf       	out	0x3f, r25	; 63
    193c:	81 81       	ldd	r24, Z+1	; 0x01
    193e:	81 ff       	sbrs	r24, 1
    1940:	fd cf       	rjmp	.-6      	; 0x193c <sysclk_init+0x7c>
    1942:	9f b7       	in	r25, 0x3f	; 63
    1944:	f8 94       	cli
    1946:	00 e5       	ldi	r16, 0x50	; 80
    1948:	10 e0       	ldi	r17, 0x00	; 0
    194a:	d8 01       	movw	r26, r16
    194c:	16 96       	adiw	r26, 0x06	; 6
    194e:	8c 91       	ld	r24, X
    1950:	16 97       	sbiw	r26, 0x06	; 6
    1952:	89 7f       	andi	r24, 0xF9	; 249
    1954:	16 96       	adiw	r26, 0x06	; 6
    1956:	8c 93       	st	X, r24
    1958:	16 97       	sbiw	r26, 0x06	; 6
    195a:	e0 e6       	ldi	r30, 0x60	; 96
    195c:	f0 e0       	ldi	r31, 0x00	; 0
    195e:	80 e8       	ldi	r24, 0x80	; 128
    1960:	85 83       	std	Z+5, r24	; 0x05
    1962:	8b eb       	ldi	r24, 0xBB	; 187
    1964:	86 83       	std	Z+6, r24	; 0x06
    1966:	16 96       	adiw	r26, 0x06	; 6
    1968:	8c 91       	ld	r24, X
    196a:	16 97       	sbiw	r26, 0x06	; 6
    196c:	84 60       	ori	r24, 0x04	; 4
    196e:	16 96       	adiw	r26, 0x06	; 6
    1970:	8c 93       	st	X, r24
    1972:	80 81       	ld	r24, Z
    1974:	81 60       	ori	r24, 0x01	; 1
    1976:	80 83       	st	Z, r24
    1978:	9f bf       	out	0x3f, r25	; 63
    197a:	61 e0       	ldi	r22, 0x01	; 1
    197c:	80 e4       	ldi	r24, 0x40	; 64
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	5c d0       	rcall	.+184    	; 0x1a3a <ccp_write_io>
    1982:	9f b7       	in	r25, 0x3f	; 63
    1984:	f8 94       	cli
    1986:	f8 01       	movw	r30, r16
    1988:	80 81       	ld	r24, Z
    198a:	8e 7f       	andi	r24, 0xFE	; 254
    198c:	80 83       	st	Z, r24
    198e:	9f bf       	out	0x3f, r25	; 63
    1990:	24 96       	adiw	r28, 0x04	; 4
    1992:	cd bf       	out	0x3d, r28	; 61
    1994:	de bf       	out	0x3e, r29	; 62
    1996:	df 91       	pop	r29
    1998:	cf 91       	pop	r28
    199a:	1f 91       	pop	r17
    199c:	0f 91       	pop	r16
    199e:	08 95       	ret

000019a0 <sysclk_enable_module>:
    19a0:	9f b7       	in	r25, 0x3f	; 63
    19a2:	f8 94       	cli
    19a4:	e8 2f       	mov	r30, r24
    19a6:	f0 e0       	ldi	r31, 0x00	; 0
    19a8:	e0 59       	subi	r30, 0x90	; 144
    19aa:	ff 4f       	sbci	r31, 0xFF	; 255
    19ac:	60 95       	com	r22
    19ae:	80 81       	ld	r24, Z
    19b0:	68 23       	and	r22, r24
    19b2:	60 83       	st	Z, r22
    19b4:	9f bf       	out	0x3f, r25	; 63
    19b6:	08 95       	ret

000019b8 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    19b8:	86 30       	cpi	r24, 0x06	; 6
    19ba:	11 f0       	breq	.+4      	; 0x19c0 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    19bc:	60 e0       	ldi	r22, 0x00	; 0
    19be:	01 c0       	rjmp	.+2      	; 0x19c2 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    19c0:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    19c2:	80 91 51 00 	lds	r24, 0x0051
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    19c6:	81 fd       	sbrc	r24, 1
    19c8:	26 c0       	rjmp	.+76     	; 0x1a16 <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    19ca:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    19cc:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    19ce:	e0 e5       	ldi	r30, 0x50	; 80
    19d0:	f0 e0       	ldi	r31, 0x00	; 0
    19d2:	80 81       	ld	r24, Z
    19d4:	82 60       	ori	r24, 0x02	; 2
    19d6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    19d8:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    19da:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    19dc:	81 ff       	sbrs	r24, 1
    19de:	fd cf       	rjmp	.-6      	; 0x19da <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    19e0:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    19e2:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    19e4:	a0 e5       	ldi	r26, 0x50	; 80
    19e6:	b0 e0       	ldi	r27, 0x00	; 0
    19e8:	16 96       	adiw	r26, 0x06	; 6
    19ea:	8c 91       	ld	r24, X
    19ec:	16 97       	sbiw	r26, 0x06	; 6
    19ee:	89 7f       	andi	r24, 0xF9	; 249
    19f0:	16 96       	adiw	r26, 0x06	; 6
    19f2:	8c 93       	st	X, r24
    19f4:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    19f6:	e0 e6       	ldi	r30, 0x60	; 96
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	80 e8       	ldi	r24, 0x80	; 128
    19fc:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    19fe:	8b eb       	ldi	r24, 0xBB	; 187
    1a00:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    1a02:	16 96       	adiw	r26, 0x06	; 6
    1a04:	8c 91       	ld	r24, X
    1a06:	16 97       	sbiw	r26, 0x06	; 6
    1a08:	84 60       	ori	r24, 0x04	; 4
    1a0a:	16 96       	adiw	r26, 0x06	; 6
    1a0c:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    1a0e:	80 81       	ld	r24, Z
    1a10:	81 60       	ori	r24, 0x01	; 1
    1a12:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a14:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    1a16:	63 60       	ori	r22, 0x03	; 3
    1a18:	84 e4       	ldi	r24, 0x44	; 68
    1a1a:	90 e0       	ldi	r25, 0x00	; 0
    1a1c:	0e d0       	rcall	.+28     	; 0x1a3a <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    1a1e:	60 e4       	ldi	r22, 0x40	; 64
    1a20:	80 e0       	ldi	r24, 0x00	; 0
    1a22:	be cf       	rjmp	.-132    	; 0x19a0 <sysclk_enable_module>
    1a24:	08 95       	ret

00001a26 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1a26:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    1a2a:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1a2c:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1a2e:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    1a32:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1a34:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1a38:	08 95       	ret

00001a3a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1a3a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1a3c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1a3e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1a40:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1a42:	60 83       	st	Z, r22
	ret                             // Return to caller
    1a44:	08 95       	ret

00001a46 <board_init>:
	 * specific board configuration, found in conf_board.h.
	 */
	
	
	//16MHz external crystal
	OSC_XOSCCTRL = OSC_FRQRANGE_12TO16_gc | OSC_XOSCSEL_XTAL_16KCLK_gc;
    1a46:	8b ec       	ldi	r24, 0xCB	; 203
    1a48:	80 93 52 00 	sts	0x0052, r24
	//Enable external oscillator
	OSC_CTRL |= OSC_XOSCEN_bm;
    1a4c:	e0 e5       	ldi	r30, 0x50	; 80
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	88 60       	ori	r24, 0x08	; 8
    1a54:	80 83       	st	Z, r24
	//Wait for clock stabilization
	while(!(OSC_STATUS & OSC_XOSCRDY_bm));
    1a56:	e1 e5       	ldi	r30, 0x51	; 81
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	83 ff       	sbrs	r24, 3
    1a5e:	fd cf       	rjmp	.-6      	; 0x1a5a <board_init+0x14>
	// Selects clock system as external clock
	// through change protection mechanism
	CCP = CCP_IOREG_gc;
    1a60:	88 ed       	ldi	r24, 0xD8	; 216
    1a62:	84 bf       	out	0x34, r24	; 52
	CLK_CTRL = CLK_SCLKSEL_XOSC_gc;
    1a64:	83 e0       	ldi	r24, 0x03	; 3
    1a66:	80 93 40 00 	sts	0x0040, r24
    1a6a:	08 95       	ret

00001a6c <__udivmodhi4>:
    1a6c:	aa 1b       	sub	r26, r26
    1a6e:	bb 1b       	sub	r27, r27
    1a70:	51 e1       	ldi	r21, 0x11	; 17
    1a72:	07 c0       	rjmp	.+14     	; 0x1a82 <__udivmodhi4_ep>

00001a74 <__udivmodhi4_loop>:
    1a74:	aa 1f       	adc	r26, r26
    1a76:	bb 1f       	adc	r27, r27
    1a78:	a6 17       	cp	r26, r22
    1a7a:	b7 07       	cpc	r27, r23
    1a7c:	10 f0       	brcs	.+4      	; 0x1a82 <__udivmodhi4_ep>
    1a7e:	a6 1b       	sub	r26, r22
    1a80:	b7 0b       	sbc	r27, r23

00001a82 <__udivmodhi4_ep>:
    1a82:	88 1f       	adc	r24, r24
    1a84:	99 1f       	adc	r25, r25
    1a86:	5a 95       	dec	r21
    1a88:	a9 f7       	brne	.-22     	; 0x1a74 <__udivmodhi4_loop>
    1a8a:	80 95       	com	r24
    1a8c:	90 95       	com	r25
    1a8e:	bc 01       	movw	r22, r24
    1a90:	cd 01       	movw	r24, r26
    1a92:	08 95       	ret

00001a94 <__tablejump2__>:
    1a94:	ee 0f       	add	r30, r30
    1a96:	ff 1f       	adc	r31, r31
    1a98:	88 1f       	adc	r24, r24
    1a9a:	8b bf       	out	0x3b, r24	; 59
    1a9c:	07 90       	elpm	r0, Z+
    1a9e:	f6 91       	elpm	r31, Z
    1aa0:	e0 2d       	mov	r30, r0
    1aa2:	19 94       	eijmp

00001aa4 <memcpy>:
    1aa4:	fb 01       	movw	r30, r22
    1aa6:	dc 01       	movw	r26, r24
    1aa8:	02 c0       	rjmp	.+4      	; 0x1aae <memcpy+0xa>
    1aaa:	01 90       	ld	r0, Z+
    1aac:	0d 92       	st	X+, r0
    1aae:	41 50       	subi	r20, 0x01	; 1
    1ab0:	50 40       	sbci	r21, 0x00	; 0
    1ab2:	d8 f7       	brcc	.-10     	; 0x1aaa <memcpy+0x6>
    1ab4:	08 95       	ret

00001ab6 <_exit>:
    1ab6:	f8 94       	cli

00001ab8 <__stop_program>:
    1ab8:	ff cf       	rjmp	.-2      	; 0x1ab8 <__stop_program>
