{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517910060859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517910060895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 09:41:00 2018 " "Processing started: Tue Feb 06 09:41:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517910060895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517910060895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultCal -c MultCal " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultCal -c MultCal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517910060895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1517910068619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/multcal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/multcal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultCal_tb " "Found entity 1: MultCal_tb" {  } { { "simulation/MultCal_tb.v" "" { Text "C:/FPGA_workspace/MultCal/simulation/MultCal_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517910169309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517910169309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcal.v 5 5 " "Found 5 design units, including 5 entities, in source file multcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultCal " "Found entity 1: MultCal" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517910169403 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiplier2by3 " "Found entity 2: Multiplier2by3" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517910169403 ""} { "Info" "ISGN_ENTITY_NAME" "3 SubModule1 " "Found entity 3: SubModule1" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517910169403 ""} { "Info" "ISGN_ENTITY_NAME" "4 SubModule2 " "Found entity 4: SubModule2" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517910169403 ""} { "Info" "ISGN_ENTITY_NAME" "5 FullAdder " "Found entity 5: FullAdder" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517910169403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517910169403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultCal " "Elaborating entity \"MultCal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1517910173152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier2by3 Multiplier2by3:inner " "Elaborating entity \"Multiplier2by3\" for hierarchy \"Multiplier2by3:inner\"" {  } { { "MultCal.v" "inner" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517910174863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubModule1 Multiplier2by3:inner\|SubModule1:compute_P1 " "Elaborating entity \"SubModule1\" for hierarchy \"Multiplier2by3:inner\|SubModule1:compute_P1\"" {  } { { "MultCal.v" "compute_P1" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517910174924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Multiplier2by3:inner\|SubModule1:compute_P1\|FullAdder:top " "Elaborating entity \"FullAdder\" for hierarchy \"Multiplier2by3:inner\|SubModule1:compute_P1\|FullAdder:top\"" {  } { { "MultCal.v" "top" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517910174969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubModule2 Multiplier2by3:inner\|SubModule2:compute_p2b " "Elaborating entity \"SubModule2\" for hierarchy \"Multiplier2by3:inner\|SubModule2:compute_p2b\"" {  } { { "MultCal.v" "compute_p2b" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517910175226 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1517910181630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1517910182540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1517910187669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517910187669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1517910191532 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1517910191532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1517910191532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1517910191532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517910191588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 09:43:11 2018 " "Processing ended: Tue Feb 06 09:43:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517910191588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517910191588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517910191588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517910191588 ""}
