
*** Running vivado
    with args -log bd_ref_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_ref_design_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Jan  9 17:39:04 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_ref_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/ip_repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top bd_ref_design_wrapper -part xcku060-ffva1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku060-ffva1517-2-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_dummy_adc_data_capture_0_0/bd_ref_design_dummy_adc_data_capture_0_0.dcp' for cell 'bd_ref_design_i/dummy_adc_data_capture_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_ref_design_system_ila_0_0.dcp' for cell 'bd_ref_design_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_util_vector_logic_0_0/bd_ref_design_util_vector_logic_0_0.dcp' for cell 'bd_ref_design_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/bd_ref_design_LRX_0_0.dcp' for cell 'bd_ref_design_i/lrx_hier/LRX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/bd_ref_design_clock_manager_0_0.dcp' for cell 'bd_ref_design_i/lrx_hier/clock_manager_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/bd_ref_design_jtag_axi_0_0.dcp' for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_util_vector_logic_1_0/bd_ref_design_util_vector_logic_1_0.dcp' for cell 'bd_ref_design_i/lrx_hier/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_axi_interconnect_0_imp_xbar_0/bd_ref_design_axi_interconnect_0_imp_xbar_0.dcp' for cell 'bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_axi_interconnect_0_imp_auto_pc_0/bd_ref_design_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2266.383 ; gain = 0.000 ; free physical = 12212 ; free virtual = 22865
INFO: [Netlist 29-17] Analyzing 1346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: bd_ref_design_i/lrx_hier/jtag_axi_0 UUID: 1702967c-7dd5-524a-96f0-7d664dafbd3c 
INFO: [Chipscope 16-324] Core: bd_ref_design_i/system_ila_0/inst/ila_lib UUID: 12fb6048-0baa-5d33-b069-6f7d45e325df 
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/mmcm_1/mmcm_1.xdc] for cell 'bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/mmcm_1/mmcm_1.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/mmcm_1/mmcm_1.xdc:54]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/mmcm_1/mmcm_1.xdc] for cell 'bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc] for cell 'bd_ref_design_i/lrx_hier/clock_manager_0/inst'
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i0/synced_async_rst_r_reg[*]/PRE' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:4]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i0/sync_clk_rst_fo_r_reg[*]/PRE' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:5]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i1/synced_async_rst_r_reg[*]/CLR' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i1/sync_clk_rst_fo_r_reg[*]/CLR' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i2/synced_async_rst_r_reg[*]/PRE' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:8]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i2/sync_clk_rst_fo_r_reg[*]/PRE' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:9]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i3/synced_async_rst_r_reg[*]/CLR' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:10]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'reset_sync_i3/sync_clk_rst_fo_r_reg[*]/CLR' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc:11]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/src/clk_man_xdc.xdc] for cell 'bd_ref_design_i/lrx_hier/clock_manager_0/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx3_Bank45/rx3_Bank45.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx3_Bank45/rx3_Bank45.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx1_Bank44/rx1_Bank44.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx1_Bank44/rx1_Bank44.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx0_Bank25/rx0_Bank25.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx0_Bank25/rx0_Bank25.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx2_Bank24/rx2_Bank24.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/rx2_Bank24/rx2_Bank24.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:9]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:9]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i1/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:10]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i2/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:11]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i3/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:12]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i4/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:13]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i5/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:14]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i6/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:15]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i7/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:16]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i8/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:17]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i9/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:18]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'sync_stage_i10/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:19]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:21]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/sync_stage_i2/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/sync_stage_i3/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:23]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/genblk2[*].Bank0_iod/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:24]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/genblk2[*].Bank0_iod/sync_stage_i1/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:25]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/genblk2[*].Bank0_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:26]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch0_i/genblk2[*].Bank0_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:27]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:29]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/sync_stage_i2/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:30]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/sync_stage_i3/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:31]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/genblk2[*].Bank1_iod/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/genblk2[*].Bank1_iod/sync_stage_i1/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/genblk2[*].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:34]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch1_i/genblk2[*].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:37]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/sync_stage_i2/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:38]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/sync_stage_i3/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/genblk2[*].Bank2_iod/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:40]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/genblk2[*].Bank2_iod/sync_stage_i1/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:41]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/genblk2[*].Bank2_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:42]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch2_i/genblk2[*].Bank2_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:43]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:46]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/sync_stage_i2/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:47]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/sync_stage_i3/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:48]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/genblk2[*].Bank3_iod/sync_stage_i0/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:49]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/genblk2[*].Bank3_iod/sync_stage_i1/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:50]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/genblk2[*].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:51]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ch3_i/genblk2[*].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[*]/D' matched to 'pin' objects. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc:52]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/LRX.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bd_ref_design_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bd_ref_design_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bd_ref_design_i/system_ila_0/inst/ila_lib/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bd_ref_design_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100m_p' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[0]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[1]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[2]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[3]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:12]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc]
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/src/fifo_generator_0_1/fifo_generator_0_1_clocks.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0'
INFO: [Project 1-1714] 32 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2928.082 ; gain = 0.000 ; free physical = 11707 ; free virtual = 22374
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 182 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL(x2)): 52 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

74 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2928.117 ; gain = 1287.891 ; free physical = 11708 ; free virtual = 22374
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1686] The version limit for your license is '2026.01' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2957.898 ; gain = 21.812 ; free physical = 11646 ; free virtual = 22314

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20b0d940d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2957.898 ; gain = 0.000 ; free physical = 11633 ; free virtual = 22301

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.664 ; gain = 0.000 ; free physical = 11284 ; free virtual = 21977
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3296.664 ; gain = 0.000 ; free physical = 11270 ; free virtual = 21963
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1de4558c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11270 ; free virtual = 21963
Phase 1.1 Core Generation And Design Setup | Checksum: 1de4558c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11270 ; free virtual = 21963

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1de4558c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11270 ; free virtual = 21963
Phase 1 Initialization | Checksum: 1de4558c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11270 ; free virtual = 21963

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1de4558c7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11269 ; free virtual = 21962

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1de4558c7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11269 ; free virtual = 21961
Phase 2 Timer Update And Timing Data Collection | Checksum: 1de4558c7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11269 ; free virtual = 21962

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 15 inverter(s) to 1926 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bd_ref_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27649d758

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11272 ; free virtual = 21964
Retarget | Checksum: 27649d758
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 134 cells
INFO: [Opt 31-1021] In phase Retarget, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 28937afee

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11272 ; free virtual = 21964
Constant propagation | Checksum: 28937afee
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 167 cells
INFO: [Opt 31-1021] In phase Constant propagation, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.664 ; gain = 0.000 ; free physical = 11271 ; free virtual = 21964
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.664 ; gain = 0.000 ; free physical = 11272 ; free virtual = 21965
Phase 5 Sweep | Checksum: 2855f2040

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3296.664 ; gain = 24.781 ; free physical = 11271 ; free virtual = 21964
Sweep | Checksum: 2855f2040
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 13164 cells
INFO: [Opt 31-1021] In phase Sweep, 1848 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 3 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 1de93787b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11272 ; free virtual = 21965
BUFG optimization | Checksum: 1de93787b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1de93787b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11272 ; free virtual = 21965
Shift Register Optimization | Checksum: 1de93787b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d449e5e5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11276 ; free virtual = 21969
Post Processing Netlist | Checksum: 1d449e5e5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 264bc9cf2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11276 ; free virtual = 21969

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3328.680 ; gain = 0.000 ; free physical = 11276 ; free virtual = 21969
Phase 9.2 Verifying Netlist Connectivity | Checksum: 264bc9cf2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11276 ; free virtual = 21969
Phase 9 Finalization | Checksum: 264bc9cf2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11276 ; free virtual = 21969
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |             134  |                                            108  |
|  Constant propagation         |               0  |             167  |                                             71  |
|  Sweep                        |               0  |           13164  |                                           1848  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            106  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 264bc9cf2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3328.680 ; gain = 56.797 ; free physical = 11276 ; free virtual = 21969

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for RIU_OR[0].riu_or_inst
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 198526d20

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11052 ; free virtual = 21749
Ending Power Optimization Task | Checksum: 198526d20

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3668.742 ; gain = 340.062 ; free physical = 11051 ; free virtual = 21749

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 198526d20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11051 ; free virtual = 21749
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/constraints/bd_ref_design_jtag_axi_0_0_impl.xdc] from IP /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/bd_ref_design_jtag_axi_0_0.xci
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/constraints/bd_ref_design_jtag_axi_0_0_impl.xdc] for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/constraints/bd_ref_design_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/constraints/bd_ref_design_jtag_axi_0_0_impl.xdc] for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11052 ; free virtual = 21749
Ending Netlist Obfuscation Task | Checksum: 20baf7e19

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11052 ; free virtual = 21749
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 3668.742 ; gain = 740.625 ; free physical = 11052 ; free virtual = 21749
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_ref_design_wrapper_drc_opted.rpt -pb bd_ref_design_wrapper_drc_opted.pb -rpx bd_ref_design_wrapper_drc_opted.rpx
Command: report_drc -file bd_ref_design_wrapper_drc_opted.rpt -pb bd_ref_design_wrapper_drc_opted.pb -rpx bd_ref_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11017 ; free virtual = 21718
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11017 ; free virtual = 21718
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11015 ; free virtual = 21718
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11010 ; free virtual = 21719
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11010 ; free virtual = 21719
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11006 ; free virtual = 21718
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11006 ; free virtual = 21718
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1686] The version limit for your license is '2026.01' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11008 ; free virtual = 21716
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 161716997

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11008 ; free virtual = 21716
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3668.742 ; gain = 0.000 ; free physical = 11007 ; free virtual = 21715

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19be83e6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4242.566 ; gain = 573.824 ; free physical = 10242 ; free virtual = 21095

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24ec8592f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4274.582 ; gain = 605.840 ; free physical = 10246 ; free virtual = 21100

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24ec8592f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4274.582 ; gain = 605.840 ; free physical = 10245 ; free virtual = 21100
Phase 1 Placer Initialization | Checksum: 24ec8592f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 4274.582 ; gain = 605.840 ; free physical = 10245 ; free virtual = 21100

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24deb8523

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4274.582 ; gain = 605.840 ; free physical = 10253 ; free virtual = 21108

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d7ee346a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4274.582 ; gain = 605.840 ; free physical = 10251 ; free virtual = 21107

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d7ee346a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4274.582 ; gain = 605.840 ; free physical = 10251 ; free virtual = 21106

Phase 2.4 Global Place Phase1
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.4 Global Place Phase1 | Checksum: 27842369e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:35 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10202 ; free virtual = 21065

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 3091e28fb

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10201 ; free virtual = 21063

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 690 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 298 nets or LUTs. Breaked 0 LUT, combined 298 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10202 ; free virtual = 21066

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            298  |                   298  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            298  |                   298  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d082c483

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10203 ; free virtual = 21068
Phase 2.5 Global Place Phase2 | Checksum: 1f8060be8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10205 ; free virtual = 21070
Phase 2 Global Placement | Checksum: 1f8060be8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10204 ; free virtual = 21070

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20b38dbba

Time (s): cpu = 00:01:32 ; elapsed = 00:00:39 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10204 ; free virtual = 21069

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1adb961df

Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10205 ; free virtual = 21070

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 108017f74

Time (s): cpu = 00:01:38 ; elapsed = 00:00:42 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10203 ; free virtual = 21068

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: e12d037e

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10212 ; free virtual = 21078

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 194a89edd

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10214 ; free virtual = 21080

Phase 3.3.4 Slice Area Swap

Phase 3.3.4.1 Slice Area Swap Initial
Phase 3.3.4.1 Slice Area Swap Initial | Checksum: 1664a0af5

Time (s): cpu = 00:02:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10211 ; free virtual = 21077
Phase 3.3.4 Slice Area Swap | Checksum: 1664a0af5

Time (s): cpu = 00:02:05 ; elapsed = 00:00:50 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10210 ; free virtual = 21076
Phase 3.3 Small Shape DP | Checksum: 1d6496050

Time (s): cpu = 00:02:12 ; elapsed = 00:00:52 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10210 ; free virtual = 21076

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e470c33b

Time (s): cpu = 00:02:13 ; elapsed = 00:00:53 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10206 ; free virtual = 21071

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f1be11cb

Time (s): cpu = 00:02:13 ; elapsed = 00:00:53 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10206 ; free virtual = 21072
Phase 3 Detail Placement | Checksum: 1f1be11cb

Time (s): cpu = 00:02:13 ; elapsed = 00:00:53 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10206 ; free virtual = 21072

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e20890b2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.808 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1768f51ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10217 ; free virtual = 21084
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f6a1911c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10216 ; free virtual = 21082
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e20890b2

Time (s): cpu = 00:02:30 ; elapsed = 00:00:58 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10215 ; free virtual = 21081

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.808. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18424d0e9

Time (s): cpu = 00:02:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10217 ; free virtual = 21084

Time (s): cpu = 00:02:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10217 ; free virtual = 21084
Phase 4.1 Post Commit Optimization | Checksum: 18424d0e9

Time (s): cpu = 00:02:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10216 ; free virtual = 21082
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10218 ; free virtual = 21084

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10e1afae2

Time (s): cpu = 00:02:33 ; elapsed = 00:01:00 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10218 ; free virtual = 21084

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10e1afae2

Time (s): cpu = 00:02:33 ; elapsed = 00:01:00 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10221 ; free virtual = 21087
Phase 4.3 Placer Reporting | Checksum: 10e1afae2

Time (s): cpu = 00:02:33 ; elapsed = 00:01:00 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10221 ; free virtual = 21087

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10221 ; free virtual = 21087

Time (s): cpu = 00:02:33 ; elapsed = 00:01:00 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10221 ; free virtual = 21087
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b802279

Time (s): cpu = 00:02:33 ; elapsed = 00:01:00 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10221 ; free virtual = 21087
Ending Placer Task | Checksum: 103bece2a

Time (s): cpu = 00:02:34 ; elapsed = 00:01:00 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10217 ; free virtual = 21083
156 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:02 . Memory (MB): peak = 4282.586 ; gain = 613.844 ; free physical = 10217 ; free virtual = 21084
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_ref_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10186 ; free virtual = 21053
INFO: [Vivado 12-24828] Executing command : report_io -file bd_ref_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10170 ; free virtual = 21037
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_ref_design_wrapper_utilization_placed.rpt -pb bd_ref_design_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10163 ; free virtual = 21040
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10139 ; free virtual = 21048
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10139 ; free virtual = 21048
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10149 ; free virtual = 21058
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10140 ; free virtual = 21052
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10140 ; free virtual = 21055
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10140 ; free virtual = 21055
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1686] The version limit for your license is '2026.01' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10167 ; free virtual = 21047
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.808 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10167 ; free virtual = 21055
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10138 ; free virtual = 21060
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10138 ; free virtual = 21060
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10138 ; free virtual = 21060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10130 ; free virtual = 21055
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10130 ; free virtual = 21057
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4282.586 ; gain = 0.000 ; free physical = 10130 ; free virtual = 21057
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1686] The version limit for your license is '2026.01' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 642bc2f0 ConstDB: 0 ShapeSum: 641150ab RouteDB: 3b81ba8f
Post Restoration Checksum: NetGraph: 38662732 | NumContArr: 4a5d5116 | Constraints: 32fb6449 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 17867d72e

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4350.973 ; gain = 68.387 ; free physical = 10046 ; free virtual = 20943

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17867d72e

Time (s): cpu = 00:01:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4351.973 ; gain = 69.387 ; free physical = 10045 ; free virtual = 20943

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17867d72e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4351.973 ; gain = 69.387 ; free physical = 10046 ; free virtual = 20943

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 291f5d364

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 4528.480 ; gain = 245.895 ; free physical = 9870 ; free virtual = 20768

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 213d06f00

Time (s): cpu = 00:01:47 ; elapsed = 00:01:20 . Memory (MB): peak = 4528.480 ; gain = 245.895 ; free physical = 9879 ; free virtual = 20777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.944  | TNS=0.000  | WHS=-0.846 | THS=-20.753|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16b506d08

Time (s): cpu = 00:02:04 ; elapsed = 00:01:24 . Memory (MB): peak = 4528.480 ; gain = 245.895 ; free physical = 9899 ; free virtual = 20797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.944  | TNS=0.000  | WHS=-1.316 | THS=-32.997|

Phase 2.5 Update Timing for Bus Skew | Checksum: 1cc19f634

Time (s): cpu = 00:02:04 ; elapsed = 00:01:24 . Memory (MB): peak = 4528.480 ; gain = 245.895 ; free physical = 9900 ; free virtual = 20798

Phase 2.6 Soft Constraint Pins - Fast Budgeting
Phase 2.6 Soft Constraint Pins - Fast Budgeting | Checksum: 1cc19f634

Time (s): cpu = 00:02:05 ; elapsed = 00:01:24 . Memory (MB): peak = 4528.480 ; gain = 245.895 ; free physical = 9892 ; free virtual = 20790

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00124899 %
  Global Horizontal Routing Utilization  = 0.000915378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 45926
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 40077
  Number of Partially Routed Nets     = 5849
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17b2385b7

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9837 ; free virtual = 20735

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 17b2385b7

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9837 ; free virtual = 20736

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17e41ec02

Time (s): cpu = 00:02:19 ; elapsed = 00:01:28 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9838 ; free virtual = 20736
Phase 4 Initial Routing | Checksum: 13b06161d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9837 ; free virtual = 20735

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6399
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=-0.318 | THS=-6.056 |

Phase 5.1 Global Iteration 0 | Checksum: 1be4de7f2

Time (s): cpu = 00:02:59 ; elapsed = 00:01:39 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9843 ; free virtual = 20742

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 17a1d3ab6

Time (s): cpu = 00:03:09 ; elapsed = 00:01:46 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9847 ; free virtual = 20747
Phase 5 Rip-up And Reroute | Checksum: 17a1d3ab6

Time (s): cpu = 00:03:09 ; elapsed = 00:01:46 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9847 ; free virtual = 20747

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 17a1d3ab6

Time (s): cpu = 00:03:09 ; elapsed = 00:01:46 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9847 ; free virtual = 20749

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 17a1d3ab6

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9844 ; free virtual = 20749
Phase 6 Delay and Skew Optimization | Checksum: 17a1d3ab6

Time (s): cpu = 00:03:10 ; elapsed = 00:01:46 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9842 ; free virtual = 20749

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=-0.318 | THS=-4.077 |

Phase 7.1 Hold Fix Iter | Checksum: 1fef7f979

Time (s): cpu = 00:03:17 ; elapsed = 00:01:48 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9851 ; free virtual = 20750

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2a12335a3

Time (s): cpu = 00:03:17 ; elapsed = 00:01:48 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9849 ; free virtual = 20749
Phase 7 Post Hold Fix | Checksum: 2a12335a3

Time (s): cpu = 00:03:17 ; elapsed = 00:01:48 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9849 ; free virtual = 20748

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.942608 %
  Global Horizontal Routing Utilization  = 0.95318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f3ed203a

Time (s): cpu = 00:03:20 ; elapsed = 00:01:48 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9850 ; free virtual = 20749

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f3ed203a

Time (s): cpu = 00:03:21 ; elapsed = 00:01:49 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9849 ; free virtual = 20749

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f3ed203a

Time (s): cpu = 00:03:23 ; elapsed = 00:01:50 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9841 ; free virtual = 20740

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f3ed203a

Time (s): cpu = 00:03:24 ; elapsed = 00:01:50 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9841 ; free virtual = 20740

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1f3ed203a

Time (s): cpu = 00:03:28 ; elapsed = 00:01:51 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9843 ; free virtual = 20743
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.447  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1f3ed203a

Time (s): cpu = 00:03:29 ; elapsed = 00:01:51 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9843 ; free virtual = 20743
Total Elapsed time in route_design: 111.3 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a58c80bc

Time (s): cpu = 00:03:29 ; elapsed = 00:01:51 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9848 ; free virtual = 20747
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a58c80bc

Time (s): cpu = 00:03:30 ; elapsed = 00:01:52 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9847 ; free virtual = 20747

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:30 ; elapsed = 00:01:52 . Memory (MB): peak = 4576.684 ; gain = 294.098 ; free physical = 9848 ; free virtual = 20748
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_ref_design_wrapper_drc_routed.rpt -pb bd_ref_design_wrapper_drc_routed.pb -rpx bd_ref_design_wrapper_drc_routed.rpx
Command: report_drc -file bd_ref_design_wrapper_drc_routed.rpt -pb bd_ref_design_wrapper_drc_routed.pb -rpx bd_ref_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_ref_design_wrapper_methodology_drc_routed.rpt -pb bd_ref_design_wrapper_methodology_drc_routed.pb -rpx bd_ref_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_ref_design_wrapper_methodology_drc_routed.rpt -pb bd_ref_design_wrapper_methodology_drc_routed.pb -rpx bd_ref_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_ref_design_wrapper_timing_summary_routed.rpt -pb bd_ref_design_wrapper_timing_summary_routed.pb -rpx bd_ref_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_ref_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_ref_design_wrapper_bus_skew_routed.rpt -pb bd_ref_design_wrapper_bus_skew_routed.pb -rpx bd_ref_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_ref_design_wrapper_route_status.rpt -pb bd_ref_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_ref_design_wrapper_power_routed.rpt -pb bd_ref_design_wrapper_power_summary_routed.pb -rpx bd_ref_design_wrapper_power_routed.rpx
Command: report_power -file bd_ref_design_wrapper_power_routed.rpt -pb bd_ref_design_wrapper_power_summary_routed.pb -rpx bd_ref_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
202 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_ref_design_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:02 ; elapsed = 00:00:17 . Memory (MB): peak = 4632.711 ; gain = 56.027 ; free physical = 9777 ; free virtual = 20697
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9768 ; free virtual = 20698
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9733 ; free virtual = 20694
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9733 ; free virtual = 20694
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9720 ; free virtual = 20688
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9721 ; free virtual = 20691
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9716 ; free virtual = 20689
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4632.711 ; gain = 0.000 ; free physical = 9716 ; free virtual = 20689
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/impl_1/bd_ref_design_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force bd_ref_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-1686] The version limit for your license is '2026.01' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_ref_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
214 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 4792.457 ; gain = 103.719 ; free physical = 9518 ; free virtual = 20480
INFO: [Common 17-206] Exiting Vivado at Fri Jan  9 17:44:18 2026...
