# CMOS Half Adder Design in Cadence Virtuoso

This repository presents the full-custom design and verification of a **CMOS Half Adder** using **Cadence Virtuoso**. The project includes schematic creation, symbol generation, layout design, DRC/LVS verification, RC parasitic extraction, transient simulation, and energy estimation for a single operation cycle.

---

## ğŸ“ Table of Contents  
- [ğŸ§© Schematic](#-schematic)  
- [ğŸ›ï¸ Symbol View](#-symbol-view)  
- [ğŸ§ª Testbench Setup](#-testbench-setup)  
- [ğŸ“ˆ Transient Simulation](#-transient-simulation)  
- [ğŸ§± Layout](#-layout)  
- [âœ… DRC and LVS Checks](#-drc-and-lvs-checks)  
- [ğŸ” Schematic vs Layout Matching](#-schematic-vs-layout-matching)  
- [ğŸ§  Parasitic Extraction (RCX)](#-parasitic-extraction-rcx)  
- [ğŸ§¾ AV Extracted View](#-av-extracted-view)  
- [âš¡ Energy Estimation](#-energy-estimation)  
- [ğŸ› ï¸ Tools Used](#-tools-used)  
- [ğŸ‘¤ Author](#-author)

---

## ğŸ§© Schematic  
The half adder is designed using CMOS logic to compute both **SUM** and **CARRY** outputs from two binary inputs.

![Schematic](./Schematic_HA.png)

---

## ğŸ›ï¸ Symbol View  
A symbol was generated from the schematic for hierarchical testbench use.

![Symbol](./Symbol_HA.png)

---

## ğŸ§ª Testbench Setup  
All four binary input combinations (`A`, `B`) were applied to verify the half adder behavior.

![Testbench](./Test_bench_setup_HA.png)

---

## ğŸ“ˆ Transient Simulation  
Transient analysis confirms correct logic for SUM (`A âŠ• B`) and CARRY (`A Â· B`) outputs.

![Transient](./Transient_Response_HA.png)

---

## ğŸ§± Layout  
The layout was drawn manually in Cadence Virtuoso, following 90nm design rules.

![Layout](./Layout.png)

---

## âœ… DRC and LVS Checks  

### âœ”ï¸ DRC (Design Rule Check)  
No design rule violations were found. Verified using **Assura**.

![DRC](./DRC_Clearance.png)

### âœ”ï¸ LVS (Layout vs Schematic)  
The layout matches the schematic netlist perfectly with no mismatches.

![LVS](./LVS_Clearance.png)

---

## ğŸ” Schematic vs Layout Matching  
Visual match verification between the layout and schematic to ensure complete functional alignment.

![Layout Match](./Layout_and_schematic_match.png)

---

## ğŸ§  Parasitic Extraction (RCX)  
Post-layout **resistor-capacitor (RC)** extraction was performed using **Assura RCX** for more accurate simulation.

![RCX](./RCX_Run.png)

---

## ğŸ§¾ AV Extracted View  
The **Annotated View** shows detailed parasitic resistances and capacitances mapped onto layout nets.

![AV Extracted View](./AV_Extracted_view_HA.png)

---

## âš¡ Energy Estimation  
Energy consumption was estimated using post-layout simulation data for one full switching cycle.

![Energy](./Energy_one_cycle_HA.png)

---

## ğŸ› ï¸ Tools Used  
- **Cadence Virtuoso** â€“ Schematic, Layout, Symbol Design  
- **Spectre** â€“ Transient Simulation  
- **Assura** â€“ DRC, LVS, and RCX  
- **ADE L** â€“ Simulation Control and Waveform Viewing

---

## ğŸ‘¤ Author  
**Ram Tripathi**
