params:
  - { name: RAM_OFFSET, value: "22'h10_0000" }
  - { name: PCM_OFFSET, value: "(`PCM_START-`JTFRAME_BA1_START)>>1" }
  - { name: SCR_OFFSET, value: "(`SCR_START-`JTFRAME_BA2_START)>>1" }
cores: wwfss
clocks:
  # main and mcu do not share the gate because they are in different clock domains
  # MC6809 module is problematic at 48MHz, hence using clk24
  # Not a problem for accuracy as there is an NMI based handshaking between main and mcu
  clk:
    - freq: 3579545
      outputs:
        - cen_fm
        - cen_fm2
    - freq: 1056000
      outputs:
        - cen_oki
audio:
  rsum: 6k
  channels:
    # temporary values
    - { name: pcm, module: jt6295, rsum: 10k, fir: fir_192k_4k.csv }
    - { name: fm,  module: jt51,   rsum: 40k, rc: [{ r: 1rout, c: 1.2n }]}
sdram:
  banks:
    - buses:
      - name: ram
        addr_width: 14
        data_width: 16
        din: main_dout
        rw: true
        offset: RAM_OFFSET
      - name: main
        addr_width: 18
        data_width: 16
    - buses:
      - name: snd
        addr_width: 15
        data_width: 8
      - name: pcm
        addr_width: 18
        data_width: 8
        offset: PCM_OFFSET
    - buses:
      - name: char
        addr_width: 17
        data_width: 32
        gfx_sort: hhvvv
      - name: scr
        addr_width: 19
        data_width: 32
        offset: SCR_OFFSET
        gfx_sort: hhvvvvx
    - buses:
      - name: obj
        addr_width: 21
        data_width: 32
        gfx_sort: hhvvvvx
bram:
  - name: cram
    addr_width: 11
    data_width: 16
    ioctl:
      save: true
      order: 0
    dual_port:
      name: main
      addr: "main_addr[11:2]"
      din:  "{2{main_dout[7:0]}}"
      dout: char16_dout
      we:   cram_we
      rw:   true
  - name: vram
    addr_width: 11
    data_width: 16
    ioctl:
      save: true
      order: 1
    dual_port:
      name: main
      addr: "main_addr[11:2]"
      din:  "{2{main_dout[7:0]}}"
      dout: scr16_dout
      we:   scr_we
      rw:   true
  - name: oram
    addr_width: 9
    data_width: 8
    ioctl:
      save: true
      order: 2
    dual_port:
      name: main
      addr: "main_addr[9:1]"
      din:  "main_dout[7:0]"
      we:   oram_we
      rw:   true
  - name: pal
    addr_width: 10
    data_width: 16
    ioctl:
      save: true
      order: 3
    dual_port:
      name: main
      addr: "main_addr[9:1]"
      we:   pal_we
      rw:   true