vendor_name = ModelSim
source_file = 1, C:/Users/ZLXWY/Desktop/expt/EDA/E02/sim/dchufaqi_tb.vhd
source_file = 1, C:/Users/ZLXWY/Desktop/expt/EDA/E02/rtl/dchufaqi.vhd
source_file = 1, C:/Users/ZLXWY/Desktop/expt/EDA/E02/prj/db/dchufaqi.cbx.xml
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = dchufaqi
instance = comp, \q~output , q~output, dchufaqi, 1
instance = comp, \clk~input , clk~input, dchufaqi, 1
instance = comp, \d~input , d~input, dchufaqi, 1
instance = comp, \q~reg0feeder , q~reg0feeder, dchufaqi, 1
instance = comp, \q~reg0 , q~reg0, dchufaqi, 1
