library ieee;
use ieee.std_logic_1164.all;
entity counter is
port(
	clk: in bit; --entrada de clock
	ld: in bit; --carrega os dados
	cnt: in bit; --decrementa o valor
	reset: in bit; --reseta 
	data: in integer range 15 downto 0; --entrada de dados
	tc: out bit; --indicativo de termino
	q: out integer range 15 downto 0); --saída de dados
end counter;
 
 
architecture comportamento of decrementador is
BEGIN PROCESS(clk,reset)
	VARIABLE qv: INTEGER RANGE 15 DOWNTO 0; --variável para a saida
BEGIN
	IF(reset='1')THEN
		qv:=15;
	ELSIF(clk'event and clk='1')THEN
		IF(ld='1')THEN
			qv := data;
		ELSE
			IF(qv < 0) THEN
				qv := 15;
			ELSE
				IF(cnt < '1') THEN
					qv := qv - 1;
					IF(qv = 0) THEN
						tc <= '1';
					ELSE
						tc <= '0';
					END IF;
				END IF;
			END IF;
		END IF;
	END IF;
	q <= qv;
END PROCESS;
 END;