<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_74B01FB9-4B5F-4768-8F55-70D579D61ADD"><title>SoundWire Large System: 4-Load Star (Device Down) Topology</title><body><section id="SECTION_B363E1FD-F71C-4D94-BE51-67851CE8F7DD"><fig id="FIG_soundwire_large_system__4-load_star_device_down_topology_diagram_1"><title>SoundWire Large System: 4-Load Star (Device Down) Topology Diagram</title><image href="FIG_soundwire large system_ 4-load star (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_soundwire_large_system__4-load_star_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_B363E1FD-F71C-4D94-BE51-67851CE8F7DD_1"><title>SoundWire Large System: 4-Load Star (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>0 Ω placeholder. </p><p>To be placed 10 mm to 15 mm from the first branch from CPU.</p></entry></row><row><entry><p>R2</p></entry><entry><p>0 Ω placeholder. </p><p>To be placed 5 mm to 10 mm from the device.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p /><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p /><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Length matching between branch (M3_1 &amp; M3_2)</p></entry><entry><p>10 mm</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>9.6 MHz</p></entry></row><row><entry><p>SoundWire ports supported</p></entry><entry><p>Port #0, Port #1, Port #2, Port #3.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>5.08 mm</p></entry></row><row><entry><p>CPU TX &amp; RX timing register configuration</p></entry><entry><p>For total length &lt; 571.5 mm:</p><p>[1] CLDS  = 5 Clock Period</p><p>[2] DODS/DODSE/DODSE2 = 10 Clock Period</p><p>[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period</p><p /><p>For total length ≥ 571.5 mm:</p><p>[1] CLDS  = 9 Clock Period</p><p>[2] DODS/DODSE/DODSE2 = 10 Clock Period</p><p>[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period</p><p /><p>Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>50 Ω, slew 11.</p></entry></row><row><entry><p>Device buffer driver strength &amp; resistor combination</p></entry><entry><p>1) Device buffer driver strength of 20 Ω ± 30% </p><p>2) Device series resistor of 91 Ω ± 5%</p><p /><p>Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</p></entry></row></tbody></tgroup></table><table id="TABLE_B363E1FD-F71C-4D94-BE51-67851CE8F7DD_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_338DF135-EAAF-4FBC-89F4-279F1A7BAD0F"><title>Segment Lengths</title><table id="TABLE_338DF135-EAAF-4FBC-89F4-279F1A7BAD0F_1"><title>SoundWire Large System: 4-Load Star (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>80</p></entry></row><row><entry><p>M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>10</p></entry></row><row><entry><p>M3</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>400</p></entry></row><row><entry><p>M4</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>20</p></entry></row><row><entry><p>M5</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>10</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 532.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 532.7 mm;​  2) Total topology length = 1022.7 mm.</p></section></body></topic>