# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../finalprac.srcs/sources_1/new/decoder2to4.vhd" \
"../../../../finalprac.srcs/sources_1/new/decoder4to16.vhd" \

# Do not sort compile order
nosort
