
---------- Begin Simulation Statistics ----------
final_tick                               172893665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329777                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696572                       # Number of bytes of host memory used
host_op_rate                                   329790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   303.24                       # Real time elapsed on the host
host_tick_rate                              570163141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172894                       # Number of seconds simulated
sim_ticks                                172893665000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.560929                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600444                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603540                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             281                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605437                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     606                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.457873                       # CPI: cycles per instruction
system.cpu.discardedOps                          2407                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37133408                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097125                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172864                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       236792635                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.289195                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        345787330                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       108994695                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1464419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2961930                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1496404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2994152                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            324                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1463988                       # Transaction distribution
system.membus.trans_dist::CleanEvict              431                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1496741                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1496741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4459441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4459441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189535936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189535936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497511                       # Request fanout histogram
system.membus.respLayer1.occupancy         7889163000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9416673000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2959723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4489736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4491901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191529920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191615424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1464743                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93695232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2962492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2962100     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    391      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2962492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2993318000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2245383992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1245496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      226                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 213                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                     226                       # number of overall hits
system.l2.demand_misses::.cpu.inst                616                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1496907                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               616                       # number of overall misses
system.l2.overall_misses::.cpu.data           1496907                       # number of overall misses
system.l2.overall_misses::total               1497523                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 119410629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119457056500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46427500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 119410629000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119457056500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1496920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1497749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1496920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1497749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.743064                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999849                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.743064                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999849                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75369.318182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79771.574988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79769.764137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75369.318182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79771.574988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79769.764137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1463988                       # number of writebacks
system.l2.writebacks::total                   1463988                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1496899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1496899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497511                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 104441079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104481128000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 104441079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104481128000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.738239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.738239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65439.542484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69771.627211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69769.856782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65439.542484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69771.627211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69769.856782                       # average overall mshr miss latency
system.l2.replacements                        1464743                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1495735                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1495735                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1495735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1495735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          468                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              468                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          468                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          468                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1496741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1496741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 119397537000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  119397537000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79771.675260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79771.675260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1496741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1496741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 104430127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 104430127000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69771.675260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69771.675260                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46427500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46427500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.743064                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.743064                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75369.318182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75369.318182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40049000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40049000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.738239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65439.542484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65439.542484                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13092000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13092000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.927374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78867.469880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78867.469880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10952000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10952000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.882682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.882682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69316.455696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69316.455696                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32430.597900                       # Cycle average of tags in use
system.l2.tags.total_refs                     2994073                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        12.026230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32418.571670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989703                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25450191                       # Number of tag accesses
system.l2.tags.data_accesses                 25450191                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95801536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95840704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93695232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93695232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1496899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1463988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1463988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            226544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         554106687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             554333231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       226544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           226544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      541924032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            541924032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      541924032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           226544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        554106687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1096257263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1463988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000510800500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        91495                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        91495                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4409559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1375952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1463988                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1463988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14753158250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7487555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42831489500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9851.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28601.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1382319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1359855                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1463988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1497365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       219305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    864.251412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   726.282496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.585242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15556      7.09%      7.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4061      1.85%      8.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8228      3.75%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4241      1.93%     14.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6002      2.74%     17.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6130      2.80%     20.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4878      2.22%     22.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19013      8.67%     31.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151196     68.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        91495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.367124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.315348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        91493    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         91495                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        91495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.033385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91470     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         91495                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95840704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93694080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95840704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93695232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       554.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       541.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    554.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    541.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172893624000                       # Total gap between requests
system.mem_ctrls.avgGap                      58380.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95801536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93694080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 226543.870187493565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 554106687.483315229416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 541917368.690171480179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1496899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1463988                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15011250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42816478250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4193245866750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24528.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28603.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2864262.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            782815320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            416072415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5346467700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13647466560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41183438220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31710377280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96908512695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.509332                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  81315134250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5773040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85805490750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            783036660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            416190060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5345760840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3820048200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13647466560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41165160030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31725769440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        96903431790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.479945                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81355253750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5773040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  85765371250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7790602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7790602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7790602                       # number of overall hits
system.cpu.icache.overall_hits::total         7790602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          829                       # number of overall misses
system.cpu.icache.overall_misses::total           829                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50798500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50798500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50798500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50798500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7791431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7791431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7791431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7791431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61276.839566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61276.839566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61276.839566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61276.839566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          507                       # number of writebacks
system.cpu.icache.writebacks::total               507                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          829                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49969500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49969500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49969500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49969500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60276.839566                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60276.839566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60276.839566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60276.839566                       # average overall mshr miss latency
system.cpu.icache.replacements                    507                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7790602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7790602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           829                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50798500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50798500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7791431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7791431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61276.839566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61276.839566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49969500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49969500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60276.839566                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60276.839566                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           321.961208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7791431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9398.589867                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   321.961208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.628830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.628830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7792260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7792260                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58079935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58079935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58079963                       # number of overall hits
system.cpu.dcache.overall_hits::total        58079963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2993643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2993643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2993654                       # number of overall misses
system.cpu.dcache.overall_misses::total       2993654                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 238208400500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 238208400500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 238208400500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 238208400500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073578                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073578                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073617                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073617                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79571.411989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79571.411989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79571.119608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79571.119608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1495735                       # number of writebacks
system.cpu.dcache.writebacks::total           1495735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1496912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1496912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1496920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1496920                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 121655512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121655512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 121656165500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121656165500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81270.984868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81270.984868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81270.986759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81270.986759                       # average overall mshr miss latency
system.cpu.dcache.replacements                1495896                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75042.105263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75042.105263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75225.146199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75225.146199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10180687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10180687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2993453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2993453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 238194142500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 238194142500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79571.699472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79571.699472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 121642649000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 121642649000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81271.675594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81271.675594                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.414037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59576911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1496920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.799663                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.414037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123644210                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123644210                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172893665000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
