# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ese-2.1.srcs/sources_1/new/machine_M.vhd" \
"../../../../ese-2.1.srcs/sources_1/new/rom_generic.vhd" \
"../../../../ese-2.1.srcs/sources_1/new/system_S.vhd" \
"../../../../ese-2.1.srcs/sim_1/new/testbench_S.vhd" \

# Do not sort compile order
nosort
