# RISC-V Single Cycle Processor (RV32I) - Verilog Implementation
This repository contains the Verilog design, testbenches, and simulation files for a modular, single-cycle RISC-V processor implementing the RV32I base instruction set architecture.

The project was developed as part of my internship at Solid State Physics Laboratory (SSPL), Defence Research and Development Organisation (DRDO), Delhi, and as a part of academic learning at National Institute of Technology, Raipur.

ğŸ“¦ Repository Contents
  â— src/ â€” All Verilog source files for the processor design.
  â— tb/ â€” Testbenches for individual modules and the top-level processor.
  â—ğŸ“„ Documentation
  For a comprehensive explanation of the architecture, design approach, instruction set, and defence applications of this project, refer to:
    >Divyanshi_RISC-V.pdf â€” ğŸ“„ Detailed presentation explaining the complete design, datapath, instruction set, execution flow, and defence applications.
    >schematic.pdf â€” ğŸ—‚ï¸ Schematic diagram of the complete top-level processor generated from Vivado.
â— README.md â€” This file.

âš™ï¸ Project Highlights
âœ… Complete Verilog implementation of a single-cycle RV32I processor
âœ… Modular design with clean separation of datapath and control logic
âœ… Simulation and verification using Icarus Verilog and GTKWave
âœ… Hardware schematic generated using Xilinx Vivado
âœ… Detailed presentation explaining processor architecture, execution flow, and defence relevance

ğŸ“Š Features
Implements all 47 RV32I instructions:
Arithmetic, Logic, Load/Store, Branch, Jump, Immediate instructions
Supports:
Instruction Memory
Data Memory
32 General-Purpose Registers
Immediate Generator
ALU with Control Logic
Suitable for academic and research purposes

ğŸ›  Tools Used
Verilog HDL
Icarus Verilog â€” Simulation
GTKWave â€” Waveform visualization
Xilinx Vivado â€” RTL analysis, Schematic generation
