

================================================================
== Vivado HLS Report for 'Write_O_ALL'
================================================================
* Date:           Sun Feb 28 10:35:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.627 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|      261| 0.270 us | 2.610 us |   27|  261|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |       26|      260|        26|          -|          -| 1 ~ 10 |    no    |
        | + Loop 1.1      |       24|       24|         6|          -|          -|       4|    no    |
        |  ++ Loop 1.1.1  |        4|        4|         1|          -|          -|       4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_3_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_2_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chout_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%cho_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cho)" [conv_v1.cpp:101]   --->   Operation 24 'read' 'cho_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%p_chout_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chout_s)" [conv_v1.cpp:108]   --->   Operation 25 'read' 'p_chout_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %cho_read to i10" [conv_v1.cpp:103]   --->   Operation 26 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:103]   --->   Operation 27 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:103]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%col_0_i_i = phi i31 [ 0, %entry ], [ %col, %hls_label_6_end ]"   --->   Operation 29 'phi' 'col_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i31 %col_0_i_i to i32" [conv_v1.cpp:103]   --->   Operation 30 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln103 = icmp slt i32 %zext_ln103, %p_c_read" [conv_v1.cpp:103]   --->   Operation 31 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%col = add i31 %col_0_i_i, 1" [conv_v1.cpp:103]   --->   Operation 32 'add' 'col' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %hls_label_6_begin, label %.exit" [conv_v1.cpp:103]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [conv_v1.cpp:103]   --->   Operation 34 'specregionbegin' 'tmp_1_i_i' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:104]   --->   Operation 35 'speclooptripcount' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.65ns)   --->   "br label %.loopexit" [conv_v1.cpp:105]   --->   Operation 36 'br' <Predicate = (icmp_ln103)> <Delay = 0.65>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.62>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ 0, %hls_label_6_begin ], [ %i, %.loopexit.loopexit ]"   --->   Operation 38 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %i_0_i_i to i32" [conv_v1.cpp:105]   --->   Operation 39 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln105 = icmp eq i3 %i_0_i_i, -4" [conv_v1.cpp:105]   --->   Operation 40 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.67ns)   --->   "%i = add i3 %i_0_i_i, 1" [conv_v1.cpp:105]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %hls_label_6_end, label %.preheader.i.i.preheader" [conv_v1.cpp:105]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i3 %i_0_i_i to i2" [conv_v1.cpp:107]   --->   Operation 44 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.42ns)   --->   "%mul_ln108 = mul i32 %p_c_read, %zext_ln105" [conv_v1.cpp:108]   --->   Operation 45 'mul' 'mul_ln108' <Predicate = (!icmp_ln105)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (3.42ns)   --->   "%mul_ln108_1 = mul i32 %mul_ln108, %p_chout_read" [conv_v1.cpp:108]   --->   Operation 46 'mul' 'mul_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %mul_ln108_1 to i10" [conv_v1.cpp:108]   --->   Operation 47 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln108 = add i10 %trunc_ln103, %trunc_ln108" [conv_v1.cpp:108]   --->   Operation 48 'add' 'add_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.65ns)   --->   "br label %.preheader.i.i" [conv_v1.cpp:106]   --->   Operation 49 'br' <Predicate = (!icmp_ln105)> <Delay = 0.65>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_1_i_i)" [conv_v1.cpp:111]   --->   Operation 50 'specregionend' 'empty' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:103]   --->   Operation 51 'br' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i3 [ %j, %branch020.i.i ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 52 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln106 = icmp eq i3 %j_0_i_i, -4" [conv_v1.cpp:106]   --->   Operation 53 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 54 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.67ns)   --->   "%j = add i3 %j_0_i_i, 1" [conv_v1.cpp:106]   --->   Operation 55 'add' 'j' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %.loopexit.loopexit, label %1" [conv_v1.cpp:106]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i3 %j_0_i_i to i10" [conv_v1.cpp:107]   --->   Operation 57 'zext' 'zext_ln148' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = trunc i3 %j_0_i_i to i2" [conv_v1.cpp:107]   --->   Operation 58 'trunc' 'trunc_ln149_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln149, label %branch3.i.i [
    i2 0, label %branch0.i.i
    i2 1, label %branch1.i.i
    i2 -2, label %branch2.i.i
  ]" [conv_v1.cpp:107]   --->   Operation 59 'switch' <Predicate = (!icmp_ln106)> <Delay = 0.72>
ST_4 : Operation 60 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln149_1, label %branch11.i.i [
    i2 0, label %branch8.i.i
    i2 1, label %branch9.i.i
    i2 -2, label %branch10.i.i
  ]" [conv_v1.cpp:107]   --->   Operation 60 'switch' <Predicate = (!icmp_ln106 & trunc_ln149 == 2)> <Delay = 0.72>
ST_4 : Operation 61 [1/1] (1.83ns)   --->   "%tmp_15 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_2_V)" [conv_v1.cpp:107]   --->   Operation 61 'read' 'tmp_15' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 62 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 2)> <Delay = 1.12>
ST_4 : Operation 63 [1/1] (1.83ns)   --->   "%tmp_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_1_V)" [conv_v1.cpp:107]   --->   Operation 63 'read' 'tmp_14' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 64 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 64 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 1)> <Delay = 1.12>
ST_4 : Operation 65 [1/1] (1.83ns)   --->   "%tmp_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_0_V)" [conv_v1.cpp:107]   --->   Operation 65 'read' 'tmp_13' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 0)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 66 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 66 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 0)> <Delay = 1.12>
ST_4 : Operation 67 [1/1] (1.83ns)   --->   "%tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_2_3_V)" [conv_v1.cpp:107]   --->   Operation 67 'read' 'tmp_12' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 68 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 68 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 2 & trunc_ln149_1 == 3)> <Delay = 1.12>
ST_4 : Operation 69 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln149_1, label %branch7.i.i [
    i2 0, label %branch4.i.i
    i2 1, label %branch5.i.i
    i2 -2, label %branch6.i.i
  ]" [conv_v1.cpp:107]   --->   Operation 69 'switch' <Predicate = (!icmp_ln106 & trunc_ln149 == 1)> <Delay = 0.72>
ST_4 : Operation 70 [1/1] (1.83ns)   --->   "%tmp_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_2_V)" [conv_v1.cpp:107]   --->   Operation 70 'read' 'tmp_11' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 71 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 2)> <Delay = 1.12>
ST_4 : Operation 72 [1/1] (1.83ns)   --->   "%tmp_10 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_1_V)" [conv_v1.cpp:107]   --->   Operation 72 'read' 'tmp_10' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 73 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 73 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 1)> <Delay = 1.12>
ST_4 : Operation 74 [1/1] (1.83ns)   --->   "%tmp_9 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_0_V)" [conv_v1.cpp:107]   --->   Operation 74 'read' 'tmp_9' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 0)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 75 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 75 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 0)> <Delay = 1.12>
ST_4 : Operation 76 [1/1] (1.83ns)   --->   "%tmp_8 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_1_3_V)" [conv_v1.cpp:107]   --->   Operation 76 'read' 'tmp_8' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 77 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 77 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 1 & trunc_ln149_1 == 3)> <Delay = 1.12>
ST_4 : Operation 78 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln149_1, label %branch324.i.i [
    i2 0, label %branch021.i.i
    i2 1, label %branch122.i.i
    i2 -2, label %branch223.i.i
  ]" [conv_v1.cpp:107]   --->   Operation 78 'switch' <Predicate = (!icmp_ln106 & trunc_ln149 == 0)> <Delay = 0.72>
ST_4 : Operation 79 [1/1] (1.83ns)   --->   "%tmp_7 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_2_V)" [conv_v1.cpp:107]   --->   Operation 79 'read' 'tmp_7' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 80 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 80 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 2)> <Delay = 1.12>
ST_4 : Operation 81 [1/1] (1.83ns)   --->   "%tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_1_V)" [conv_v1.cpp:107]   --->   Operation 81 'read' 'tmp_6' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 82 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 1)> <Delay = 1.12>
ST_4 : Operation 83 [1/1] (1.83ns)   --->   "%tmp_5 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_0_V)" [conv_v1.cpp:107]   --->   Operation 83 'read' 'tmp_5' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 0)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 84 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 84 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 0)> <Delay = 1.12>
ST_4 : Operation 85 [1/1] (1.83ns)   --->   "%tmp_4 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_0_3_V)" [conv_v1.cpp:107]   --->   Operation 85 'read' 'tmp_4' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 86 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 86 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 0 & trunc_ln149_1 == 3)> <Delay = 1.12>
ST_4 : Operation 87 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln149_1, label %branch15.i.i [
    i2 0, label %branch12.i.i
    i2 1, label %branch13.i.i
    i2 -2, label %branch14.i.i
  ]" [conv_v1.cpp:107]   --->   Operation 87 'switch' <Predicate = (!icmp_ln106 & trunc_ln149 == 3)> <Delay = 0.72>
ST_4 : Operation 88 [1/1] (1.83ns)   --->   "%tmp_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_2_V)" [conv_v1.cpp:107]   --->   Operation 88 'read' 'tmp_3' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 89 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 89 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 2)> <Delay = 1.12>
ST_4 : Operation 90 [1/1] (1.83ns)   --->   "%tmp_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_1_V)" [conv_v1.cpp:107]   --->   Operation 90 'read' 'tmp_2' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 91 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 91 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 1)> <Delay = 1.12>
ST_4 : Operation 92 [1/1] (1.83ns)   --->   "%tmp_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_0_V)" [conv_v1.cpp:107]   --->   Operation 92 'read' 'tmp_1' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 0)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 93 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 93 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 0)> <Delay = 1.12>
ST_4 : Operation 94 [1/1] (1.83ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %O_3_3_V)" [conv_v1.cpp:107]   --->   Operation 94 'read' 'tmp' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 3)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 95 [1/1] (1.12ns)   --->   "br label %branch020.i.i" [conv_v1.cpp:107]   --->   Operation 95 'br' <Predicate = (!icmp_ln106 & trunc_ln149 == 3 & trunc_ln149_1 == 3)> <Delay = 1.12>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%O_temp = phi float [ %tmp_4, %branch324.i.i ], [ %tmp_7, %branch223.i.i ], [ %tmp_6, %branch122.i.i ], [ %tmp_5, %branch021.i.i ], [ %tmp_8, %branch7.i.i ], [ %tmp_11, %branch6.i.i ], [ %tmp_10, %branch5.i.i ], [ %tmp_9, %branch4.i.i ], [ %tmp_12, %branch11.i.i ], [ %tmp_15, %branch10.i.i ], [ %tmp_14, %branch9.i.i ], [ %tmp_13, %branch8.i.i ], [ %tmp, %branch15.i.i ], [ %tmp_3, %branch14.i.i ], [ %tmp_2, %branch13.i.i ], [ %tmp_1, %branch12.i.i ]"   --->   Operation 96 'phi' 'O_temp' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%Out_buf_cho_load = load i32* @Out_buf_cho, align 4" [conv_v1.cpp:108]   --->   Operation 97 'load' 'Out_buf_cho_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.01ns)   --->   "%sub_ln108 = sub nsw i32 %zext_ln103, %Out_buf_cho_load" [conv_v1.cpp:108]   --->   Operation 98 'sub' 'sub_ln108' <Predicate = (!icmp_ln106)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (3.42ns)   --->   "%mul_ln108_2 = mul nsw i32 %p_chout_read, %sub_ln108" [conv_v1.cpp:108]   --->   Operation 99 'mul' 'mul_ln108_2' <Predicate = (!icmp_ln106)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i32 %mul_ln108_2 to i10" [conv_v1.cpp:108]   --->   Operation 100 'trunc' 'trunc_ln108_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_1 = add i10 %trunc_ln108_1, %zext_ln148" [conv_v1.cpp:108]   --->   Operation 101 'add' 'add_ln108_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln108_2 = add i10 %add_ln108_1, %add_ln108" [conv_v1.cpp:108]   --->   Operation 102 'add' 'add_ln108_2' <Predicate = (!icmp_ln106)> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i10 %add_ln108_2 to i64" [conv_v1.cpp:108]   --->   Operation 103 'sext' 'sext_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%Out_buf_addr = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln108" [conv_v1.cpp:108]   --->   Operation 104 'getelementptr' 'Out_buf_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.23ns)   --->   "store float %O_temp, float* %Out_buf_addr, align 4" [conv_v1.cpp:108]   --->   Operation 105 'store' <Predicate = (!icmp_ln106)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [conv_v1.cpp:106]   --->   Operation 106 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 107 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'cho' (conv_v1.cpp:101) [42]  (1.84 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', conv_v1.cpp:103) [48]  (0 ns)
	'add' operation ('col', conv_v1.cpp:103) [51]  (1.01 ns)

 <State 3>: 7.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv_v1.cpp:105) [58]  (0 ns)
	'mul' operation ('mul_ln108', conv_v1.cpp:108) [66]  (3.42 ns)
	'mul' operation ('mul_ln108_1', conv_v1.cpp:108) [67]  (3.42 ns)
	'add' operation ('add_ln108', conv_v1.cpp:108) [69]  (0.787 ns)

 <State 4>: 6.63ns
The critical path consists of the following:
	'load' operation ('Out_buf_cho_load', conv_v1.cpp:108) on global variable 'Out_buf_cho' [139]  (0 ns)
	'sub' operation ('sub_ln108', conv_v1.cpp:108) [140]  (1.02 ns)
	'mul' operation ('mul_ln108_2', conv_v1.cpp:108) [141]  (3.42 ns)
	'add' operation ('add_ln108_1', conv_v1.cpp:108) [143]  (0 ns)
	'add' operation ('add_ln108_2', conv_v1.cpp:108) [144]  (0.96 ns)
	'getelementptr' operation ('Out_buf_addr', conv_v1.cpp:108) [146]  (0 ns)
	'store' operation ('store_ln108', conv_v1.cpp:108) of variable 'tmp' on array 'Out_buf' [147]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
