0.7
2020.2
May 22 2025
00:13:55
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Control_bus_tb.v,1766771697,verilog,,,,Control_bus_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Counter_4bit_tb.v,1766766510,verilog,,,,Counter_4bit_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/D_ff_tb.v,1766776103,verilog,,,,D_ff_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Generic_decoder_tb.v,1766766390,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Seq_counter.v,,Generic_decoder_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Generic_encoder_tb.v,1766770411,verilog,,,,Generic_encoder_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/JK_ff_tb.v,1766777139,verilog,,,,JK_ff_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Seq_counter_tb.v,1766765317,verilog,,,,Seq_counter_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/generic_mux_tb.v,1766771148,verilog,,,,generic_mux_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/generic_reg_tb.v,1766953137,verilog,,,,generic_reg_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/interrupt_tb.v,1766956375,verilog,,,,interrupt_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/memory_tb.v,1766769283,verilog,,,,memory_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/reg_file_tb.v,1766954714,verilog,,,,reg_file_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Control_bus.v,1766771577,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Generic_encoder.v,,Control_bus,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Counter_4bit.v,1766766484,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Generic_decoder.v,,Counter_4bit,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/D_ff.v,1766775548,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/D_ff_tb.v,,D_ff,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Generic_Reg.v,1766952966,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Reg_File.v,,Generic_Reg,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Generic_decoder.v,1766766330,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Seq_counter.v,,Generic_decoder,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Generic_encoder.v,1766770204,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/generic_mux.v,,Generic_encoder,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Interrupt.v,1766956165,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/JK_ff.v,,Interrupt,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/JK_ff.v,1766777324,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/interrupt_tb.v,,JK_ff,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Reg_File.v,1766954404,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/reg_file_tb.v,,Reg_File,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/Seq_counter.v,1766767107,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Seq_counter_tb.v,,Seq_counter,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/generic_mux.v,1766770810,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/Control_bus_tb.v,,generic_mux,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sources_1/new/memory.v,1766768691,verilog,,D:/Career tracks/Digial_IC/07-IcDesign_Projects/08-Mano_Design/Computer_8bits/Computer_8bits.srcs/sim_1/new/memory_tb.v,,memory,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
