// Seed: 3130881020
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input id_7
);
  assign id_4 = id_0;
  logic id_8 = 1;
  type_13(
      1, id_0
  );
  logic id_9;
endmodule
