DEFINED_PHASES=unpack
DESCRIPTION=VHDL synthesis (based on ghdl)
EAPI=8
HOMEPAGE=https://ghdl.github.io/ghdl/using/Synthesis.html
KEYWORDS=~amd64
SLOT=0
SRC_URI=https://github.com/ghdl/ghdl-yosys-plugin/archive/0c4740a4f8f1e615cc587b3cd3849fa23a623862.tar.gz
_md5_=fb746ead9084c0aeccfb71f8219a2324
