{
  "module_name": "radeon_asic.h",
  "hash_id": "5b93fdc4742220bb0ca9576f93aabea67fa77a906749ac8726764c8a46691e21",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/radeon_asic.h",
  "human_readable_source": " \n#ifndef __RADEON_ASIC_H__\n#define __RADEON_ASIC_H__\n\n \nuint32_t radeon_legacy_get_engine_clock(struct radeon_device *rdev);\nvoid radeon_legacy_set_engine_clock(struct radeon_device *rdev, uint32_t eng_clock);\nuint32_t radeon_legacy_get_memory_clock(struct radeon_device *rdev);\nvoid radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);\n\nuint32_t radeon_atom_get_engine_clock(struct radeon_device *rdev);\nvoid radeon_atom_set_engine_clock(struct radeon_device *rdev, uint32_t eng_clock);\nuint32_t radeon_atom_get_memory_clock(struct radeon_device *rdev);\nvoid radeon_atom_set_memory_clock(struct radeon_device *rdev, uint32_t mem_clock);\nvoid radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);\n\nvoid atombios_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level);\nu8 atombios_get_backlight_level(struct radeon_encoder *radeon_encoder);\nvoid radeon_legacy_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level);\nu8 radeon_legacy_get_backlight_level(struct radeon_encoder *radeon_encoder);\n\n \nstruct r100_mc_save {\n\tu32\tGENMO_WT;\n\tu32\tCRTC_EXT_CNTL;\n\tu32\tCRTC_GEN_CNTL;\n\tu32\tCRTC2_GEN_CNTL;\n\tu32\tCUR_OFFSET;\n\tu32\tCUR2_OFFSET;\n};\nint r100_init(struct radeon_device *rdev);\nvoid r100_fini(struct radeon_device *rdev);\nint r100_suspend(struct radeon_device *rdev);\nint r100_resume(struct radeon_device *rdev);\nvoid r100_vga_set_state(struct radeon_device *rdev, bool state);\nbool r100_gpu_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nint r100_asic_reset(struct radeon_device *rdev, bool hard);\nu32 r100_get_vblank_counter(struct radeon_device *rdev, int crtc);\nvoid r100_pci_gart_tlb_flush(struct radeon_device *rdev);\nuint64_t r100_pci_gart_get_page_entry(uint64_t addr, uint32_t flags);\nvoid r100_pci_gart_set_page(struct radeon_device *rdev, unsigned i,\n\t\t\t    uint64_t entry);\nvoid r100_ring_start(struct radeon_device *rdev, struct radeon_ring *ring);\nint r100_irq_set(struct radeon_device *rdev);\nint r100_irq_process(struct radeon_device *rdev);\nvoid r100_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t  struct radeon_fence *fence);\nbool r100_semaphore_ring_emit(struct radeon_device *rdev,\n\t\t\t      struct radeon_ring *cp,\n\t\t\t      struct radeon_semaphore *semaphore,\n\t\t\t      bool emit_wait);\nint r100_cs_parse(struct radeon_cs_parser *p);\nvoid r100_pll_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nuint32_t r100_pll_rreg(struct radeon_device *rdev, uint32_t reg);\nstruct radeon_fence *r100_copy_blit(struct radeon_device *rdev,\n\t\t\t\t    uint64_t src_offset,\n\t\t\t\t    uint64_t dst_offset,\n\t\t\t\t    unsigned num_gpu_pages,\n\t\t\t\t    struct dma_resv *resv);\nint r100_set_surface_reg(struct radeon_device *rdev, int reg,\n\t\t\t uint32_t tiling_flags, uint32_t pitch,\n\t\t\t uint32_t offset, uint32_t obj_size);\nvoid r100_clear_surface_reg(struct radeon_device *rdev, int reg);\nvoid r100_bandwidth_update(struct radeon_device *rdev);\nvoid r100_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nint r100_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);\nvoid r100_hpd_init(struct radeon_device *rdev);\nvoid r100_hpd_fini(struct radeon_device *rdev);\nbool r100_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);\nvoid r100_hpd_set_polarity(struct radeon_device *rdev,\n\t\t\t   enum radeon_hpd_id hpd);\nvoid r100_debugfs_rbbm_init(struct radeon_device *rdev);\nvoid r100_debugfs_cp_init(struct radeon_device *rdev);\nvoid r100_cp_disable(struct radeon_device *rdev);\nint r100_cp_init(struct radeon_device *rdev, unsigned ring_size);\nvoid r100_cp_fini(struct radeon_device *rdev);\nint r100_pci_gart_init(struct radeon_device *rdev);\nvoid r100_pci_gart_fini(struct radeon_device *rdev);\nint r100_pci_gart_enable(struct radeon_device *rdev);\nvoid r100_pci_gart_disable(struct radeon_device *rdev);\nvoid  r100_debugfs_mc_info_init(struct radeon_device *rdev);\nint r100_gui_wait_for_idle(struct radeon_device *rdev);\nint r100_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);\nvoid r100_irq_disable(struct radeon_device *rdev);\nvoid r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);\nvoid r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);\nvoid r100_vram_init_sizes(struct radeon_device *rdev);\nint r100_cp_reset(struct radeon_device *rdev);\nvoid r100_vga_render_disable(struct radeon_device *rdev);\nvoid r100_restore_sanity(struct radeon_device *rdev);\nint r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,\n\t\t\t\t\t struct radeon_cs_packet *pkt,\n\t\t\t\t\t struct radeon_bo *robj);\nint r100_cs_parse_packet0(struct radeon_cs_parser *p,\n\t\t\t  struct radeon_cs_packet *pkt,\n\t\t\t  const unsigned *auth, unsigned n,\n\t\t\t  radeon_packet0_check_t check);\nint r100_cs_packet_parse(struct radeon_cs_parser *p,\n\t\t\t struct radeon_cs_packet *pkt,\n\t\t\t unsigned idx);\nvoid r100_enable_bm(struct radeon_device *rdev);\nvoid r100_set_common_regs(struct radeon_device *rdev);\nvoid r100_bm_disable(struct radeon_device *rdev);\nextern bool r100_gui_idle(struct radeon_device *rdev);\nextern void r100_pm_misc(struct radeon_device *rdev);\nextern void r100_pm_prepare(struct radeon_device *rdev);\nextern void r100_pm_finish(struct radeon_device *rdev);\nextern void r100_pm_init_profile(struct radeon_device *rdev);\nextern void r100_pm_get_dynpm_state(struct radeon_device *rdev);\nextern void r100_page_flip(struct radeon_device *rdev, int crtc,\n\t\t\t   u64 crtc_base, bool async);\nextern bool r100_page_flip_pending(struct radeon_device *rdev, int crtc);\nextern void r100_wait_for_vblank(struct radeon_device *rdev, int crtc);\nextern int r100_mc_wait_for_idle(struct radeon_device *rdev);\n\nu32 r100_gfx_get_rptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nu32 r100_gfx_get_wptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nvoid r100_gfx_set_wptr(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring);\n\n \nstruct radeon_fence *r200_copy_dma(struct radeon_device *rdev,\n\t\t\t\t   uint64_t src_offset,\n\t\t\t\t   uint64_t dst_offset,\n\t\t\t\t   unsigned num_gpu_pages,\n\t\t\t\t   struct dma_resv *resv);\nvoid r200_set_safe_registers(struct radeon_device *rdev);\n\n \nextern int r300_init(struct radeon_device *rdev);\nextern void r300_fini(struct radeon_device *rdev);\nextern int r300_suspend(struct radeon_device *rdev);\nextern int r300_resume(struct radeon_device *rdev);\nextern int r300_asic_reset(struct radeon_device *rdev, bool hard);\nextern void r300_ring_start(struct radeon_device *rdev, struct radeon_ring *ring);\nextern void r300_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t\tstruct radeon_fence *fence);\nextern int r300_cs_parse(struct radeon_cs_parser *p);\nextern void rv370_pcie_gart_tlb_flush(struct radeon_device *rdev);\nextern uint64_t rv370_pcie_gart_get_page_entry(uint64_t addr, uint32_t flags);\nextern void rv370_pcie_gart_set_page(struct radeon_device *rdev, unsigned i,\n\t\t\t\t     uint64_t entry);\nextern void rv370_set_pcie_lanes(struct radeon_device *rdev, int lanes);\nextern int rv370_get_pcie_lanes(struct radeon_device *rdev);\nextern void r300_set_reg_safe(struct radeon_device *rdev);\nextern void r300_mc_program(struct radeon_device *rdev);\nextern void r300_mc_init(struct radeon_device *rdev);\nextern void r300_clock_startup(struct radeon_device *rdev);\nextern int r300_mc_wait_for_idle(struct radeon_device *rdev);\nextern int rv370_pcie_gart_init(struct radeon_device *rdev);\nextern void rv370_pcie_gart_fini(struct radeon_device *rdev);\nextern int rv370_pcie_gart_enable(struct radeon_device *rdev);\nextern void rv370_pcie_gart_disable(struct radeon_device *rdev);\n\n \nextern int r420_init(struct radeon_device *rdev);\nextern void r420_fini(struct radeon_device *rdev);\nextern int r420_suspend(struct radeon_device *rdev);\nextern int r420_resume(struct radeon_device *rdev);\nextern void r420_pm_init_profile(struct radeon_device *rdev);\nextern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);\nextern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);\nextern void r420_debugfs_pipes_info_init(struct radeon_device *rdev);\nextern void r420_pipes_init(struct radeon_device *rdev);\n\n \nextern int rs400_init(struct radeon_device *rdev);\nextern void rs400_fini(struct radeon_device *rdev);\nextern int rs400_suspend(struct radeon_device *rdev);\nextern int rs400_resume(struct radeon_device *rdev);\nvoid rs400_gart_tlb_flush(struct radeon_device *rdev);\nuint64_t rs400_gart_get_page_entry(uint64_t addr, uint32_t flags);\nvoid rs400_gart_set_page(struct radeon_device *rdev, unsigned i,\n\t\t\t uint64_t entry);\nuint32_t rs400_mc_rreg(struct radeon_device *rdev, uint32_t reg);\nvoid rs400_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nint rs400_gart_init(struct radeon_device *rdev);\nint rs400_gart_enable(struct radeon_device *rdev);\nvoid rs400_gart_adjust_size(struct radeon_device *rdev);\nvoid rs400_gart_disable(struct radeon_device *rdev);\nvoid rs400_gart_fini(struct radeon_device *rdev);\nextern int rs400_mc_wait_for_idle(struct radeon_device *rdev);\n\n \nextern int rs600_asic_reset(struct radeon_device *rdev, bool hard);\nextern int rs600_init(struct radeon_device *rdev);\nextern void rs600_fini(struct radeon_device *rdev);\nextern int rs600_suspend(struct radeon_device *rdev);\nextern int rs600_resume(struct radeon_device *rdev);\nint rs600_irq_set(struct radeon_device *rdev);\nint rs600_irq_process(struct radeon_device *rdev);\nvoid rs600_irq_disable(struct radeon_device *rdev);\nu32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc);\nvoid rs600_gart_tlb_flush(struct radeon_device *rdev);\nuint64_t rs600_gart_get_page_entry(uint64_t addr, uint32_t flags);\nvoid rs600_gart_set_page(struct radeon_device *rdev, unsigned i,\n\t\t\t uint64_t entry);\nuint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg);\nvoid rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nvoid rs600_bandwidth_update(struct radeon_device *rdev);\nvoid rs600_hpd_init(struct radeon_device *rdev);\nvoid rs600_hpd_fini(struct radeon_device *rdev);\nbool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);\nvoid rs600_hpd_set_polarity(struct radeon_device *rdev,\n\t\t\t    enum radeon_hpd_id hpd);\nextern void rs600_pm_misc(struct radeon_device *rdev);\nextern void rs600_pm_prepare(struct radeon_device *rdev);\nextern void rs600_pm_finish(struct radeon_device *rdev);\nextern void rs600_page_flip(struct radeon_device *rdev, int crtc,\n\t\t\t    u64 crtc_base, bool async);\nextern bool rs600_page_flip_pending(struct radeon_device *rdev, int crtc);\nvoid rs600_set_safe_registers(struct radeon_device *rdev);\nextern void avivo_wait_for_vblank(struct radeon_device *rdev, int crtc);\nextern int rs600_mc_wait_for_idle(struct radeon_device *rdev);\n\n \nint rs690_init(struct radeon_device *rdev);\nvoid rs690_fini(struct radeon_device *rdev);\nint rs690_resume(struct radeon_device *rdev);\nint rs690_suspend(struct radeon_device *rdev);\nuint32_t rs690_mc_rreg(struct radeon_device *rdev, uint32_t reg);\nvoid rs690_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nvoid rs690_bandwidth_update(struct radeon_device *rdev);\nvoid rs690_line_buffer_adjust(struct radeon_device *rdev,\n\t\t\t\t\tstruct drm_display_mode *mode1,\n\t\t\t\t\tstruct drm_display_mode *mode2);\nextern int rs690_mc_wait_for_idle(struct radeon_device *rdev);\n\n \nstruct rv515_mc_save {\n\tu32 vga_render_control;\n\tu32 vga_hdp_control;\n\tbool crtc_enabled[2];\n};\n\nint rv515_init(struct radeon_device *rdev);\nvoid rv515_fini(struct radeon_device *rdev);\nuint32_t rv515_mc_rreg(struct radeon_device *rdev, uint32_t reg);\nvoid rv515_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nvoid rv515_ring_start(struct radeon_device *rdev, struct radeon_ring *ring);\nvoid rv515_bandwidth_update(struct radeon_device *rdev);\nint rv515_resume(struct radeon_device *rdev);\nint rv515_suspend(struct radeon_device *rdev);\nvoid rv515_bandwidth_avivo_update(struct radeon_device *rdev);\nvoid rv515_vga_render_disable(struct radeon_device *rdev);\nvoid rv515_set_safe_registers(struct radeon_device *rdev);\nvoid rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);\nvoid rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);\nvoid rv515_clock_startup(struct radeon_device *rdev);\nvoid rv515_debugfs(struct radeon_device *rdev);\nint rv515_mc_wait_for_idle(struct radeon_device *rdev);\n\n \nint r520_init(struct radeon_device *rdev);\nint r520_resume(struct radeon_device *rdev);\nint r520_mc_wait_for_idle(struct radeon_device *rdev);\n\n \nint r600_init(struct radeon_device *rdev);\nvoid r600_fini(struct radeon_device *rdev);\nint r600_suspend(struct radeon_device *rdev);\nint r600_resume(struct radeon_device *rdev);\nvoid r600_vga_set_state(struct radeon_device *rdev, bool state);\nint r600_wb_init(struct radeon_device *rdev);\nvoid r600_wb_fini(struct radeon_device *rdev);\nvoid r600_pcie_gart_tlb_flush(struct radeon_device *rdev);\nuint32_t r600_pciep_rreg(struct radeon_device *rdev, uint32_t reg);\nvoid r600_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nint r600_cs_parse(struct radeon_cs_parser *p);\nint r600_dma_cs_parse(struct radeon_cs_parser *p);\nvoid r600_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t  struct radeon_fence *fence);\nbool r600_semaphore_ring_emit(struct radeon_device *rdev,\n\t\t\t      struct radeon_ring *cp,\n\t\t\t      struct radeon_semaphore *semaphore,\n\t\t\t      bool emit_wait);\nvoid r600_dma_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t      struct radeon_fence *fence);\nbool r600_dma_semaphore_ring_emit(struct radeon_device *rdev,\n\t\t\t\t  struct radeon_ring *ring,\n\t\t\t\t  struct radeon_semaphore *semaphore,\n\t\t\t\t  bool emit_wait);\nvoid r600_dma_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nbool r600_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);\nbool r600_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nint r600_asic_reset(struct radeon_device *rdev, bool hard);\nint r600_set_surface_reg(struct radeon_device *rdev, int reg,\n\t\t\t uint32_t tiling_flags, uint32_t pitch,\n\t\t\t uint32_t offset, uint32_t obj_size);\nvoid r600_clear_surface_reg(struct radeon_device *rdev, int reg);\nint r600_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);\nint r600_dma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);\nvoid r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nint r600_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);\nint r600_dma_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);\nstruct radeon_fence *r600_copy_cpdma(struct radeon_device *rdev,\n\t\t\t\t     uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t     unsigned num_gpu_pages,\n\t\t\t\t     struct dma_resv *resv);\nstruct radeon_fence *r600_copy_dma(struct radeon_device *rdev,\n\t\t\t\t   uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t   unsigned num_gpu_pages,\n\t\t\t\t   struct dma_resv *resv);\nvoid r600_hpd_init(struct radeon_device *rdev);\nvoid r600_hpd_fini(struct radeon_device *rdev);\nbool r600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);\nvoid r600_hpd_set_polarity(struct radeon_device *rdev,\n\t\t\t   enum radeon_hpd_id hpd);\nextern void r600_mmio_hdp_flush(struct radeon_device *rdev);\nextern bool r600_gui_idle(struct radeon_device *rdev);\nextern void r600_pm_misc(struct radeon_device *rdev);\nextern void r600_pm_init_profile(struct radeon_device *rdev);\nextern void rs780_pm_init_profile(struct radeon_device *rdev);\nextern uint32_t rs780_mc_rreg(struct radeon_device *rdev, uint32_t reg);\nextern void rs780_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nextern void r600_pm_get_dynpm_state(struct radeon_device *rdev);\nextern void r600_set_pcie_lanes(struct radeon_device *rdev, int lanes);\nextern int r600_get_pcie_lanes(struct radeon_device *rdev);\nbool r600_card_posted(struct radeon_device *rdev);\nvoid r600_cp_stop(struct radeon_device *rdev);\nint r600_cp_start(struct radeon_device *rdev);\nvoid r600_ring_init(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ring_size);\nint r600_cp_resume(struct radeon_device *rdev);\nvoid r600_cp_fini(struct radeon_device *rdev);\nint r600_count_pipe_bits(uint32_t val);\nint r600_mc_wait_for_idle(struct radeon_device *rdev);\nint r600_pcie_gart_init(struct radeon_device *rdev);\nvoid r600_scratch_init(struct radeon_device *rdev);\nint r600_init_microcode(struct radeon_device *rdev);\nu32 r600_gfx_get_rptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nu32 r600_gfx_get_wptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nvoid r600_gfx_set_wptr(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring);\nint r600_get_allowed_info_register(struct radeon_device *rdev,\n\t\t\t\t   u32 reg, u32 *val);\n \nint r600_irq_process(struct radeon_device *rdev);\nint r600_irq_init(struct radeon_device *rdev);\nvoid r600_irq_fini(struct radeon_device *rdev);\nvoid r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);\nint r600_irq_set(struct radeon_device *rdev);\nvoid r600_irq_suspend(struct radeon_device *rdev);\nvoid r600_disable_interrupts(struct radeon_device *rdev);\nvoid r600_rlc_stop(struct radeon_device *rdev);\n \nvoid r600_audio_fini(struct radeon_device *rdev);\nvoid r600_audio_set_dto(struct drm_encoder *encoder, u32 clock);\nvoid r600_hdmi_update_avi_infoframe(struct drm_encoder *encoder, void *buffer,\n\t\t\t\t    size_t size);\nvoid r600_hdmi_update_ACR(struct drm_encoder *encoder, uint32_t clock);\nvoid r600_hdmi_audio_workaround(struct drm_encoder *encoder);\nint r600_hdmi_buffer_status_changed(struct drm_encoder *encoder);\nvoid r600_hdmi_update_audio_settings(struct drm_encoder *encoder);\nu32 r600_get_xclk(struct radeon_device *rdev);\nuint64_t r600_get_gpu_clock_counter(struct radeon_device *rdev);\nint rv6xx_get_temp(struct radeon_device *rdev);\nint r600_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);\nint r600_dpm_pre_set_power_state(struct radeon_device *rdev);\nvoid r600_dpm_post_set_power_state(struct radeon_device *rdev);\nint r600_dpm_late_enable(struct radeon_device *rdev);\n \nuint32_t r600_dma_get_rptr(struct radeon_device *rdev,\n\t\t\t   struct radeon_ring *ring);\nuint32_t r600_dma_get_wptr(struct radeon_device *rdev,\n\t\t\t   struct radeon_ring *ring);\nvoid r600_dma_set_wptr(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring);\n \nint rv6xx_dpm_init(struct radeon_device *rdev);\nint rv6xx_dpm_enable(struct radeon_device *rdev);\nvoid rv6xx_dpm_disable(struct radeon_device *rdev);\nint rv6xx_dpm_set_power_state(struct radeon_device *rdev);\nvoid rv6xx_setup_asic(struct radeon_device *rdev);\nvoid rv6xx_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid rv6xx_dpm_fini(struct radeon_device *rdev);\nu32 rv6xx_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 rv6xx_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid rv6xx_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t\t struct radeon_ps *ps);\nvoid rv6xx_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t       struct seq_file *m);\nint rv6xx_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t      enum radeon_dpm_forced_level level);\nu32 rv6xx_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 rv6xx_dpm_get_current_mclk(struct radeon_device *rdev);\n \nint rs780_dpm_init(struct radeon_device *rdev);\nint rs780_dpm_enable(struct radeon_device *rdev);\nvoid rs780_dpm_disable(struct radeon_device *rdev);\nint rs780_dpm_set_power_state(struct radeon_device *rdev);\nvoid rs780_dpm_setup_asic(struct radeon_device *rdev);\nvoid rs780_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid rs780_dpm_fini(struct radeon_device *rdev);\nu32 rs780_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 rs780_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid rs780_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t\t struct radeon_ps *ps);\nvoid rs780_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t       struct seq_file *m);\nint rs780_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t      enum radeon_dpm_forced_level level);\nu32 rs780_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 rs780_dpm_get_current_mclk(struct radeon_device *rdev);\n\n \nint rv770_init(struct radeon_device *rdev);\nvoid rv770_fini(struct radeon_device *rdev);\nint rv770_suspend(struct radeon_device *rdev);\nint rv770_resume(struct radeon_device *rdev);\nvoid rv770_pm_misc(struct radeon_device *rdev);\nvoid rv770_page_flip(struct radeon_device *rdev, int crtc, u64 crtc_base,\n\t\t     bool async);\nbool rv770_page_flip_pending(struct radeon_device *rdev, int crtc);\nvoid r700_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);\nvoid r700_cp_stop(struct radeon_device *rdev);\nvoid r700_cp_fini(struct radeon_device *rdev);\nstruct radeon_fence *rv770_copy_dma(struct radeon_device *rdev,\n\t\t\t\t    uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t    unsigned num_gpu_pages,\n\t\t\t\t    struct dma_resv *resv);\nu32 rv770_get_xclk(struct radeon_device *rdev);\nint rv770_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);\nint rv770_get_temp(struct radeon_device *rdev);\n \nint rv770_dpm_init(struct radeon_device *rdev);\nint rv770_dpm_enable(struct radeon_device *rdev);\nint rv770_dpm_late_enable(struct radeon_device *rdev);\nvoid rv770_dpm_disable(struct radeon_device *rdev);\nint rv770_dpm_set_power_state(struct radeon_device *rdev);\nvoid rv770_dpm_setup_asic(struct radeon_device *rdev);\nvoid rv770_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid rv770_dpm_fini(struct radeon_device *rdev);\nu32 rv770_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 rv770_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid rv770_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t\t struct radeon_ps *ps);\nvoid rv770_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t       struct seq_file *m);\nint rv770_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t      enum radeon_dpm_forced_level level);\nbool rv770_dpm_vblank_too_short(struct radeon_device *rdev);\nu32 rv770_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 rv770_dpm_get_current_mclk(struct radeon_device *rdev);\n\n \nstruct evergreen_mc_save {\n\tu32 vga_render_control;\n\tu32 vga_hdp_control;\n\tbool crtc_enabled[RADEON_MAX_CRTCS];\n};\n\nvoid evergreen_pcie_gart_tlb_flush(struct radeon_device *rdev);\nint evergreen_init(struct radeon_device *rdev);\nvoid evergreen_fini(struct radeon_device *rdev);\nint evergreen_suspend(struct radeon_device *rdev);\nint evergreen_resume(struct radeon_device *rdev);\nbool evergreen_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nbool evergreen_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nint evergreen_asic_reset(struct radeon_device *rdev, bool hard);\nvoid evergreen_bandwidth_update(struct radeon_device *rdev);\nvoid evergreen_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nvoid evergreen_hpd_init(struct radeon_device *rdev);\nvoid evergreen_hpd_fini(struct radeon_device *rdev);\nbool evergreen_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);\nvoid evergreen_hpd_set_polarity(struct radeon_device *rdev,\n\t\t\t\tenum radeon_hpd_id hpd);\nu32 evergreen_get_vblank_counter(struct radeon_device *rdev, int crtc);\nint evergreen_irq_set(struct radeon_device *rdev);\nint evergreen_irq_process(struct radeon_device *rdev);\nextern int evergreen_cs_parse(struct radeon_cs_parser *p);\nextern int evergreen_dma_cs_parse(struct radeon_cs_parser *p);\nextern void evergreen_pm_misc(struct radeon_device *rdev);\nextern void evergreen_pm_prepare(struct radeon_device *rdev);\nextern void evergreen_pm_finish(struct radeon_device *rdev);\nextern void sumo_pm_init_profile(struct radeon_device *rdev);\nextern void btc_pm_init_profile(struct radeon_device *rdev);\nint sumo_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);\nint evergreen_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);\nextern void evergreen_page_flip(struct radeon_device *rdev, int crtc,\n\t\t\t\tu64 crtc_base, bool async);\nextern bool evergreen_page_flip_pending(struct radeon_device *rdev, int crtc);\nextern void dce4_wait_for_vblank(struct radeon_device *rdev, int crtc);\nvoid evergreen_disable_interrupt_state(struct radeon_device *rdev);\nint evergreen_mc_wait_for_idle(struct radeon_device *rdev);\nvoid evergreen_dma_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t\t   struct radeon_fence *fence);\nvoid evergreen_dma_ring_ib_execute(struct radeon_device *rdev,\n\t\t\t\t   struct radeon_ib *ib);\nstruct radeon_fence *evergreen_copy_dma(struct radeon_device *rdev,\n\t\t\t\t\tuint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t\tunsigned num_gpu_pages,\n\t\t\t\t\tstruct dma_resv *resv);\nint evergreen_get_temp(struct radeon_device *rdev);\nint evergreen_get_allowed_info_register(struct radeon_device *rdev,\n\t\t\t\t\tu32 reg, u32 *val);\nint sumo_get_temp(struct radeon_device *rdev);\nint tn_get_temp(struct radeon_device *rdev);\nint cypress_dpm_init(struct radeon_device *rdev);\nvoid cypress_dpm_setup_asic(struct radeon_device *rdev);\nint cypress_dpm_enable(struct radeon_device *rdev);\nvoid cypress_dpm_disable(struct radeon_device *rdev);\nint cypress_dpm_set_power_state(struct radeon_device *rdev);\nvoid cypress_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid cypress_dpm_fini(struct radeon_device *rdev);\nbool cypress_dpm_vblank_too_short(struct radeon_device *rdev);\nint btc_dpm_init(struct radeon_device *rdev);\nvoid btc_dpm_setup_asic(struct radeon_device *rdev);\nint btc_dpm_enable(struct radeon_device *rdev);\nvoid btc_dpm_disable(struct radeon_device *rdev);\nint btc_dpm_pre_set_power_state(struct radeon_device *rdev);\nint btc_dpm_set_power_state(struct radeon_device *rdev);\nvoid btc_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid btc_dpm_fini(struct radeon_device *rdev);\nu32 btc_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 btc_dpm_get_mclk(struct radeon_device *rdev, bool low);\nbool btc_dpm_vblank_too_short(struct radeon_device *rdev);\nvoid btc_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t     struct seq_file *m);\nu32 btc_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 btc_dpm_get_current_mclk(struct radeon_device *rdev);\nint sumo_dpm_init(struct radeon_device *rdev);\nint sumo_dpm_enable(struct radeon_device *rdev);\nint sumo_dpm_late_enable(struct radeon_device *rdev);\nvoid sumo_dpm_disable(struct radeon_device *rdev);\nint sumo_dpm_pre_set_power_state(struct radeon_device *rdev);\nint sumo_dpm_set_power_state(struct radeon_device *rdev);\nvoid sumo_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid sumo_dpm_setup_asic(struct radeon_device *rdev);\nvoid sumo_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid sumo_dpm_fini(struct radeon_device *rdev);\nu32 sumo_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 sumo_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid sumo_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t\tstruct radeon_ps *ps);\nvoid sumo_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t      struct seq_file *m);\nint sumo_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t     enum radeon_dpm_forced_level level);\nu32 sumo_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 sumo_dpm_get_current_mclk(struct radeon_device *rdev);\nu16 sumo_dpm_get_current_vddc(struct radeon_device *rdev);\n\n \nvoid cayman_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t    struct radeon_fence *fence);\nvoid cayman_pcie_gart_tlb_flush(struct radeon_device *rdev);\nint cayman_init(struct radeon_device *rdev);\nvoid cayman_fini(struct radeon_device *rdev);\nint cayman_suspend(struct radeon_device *rdev);\nint cayman_resume(struct radeon_device *rdev);\nint cayman_asic_reset(struct radeon_device *rdev, bool hard);\nvoid cayman_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nint cayman_vm_init(struct radeon_device *rdev);\nvoid cayman_vm_fini(struct radeon_device *rdev);\nvoid cayman_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t     unsigned vm_id, uint64_t pd_addr);\nuint32_t cayman_vm_page_flags(struct radeon_device *rdev, uint32_t flags);\nint evergreen_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);\nint evergreen_dma_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);\nvoid cayman_dma_ring_ib_execute(struct radeon_device *rdev,\n\t\t\t\tstruct radeon_ib *ib);\nbool cayman_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);\nbool cayman_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);\n\nvoid cayman_dma_vm_copy_pages(struct radeon_device *rdev,\n\t\t\t      struct radeon_ib *ib,\n\t\t\t      uint64_t pe, uint64_t src,\n\t\t\t      unsigned count);\nvoid cayman_dma_vm_write_pages(struct radeon_device *rdev,\n\t\t\t       struct radeon_ib *ib,\n\t\t\t       uint64_t pe,\n\t\t\t       uint64_t addr, unsigned count,\n\t\t\t       uint32_t incr, uint32_t flags);\nvoid cayman_dma_vm_set_pages(struct radeon_device *rdev,\n\t\t\t     struct radeon_ib *ib,\n\t\t\t     uint64_t pe,\n\t\t\t     uint64_t addr, unsigned count,\n\t\t\t     uint32_t incr, uint32_t flags);\nvoid cayman_dma_vm_pad_ib(struct radeon_ib *ib);\n\nvoid cayman_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t\t unsigned vm_id, uint64_t pd_addr);\n\nu32 cayman_gfx_get_rptr(struct radeon_device *rdev,\n\t\t\tstruct radeon_ring *ring);\nu32 cayman_gfx_get_wptr(struct radeon_device *rdev,\n\t\t\tstruct radeon_ring *ring);\nvoid cayman_gfx_set_wptr(struct radeon_device *rdev,\n\t\t\t struct radeon_ring *ring);\nuint32_t cayman_dma_get_rptr(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *ring);\nuint32_t cayman_dma_get_wptr(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *ring);\nvoid cayman_dma_set_wptr(struct radeon_device *rdev,\n\t\t\t struct radeon_ring *ring);\nint cayman_get_allowed_info_register(struct radeon_device *rdev,\n\t\t\t\t     u32 reg, u32 *val);\n\nint ni_dpm_init(struct radeon_device *rdev);\nvoid ni_dpm_setup_asic(struct radeon_device *rdev);\nint ni_dpm_enable(struct radeon_device *rdev);\nvoid ni_dpm_disable(struct radeon_device *rdev);\nint ni_dpm_pre_set_power_state(struct radeon_device *rdev);\nint ni_dpm_set_power_state(struct radeon_device *rdev);\nvoid ni_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid ni_dpm_fini(struct radeon_device *rdev);\nu32 ni_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 ni_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid ni_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t      struct radeon_ps *ps);\nvoid ni_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t    struct seq_file *m);\nint ni_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t   enum radeon_dpm_forced_level level);\nbool ni_dpm_vblank_too_short(struct radeon_device *rdev);\nu32 ni_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 ni_dpm_get_current_mclk(struct radeon_device *rdev);\nint trinity_dpm_init(struct radeon_device *rdev);\nint trinity_dpm_enable(struct radeon_device *rdev);\nint trinity_dpm_late_enable(struct radeon_device *rdev);\nvoid trinity_dpm_disable(struct radeon_device *rdev);\nint trinity_dpm_pre_set_power_state(struct radeon_device *rdev);\nint trinity_dpm_set_power_state(struct radeon_device *rdev);\nvoid trinity_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid trinity_dpm_setup_asic(struct radeon_device *rdev);\nvoid trinity_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid trinity_dpm_fini(struct radeon_device *rdev);\nu32 trinity_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 trinity_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid trinity_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t\t   struct radeon_ps *ps);\nvoid trinity_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t\t struct seq_file *m);\nint trinity_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t\tenum radeon_dpm_forced_level level);\nvoid trinity_dpm_enable_bapm(struct radeon_device *rdev, bool enable);\nu32 trinity_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 trinity_dpm_get_current_mclk(struct radeon_device *rdev);\nint tn_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);\n\n \nvoid dce6_bandwidth_update(struct radeon_device *rdev);\nvoid dce6_audio_fini(struct radeon_device *rdev);\n\n \nvoid si_fence_ring_emit(struct radeon_device *rdev,\n\t\t\tstruct radeon_fence *fence);\nvoid si_pcie_gart_tlb_flush(struct radeon_device *rdev);\nint si_init(struct radeon_device *rdev);\nvoid si_fini(struct radeon_device *rdev);\nint si_suspend(struct radeon_device *rdev);\nint si_resume(struct radeon_device *rdev);\nbool si_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nbool si_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nint si_asic_reset(struct radeon_device *rdev, bool hard);\nvoid si_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nint si_irq_set(struct radeon_device *rdev);\nint si_irq_process(struct radeon_device *rdev);\nint si_vm_init(struct radeon_device *rdev);\nvoid si_vm_fini(struct radeon_device *rdev);\nvoid si_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t unsigned vm_id, uint64_t pd_addr);\nint si_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);\nstruct radeon_fence *si_copy_dma(struct radeon_device *rdev,\n\t\t\t\t uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t unsigned num_gpu_pages,\n\t\t\t\t struct dma_resv *resv);\n\nvoid si_dma_vm_copy_pages(struct radeon_device *rdev,\n\t\t\t  struct radeon_ib *ib,\n\t\t\t  uint64_t pe, uint64_t src,\n\t\t\t  unsigned count);\nvoid si_dma_vm_write_pages(struct radeon_device *rdev,\n\t\t\t   struct radeon_ib *ib,\n\t\t\t   uint64_t pe,\n\t\t\t   uint64_t addr, unsigned count,\n\t\t\t   uint32_t incr, uint32_t flags);\nvoid si_dma_vm_set_pages(struct radeon_device *rdev,\n\t\t\t struct radeon_ib *ib,\n\t\t\t uint64_t pe,\n\t\t\t uint64_t addr, unsigned count,\n\t\t\t uint32_t incr, uint32_t flags);\n\nvoid si_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t     unsigned vm_id, uint64_t pd_addr);\nu32 si_get_xclk(struct radeon_device *rdev);\nuint64_t si_get_gpu_clock_counter(struct radeon_device *rdev);\nint si_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);\nint si_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);\nint si_get_temp(struct radeon_device *rdev);\nint si_get_allowed_info_register(struct radeon_device *rdev,\n\t\t\t\t u32 reg, u32 *val);\nint si_dpm_init(struct radeon_device *rdev);\nvoid si_dpm_setup_asic(struct radeon_device *rdev);\nint si_dpm_enable(struct radeon_device *rdev);\nint si_dpm_late_enable(struct radeon_device *rdev);\nvoid si_dpm_disable(struct radeon_device *rdev);\nint si_dpm_pre_set_power_state(struct radeon_device *rdev);\nint si_dpm_set_power_state(struct radeon_device *rdev);\nvoid si_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid si_dpm_fini(struct radeon_device *rdev);\nvoid si_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid si_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t    struct seq_file *m);\nint si_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t   enum radeon_dpm_forced_level level);\nint si_fan_ctrl_get_fan_speed_percent(struct radeon_device *rdev,\n\t\t\t\t\t\t u32 *speed);\nint si_fan_ctrl_set_fan_speed_percent(struct radeon_device *rdev,\n\t\t\t\t\t\t u32 speed);\nu32 si_fan_ctrl_get_mode(struct radeon_device *rdev);\nvoid si_fan_ctrl_set_mode(struct radeon_device *rdev, u32 mode);\nu32 si_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 si_dpm_get_current_mclk(struct radeon_device *rdev);\n\n \nvoid dce8_bandwidth_update(struct radeon_device *rdev);\n\n \nuint64_t cik_get_gpu_clock_counter(struct radeon_device *rdev);\nu32 cik_get_xclk(struct radeon_device *rdev);\nuint32_t cik_pciep_rreg(struct radeon_device *rdev, uint32_t reg);\nvoid cik_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);\nint cik_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);\nint cik_set_vce_clocks(struct radeon_device *rdev, u32 evclk, u32 ecclk);\nvoid cik_sdma_fence_ring_emit(struct radeon_device *rdev,\n\t\t\t      struct radeon_fence *fence);\nbool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,\n\t\t\t\t  struct radeon_ring *ring,\n\t\t\t\t  struct radeon_semaphore *semaphore,\n\t\t\t\t  bool emit_wait);\nvoid cik_sdma_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nstruct radeon_fence *cik_copy_dma(struct radeon_device *rdev,\n\t\t\t\t  uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t  unsigned num_gpu_pages,\n\t\t\t\t  struct dma_resv *resv);\nstruct radeon_fence *cik_copy_cpdma(struct radeon_device *rdev,\n\t\t\t\t    uint64_t src_offset, uint64_t dst_offset,\n\t\t\t\t    unsigned num_gpu_pages,\n\t\t\t\t    struct dma_resv *resv);\nint cik_sdma_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);\nint cik_sdma_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);\nbool cik_sdma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring);\nvoid cik_fence_gfx_ring_emit(struct radeon_device *rdev,\n\t\t\t     struct radeon_fence *fence);\nvoid cik_fence_compute_ring_emit(struct radeon_device *rdev,\n\t\t\t\t struct radeon_fence *fence);\nbool cik_semaphore_ring_emit(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *cp,\n\t\t\t     struct radeon_semaphore *semaphore,\n\t\t\t     bool emit_wait);\nvoid cik_pcie_gart_tlb_flush(struct radeon_device *rdev);\nint cik_init(struct radeon_device *rdev);\nvoid cik_fini(struct radeon_device *rdev);\nint cik_suspend(struct radeon_device *rdev);\nint cik_resume(struct radeon_device *rdev);\nbool cik_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *cp);\nint cik_asic_reset(struct radeon_device *rdev, bool hard);\nvoid cik_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\nint cik_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);\nint cik_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);\nint cik_irq_set(struct radeon_device *rdev);\nint cik_irq_process(struct radeon_device *rdev);\nint cik_vm_init(struct radeon_device *rdev);\nvoid cik_vm_fini(struct radeon_device *rdev);\nvoid cik_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t  unsigned vm_id, uint64_t pd_addr);\n\nvoid cik_sdma_vm_copy_pages(struct radeon_device *rdev,\n\t\t\t    struct radeon_ib *ib,\n\t\t\t    uint64_t pe, uint64_t src,\n\t\t\t    unsigned count);\nvoid cik_sdma_vm_write_pages(struct radeon_device *rdev,\n\t\t\t     struct radeon_ib *ib,\n\t\t\t     uint64_t pe,\n\t\t\t     uint64_t addr, unsigned count,\n\t\t\t     uint32_t incr, uint32_t flags);\nvoid cik_sdma_vm_set_pages(struct radeon_device *rdev,\n\t\t\t   struct radeon_ib *ib,\n\t\t\t   uint64_t pe,\n\t\t\t   uint64_t addr, unsigned count,\n\t\t\t   uint32_t incr, uint32_t flags);\nvoid cik_sdma_vm_pad_ib(struct radeon_ib *ib);\n\nvoid cik_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,\n\t\t      unsigned vm_id, uint64_t pd_addr);\nint cik_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib);\nu32 cik_gfx_get_rptr(struct radeon_device *rdev,\n\t\t     struct radeon_ring *ring);\nu32 cik_gfx_get_wptr(struct radeon_device *rdev,\n\t\t     struct radeon_ring *ring);\nvoid cik_gfx_set_wptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nu32 cik_compute_get_rptr(struct radeon_device *rdev,\n\t\t\t struct radeon_ring *ring);\nu32 cik_compute_get_wptr(struct radeon_device *rdev,\n\t\t\t struct radeon_ring *ring);\nvoid cik_compute_set_wptr(struct radeon_device *rdev,\n\t\t\t  struct radeon_ring *ring);\nu32 cik_sdma_get_rptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nu32 cik_sdma_get_wptr(struct radeon_device *rdev,\n\t\t      struct radeon_ring *ring);\nvoid cik_sdma_set_wptr(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring);\nint ci_get_temp(struct radeon_device *rdev);\nint kv_get_temp(struct radeon_device *rdev);\nint cik_get_allowed_info_register(struct radeon_device *rdev,\n\t\t\t\t  u32 reg, u32 *val);\n\nint ci_dpm_init(struct radeon_device *rdev);\nint ci_dpm_enable(struct radeon_device *rdev);\nint ci_dpm_late_enable(struct radeon_device *rdev);\nvoid ci_dpm_disable(struct radeon_device *rdev);\nint ci_dpm_pre_set_power_state(struct radeon_device *rdev);\nint ci_dpm_set_power_state(struct radeon_device *rdev);\nvoid ci_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid ci_dpm_setup_asic(struct radeon_device *rdev);\nvoid ci_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid ci_dpm_fini(struct radeon_device *rdev);\nu32 ci_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 ci_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid ci_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t      struct radeon_ps *ps);\nvoid ci_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t    struct seq_file *m);\nint ci_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t   enum radeon_dpm_forced_level level);\nbool ci_dpm_vblank_too_short(struct radeon_device *rdev);\nvoid ci_dpm_powergate_uvd(struct radeon_device *rdev, bool gate);\nu32 ci_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 ci_dpm_get_current_mclk(struct radeon_device *rdev);\n\nint ci_fan_ctrl_get_fan_speed_percent(struct radeon_device *rdev,\n\t\t\t\t\t\t u32 *speed);\nint ci_fan_ctrl_set_fan_speed_percent(struct radeon_device *rdev,\n\t\t\t\t\t\t u32 speed);\nu32 ci_fan_ctrl_get_mode(struct radeon_device *rdev);\nvoid ci_fan_ctrl_set_mode(struct radeon_device *rdev, u32 mode);\n\nint kv_dpm_init(struct radeon_device *rdev);\nint kv_dpm_enable(struct radeon_device *rdev);\nint kv_dpm_late_enable(struct radeon_device *rdev);\nvoid kv_dpm_disable(struct radeon_device *rdev);\nint kv_dpm_pre_set_power_state(struct radeon_device *rdev);\nint kv_dpm_set_power_state(struct radeon_device *rdev);\nvoid kv_dpm_post_set_power_state(struct radeon_device *rdev);\nvoid kv_dpm_setup_asic(struct radeon_device *rdev);\nvoid kv_dpm_display_configuration_changed(struct radeon_device *rdev);\nvoid kv_dpm_fini(struct radeon_device *rdev);\nu32 kv_dpm_get_sclk(struct radeon_device *rdev, bool low);\nu32 kv_dpm_get_mclk(struct radeon_device *rdev, bool low);\nvoid kv_dpm_print_power_state(struct radeon_device *rdev,\n\t\t\t      struct radeon_ps *ps);\nvoid kv_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,\n\t\t\t\t\t\t    struct seq_file *m);\nint kv_dpm_force_performance_level(struct radeon_device *rdev,\n\t\t\t\t   enum radeon_dpm_forced_level level);\nvoid kv_dpm_powergate_uvd(struct radeon_device *rdev, bool gate);\nvoid kv_dpm_enable_bapm(struct radeon_device *rdev, bool enable);\nu32 kv_dpm_get_current_sclk(struct radeon_device *rdev);\nu32 kv_dpm_get_current_mclk(struct radeon_device *rdev);\n\n \nuint32_t uvd_v1_0_get_rptr(struct radeon_device *rdev,\n                           struct radeon_ring *ring);\nuint32_t uvd_v1_0_get_wptr(struct radeon_device *rdev,\n                           struct radeon_ring *ring);\nvoid uvd_v1_0_set_wptr(struct radeon_device *rdev,\n                       struct radeon_ring *ring);\nint uvd_v1_0_resume(struct radeon_device *rdev);\n\nint uvd_v1_0_init(struct radeon_device *rdev);\nvoid uvd_v1_0_fini(struct radeon_device *rdev);\nint uvd_v1_0_start(struct radeon_device *rdev);\nvoid uvd_v1_0_stop(struct radeon_device *rdev);\n\nint uvd_v1_0_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);\nvoid uvd_v1_0_fence_emit(struct radeon_device *rdev,\n\t\t\t struct radeon_fence *fence);\nint uvd_v1_0_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);\nbool uvd_v1_0_semaphore_emit(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *ring,\n\t\t\t     struct radeon_semaphore *semaphore,\n\t\t\t     bool emit_wait);\nvoid uvd_v1_0_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);\n\n \nint uvd_v2_2_resume(struct radeon_device *rdev);\nvoid uvd_v2_2_fence_emit(struct radeon_device *rdev,\n\t\t\t struct radeon_fence *fence);\nbool uvd_v2_2_semaphore_emit(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *ring,\n\t\t\t     struct radeon_semaphore *semaphore,\n\t\t\t     bool emit_wait);\n\n \nbool uvd_v3_1_semaphore_emit(struct radeon_device *rdev,\n\t\t\t     struct radeon_ring *ring,\n\t\t\t     struct radeon_semaphore *semaphore,\n\t\t\t     bool emit_wait);\n\n \nint uvd_v4_2_resume(struct radeon_device *rdev);\n\n \nuint32_t vce_v1_0_get_rptr(struct radeon_device *rdev,\n\t\t\t   struct radeon_ring *ring);\nuint32_t vce_v1_0_get_wptr(struct radeon_device *rdev,\n\t\t\t   struct radeon_ring *ring);\nvoid vce_v1_0_set_wptr(struct radeon_device *rdev,\n\t\t       struct radeon_ring *ring);\nint vce_v1_0_load_fw(struct radeon_device *rdev, uint32_t *data);\nunsigned vce_v1_0_bo_size(struct radeon_device *rdev);\nint vce_v1_0_resume(struct radeon_device *rdev);\nint vce_v1_0_init(struct radeon_device *rdev);\nint vce_v1_0_start(struct radeon_device *rdev);\n\n \nunsigned vce_v2_0_bo_size(struct radeon_device *rdev);\nint vce_v2_0_resume(struct radeon_device *rdev);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}