// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sat Mar 28 13:15:43 2020
// Host        : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/hdl_projects/mipi_csi2_rx_subsystem_0_ex/mipi_csi2_rx_subsystem_0_ex.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_bf15_phy_0_sim_netlist.v
// Design      : bd_bf15_phy_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s100fgga676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_CAL_MODE = "FIXED" *) (* C_DIV4_CLK_PERIOD = "8.889000" *) (* C_DPHY_LANES = "2" *) 
(* C_DPHY_MODE = "SLAVE" *) (* C_EN_DEBUG_REGS = "0" *) (* C_EN_REG_IF = "1" *) 
(* C_EN_TIMEOUT_REGS = "0" *) (* C_ESC_CLK_PERIOD = "50.000000" *) (* C_ESC_TIMEOUT = "25600" *) 
(* C_EXAMPLE_SIMULATION = "false" *) (* C_HS_LINE_RATE = "900" *) (* C_HS_TIMEOUT = "65541" *) 
(* C_IDLY_TAP = "10" *) (* C_LPX_PERIOD = "50" *) (* C_RCVE_DESKEW_SEQ = "false" *) 
(* C_SKEWCAL_FIRST_TIME = "4096" *) (* C_SKEWCAL_PERIODIC_TIME = "128" *) (* C_STABLE_CLK_PERIOD = "5.000000" *) 
(* C_TXPLL_CLKIN_PERIOD = "8.000000" *) (* C_WAKEUP = "1000000" *) (* C_XMIT_FIRST_DESKEW_SEQ = "false" *) 
(* C_XMIT_PERIODIC_DESKEW_SEQ = "false" *) (* DPHY_PRESET = "CSI2RX_XLNX" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* MTBF_SYNC_STAGES = "3" *) (* SUPPORT_LEVEL = "1" *) 
(* NotValidForBitStream *)
module bd_bf15_phy_0
   (core_clk,
    core_rst,
    dlyctrl_rdy_out,
    rxbyteclkhs,
    system_rst_out,
    init_done,
    cl_rxclkactivehs,
    cl_stopstate,
    cl_enable,
    cl_rxulpsclknot,
    cl_ulpsactivenot,
    dl0_rxdatahs,
    dl0_rxvalidhs,
    dl0_rxactivehs,
    dl0_rxsynchs,
    dl0_forcerxmode,
    dl0_stopstate,
    dl0_enable,
    dl0_ulpsactivenot,
    dl0_rxclkesc,
    dl0_rxlpdtesc,
    dl0_rxulpsesc,
    dl0_rxtriggeresc,
    dl0_rxdataesc,
    dl0_rxvalidesc,
    dl0_errsoths,
    dl0_errsotsynchs,
    dl0_erresc,
    dl0_errsyncesc,
    dl0_errcontrol,
    dl1_rxdatahs,
    dl1_rxvalidhs,
    dl1_rxactivehs,
    dl1_rxsynchs,
    dl1_forcerxmode,
    dl1_stopstate,
    dl1_enable,
    dl1_ulpsactivenot,
    dl1_rxclkesc,
    dl1_rxlpdtesc,
    dl1_rxulpsesc,
    dl1_rxtriggeresc,
    dl1_rxdataesc,
    dl1_rxvalidesc,
    dl1_errsoths,
    dl1_errsotsynchs,
    dl1_erresc,
    dl1_errsyncesc,
    dl1_errcontrol,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_wvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_bvalid,
    clk_hs_rxp,
    clk_hs_rxn,
    data_hs_rxp,
    data_hs_rxn,
    clk_lp_rxp,
    clk_lp_rxn,
    data_lp_rxp,
    data_lp_rxn);
  input core_clk;
  input core_rst;
  output dlyctrl_rdy_out;
  output rxbyteclkhs;
  output system_rst_out;
  output init_done;
  output cl_rxclkactivehs;
  output cl_stopstate;
  input cl_enable;
  output cl_rxulpsclknot;
  output cl_ulpsactivenot;
  output [7:0]dl0_rxdatahs;
  output dl0_rxvalidhs;
  output dl0_rxactivehs;
  output dl0_rxsynchs;
  input dl0_forcerxmode;
  output dl0_stopstate;
  input dl0_enable;
  output dl0_ulpsactivenot;
  output dl0_rxclkesc;
  output dl0_rxlpdtesc;
  output dl0_rxulpsesc;
  output [3:0]dl0_rxtriggeresc;
  output [7:0]dl0_rxdataesc;
  output dl0_rxvalidesc;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output dl0_erresc;
  output dl0_errsyncesc;
  output dl0_errcontrol;
  output [7:0]dl1_rxdatahs;
  output dl1_rxvalidhs;
  output dl1_rxactivehs;
  output dl1_rxsynchs;
  input dl1_forcerxmode;
  output dl1_stopstate;
  input dl1_enable;
  output dl1_ulpsactivenot;
  output dl1_rxclkesc;
  output dl1_rxlpdtesc;
  output dl1_rxulpsesc;
  output [3:0]dl1_rxtriggeresc;
  output [7:0]dl1_rxdataesc;
  output dl1_rxvalidesc;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output dl1_erresc;
  output dl1_errsyncesc;
  output dl1_errcontrol;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [6:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input [6:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output s_axi_rvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  output s_axi_bvalid;
  input clk_hs_rxp;
  input clk_hs_rxn;
  input [1:0]data_hs_rxp;
  input [1:0]data_hs_rxn;
  input clk_lp_rxp;
  input clk_lp_rxn;
  input [1:0]data_lp_rxp;
  input [1:0]data_lp_rxn;

  wire cl_enable;
  wire cl_rxclkactivehs;
  wire cl_rxulpsclknot;
  wire cl_stopstate;
  wire cl_ulpsactivenot;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire clk_hs_rxn;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire clk_hs_rxp;
  wire clk_lp_rxn;
  wire clk_lp_rxp;
  wire core_clk;
  wire core_rst;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [1:0]data_hs_rxn;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [1:0]data_hs_rxp;
  wire [1:0]data_lp_rxn;
  wire [1:0]data_lp_rxp;
  wire dl0_enable;
  wire dl0_errcontrol;
  wire dl0_erresc;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire dl0_errsyncesc;
  wire dl0_forcerxmode;
  wire dl0_rxactivehs;
  wire dl0_rxclkesc;
  wire [7:0]dl0_rxdataesc;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxlpdtesc;
  wire dl0_rxsynchs;
  wire [3:0]dl0_rxtriggeresc;
  wire dl0_rxulpsesc;
  wire dl0_rxvalidesc;
  wire dl0_rxvalidhs;
  wire dl0_stopstate;
  wire dl0_ulpsactivenot;
  wire dl1_enable;
  wire dl1_errcontrol;
  wire dl1_erresc;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire dl1_errsyncesc;
  wire dl1_forcerxmode;
  wire dl1_rxactivehs;
  wire dl1_rxclkesc;
  wire [7:0]dl1_rxdataesc;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxlpdtesc;
  wire dl1_rxsynchs;
  wire [3:0]dl1_rxtriggeresc;
  wire dl1_rxulpsesc;
  wire dl1_rxvalidesc;
  wire dl1_rxvalidhs;
  wire dl1_stopstate;
  wire dl1_ulpsactivenot;
  wire dlyctrl_rdy_out;
  wire init_done;
  wire rxbyteclkhs;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire system_rst_out;

  (* C_CAL_MODE = "FIXED" *) 
  (* C_DIV4_CLK_PERIOD = "8.889000" *) 
  (* C_DPHY_LANES = "2" *) 
  (* C_DPHY_MODE = "SLAVE" *) 
  (* C_EN_DEBUG_REGS = "0" *) 
  (* C_EN_REG_IF = "1" *) 
  (* C_EN_TIMEOUT_REGS = "0" *) 
  (* C_ESC_CLK_PERIOD = "50.000000" *) 
  (* C_ESC_TIMEOUT = "25600" *) 
  (* C_EXAMPLE_SIMULATION = "false" *) 
  (* C_HS_LINE_RATE = "900" *) 
  (* C_HS_TIMEOUT = "65541" *) 
  (* C_IDLY_TAP = "10" *) 
  (* C_LPX_PERIOD = "50" *) 
  (* C_RCVE_DESKEW_SEQ = "false" *) 
  (* C_SKEWCAL_FIRST_TIME = "4096" *) 
  (* C_SKEWCAL_PERIODIC_TIME = "128" *) 
  (* C_STABLE_CLK_PERIOD = "5.000000" *) 
  (* C_TXPLL_CLKIN_PERIOD = "8.000000" *) 
  (* C_WAKEUP = "1000000" *) 
  (* C_XMIT_FIRST_DESKEW_SEQ = "false" *) 
  (* C_XMIT_PERIODIC_DESKEW_SEQ = "false" *) 
  (* DPHY_PRESET = "CSI2RX_XLNX" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MTBF_SYNC_STAGES = "3" *) 
  (* SUPPORT_LEVEL = "1" *) 
  bd_bf15_phy_0_bd_bf15_phy_0_core inst
       (.cl_enable(cl_enable),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_rxulpsclknot(cl_rxulpsclknot),
        .cl_stopstate(cl_stopstate),
        .cl_ulpsactivenot(cl_ulpsactivenot),
        .clk_hs_rxn(clk_hs_rxn),
        .clk_hs_rxp(clk_hs_rxp),
        .clk_lp_rxn(clk_lp_rxn),
        .clk_lp_rxp(clk_lp_rxp),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .data_hs_rxn(data_hs_rxn),
        .data_hs_rxp(data_hs_rxp),
        .data_lp_rxn(data_lp_rxn),
        .data_lp_rxp(data_lp_rxp),
        .dl0_enable(dl0_enable),
        .dl0_errcontrol(dl0_errcontrol),
        .dl0_erresc(dl0_erresc),
        .dl0_errsoths(dl0_errsoths),
        .dl0_errsotsynchs(dl0_errsotsynchs),
        .dl0_errsyncesc(dl0_errsyncesc),
        .dl0_forcerxmode(dl0_forcerxmode),
        .dl0_rxactivehs(dl0_rxactivehs),
        .dl0_rxclkesc(dl0_rxclkesc),
        .dl0_rxdataesc(dl0_rxdataesc),
        .dl0_rxdatahs(dl0_rxdatahs),
        .dl0_rxlpdtesc(dl0_rxlpdtesc),
        .dl0_rxsynchs(dl0_rxsynchs),
        .dl0_rxtriggeresc(dl0_rxtriggeresc),
        .dl0_rxulpsesc(dl0_rxulpsesc),
        .dl0_rxvalidesc(dl0_rxvalidesc),
        .dl0_rxvalidhs(dl0_rxvalidhs),
        .dl0_stopstate(dl0_stopstate),
        .dl0_ulpsactivenot(dl0_ulpsactivenot),
        .dl1_enable(dl1_enable),
        .dl1_errcontrol(dl1_errcontrol),
        .dl1_erresc(dl1_erresc),
        .dl1_errsoths(dl1_errsoths),
        .dl1_errsotsynchs(dl1_errsotsynchs),
        .dl1_errsyncesc(dl1_errsyncesc),
        .dl1_forcerxmode(dl1_forcerxmode),
        .dl1_rxactivehs(dl1_rxactivehs),
        .dl1_rxclkesc(dl1_rxclkesc),
        .dl1_rxdataesc(dl1_rxdataesc),
        .dl1_rxdatahs(dl1_rxdatahs),
        .dl1_rxlpdtesc(dl1_rxlpdtesc),
        .dl1_rxsynchs(dl1_rxsynchs),
        .dl1_rxtriggeresc(dl1_rxtriggeresc),
        .dl1_rxulpsesc(dl1_rxulpsesc),
        .dl1_rxvalidesc(dl1_rxvalidesc),
        .dl1_rxvalidhs(dl1_rxvalidhs),
        .dl1_stopstate(dl1_stopstate),
        .dl1_ulpsactivenot(dl1_ulpsactivenot),
        .dlyctrl_rdy_out(dlyctrl_rdy_out),
        .init_done(init_done),
        .rxbyteclkhs(rxbyteclkhs),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .system_rst_out(system_rst_out));
endmodule

(* ORIG_REF_NAME = "bd_bf15_phy_0_c1" *) 
module bd_bf15_phy_0_bd_bf15_phy_0_c1
   (system_rst_out,
    init_done,
    dl0_rxdatahs,
    dl0_rxvalidhs,
    dl0_rxactivehs,
    dl0_rxsynchs,
    dl0_stopstate,
    dl0_errsoths,
    dl0_errsotsynchs,
    dl1_rxdatahs,
    dl1_rxvalidhs,
    dl1_rxactivehs,
    dl1_rxsynchs,
    dl1_stopstate,
    dl1_errsoths,
    dl1_errsotsynchs,
    cl_rxclkactivehs,
    cl_stopstate,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    rxbyteclkhs,
    dlyctrl_rdy_out,
    core_rst,
    core_clk,
    cl_enable,
    data_lp_rxp,
    data_lp_rxn,
    clk_lp_rxp,
    clk_lp_rxn,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    data_hs_rxp,
    data_hs_rxn,
    clk_hs_rxp,
    clk_hs_rxn);
  output system_rst_out;
  output init_done;
  output [7:0]dl0_rxdatahs;
  output dl0_rxvalidhs;
  output dl0_rxactivehs;
  output dl0_rxsynchs;
  output dl0_stopstate;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output [7:0]dl1_rxdatahs;
  output dl1_rxvalidhs;
  output dl1_rxactivehs;
  output dl1_rxsynchs;
  output dl1_stopstate;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output cl_rxclkactivehs;
  output cl_stopstate;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_wready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output rxbyteclkhs;
  output dlyctrl_rdy_out;
  input core_rst;
  input core_clk;
  input cl_enable;
  input [1:0]data_lp_rxp;
  input [1:0]data_lp_rxn;
  input clk_lp_rxp;
  input clk_lp_rxn;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [4:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [4:0]s_axi_araddr;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [1:0]data_hs_rxp;
  input [1:0]data_hs_rxn;
  input clk_hs_rxp;
  input clk_hs_rxn;

  wire cl_enable;
  wire cl_rxclkactivehs;
  wire cl_stopstate;
  wire clk_hs_rxn;
  wire clk_hs_rxp;
  wire clk_lp_rxn;
  wire clk_lp_rxp;
  wire core_clk;
  wire core_rst;
  wire [1:0]data_hs_rxn;
  wire [1:0]data_hs_rxp;
  wire [1:0]data_lp_rxn;
  wire [1:0]data_lp_rxp;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire dl0_rxactivehs;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxsynchs;
  wire dl0_rxvalidhs;
  wire dl0_stopstate;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire dl1_rxactivehs;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxsynchs;
  wire dl1_rxvalidhs;
  wire dl1_stopstate;
  wire dlyctrl_rdy_out;
  wire init_done;
  wire rxbyteclkhs;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire system_rst_out;

  bd_bf15_phy_0_bd_bf15_phy_0_support bd_bf15_phy_0_rx_support_i
       (.cl_enable(cl_enable),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_stopstate(cl_stopstate),
        .clk_hs_rxn(clk_hs_rxn),
        .clk_hs_rxp(clk_hs_rxp),
        .clk_lp_rxn(clk_lp_rxn),
        .clk_lp_rxp(clk_lp_rxp),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .data_hs_rxn(data_hs_rxn),
        .data_hs_rxp(data_hs_rxp),
        .data_lp_rxn(data_lp_rxn),
        .data_lp_rxp(data_lp_rxp),
        .dl0_errsoths(dl0_errsoths),
        .dl0_errsotsynchs(dl0_errsotsynchs),
        .dl0_rxactivehs(dl0_rxactivehs),
        .dl0_rxdatahs(dl0_rxdatahs),
        .dl0_rxsynchs(dl0_rxsynchs),
        .dl0_rxvalidhs(dl0_rxvalidhs),
        .dl0_stopstate(dl0_stopstate),
        .dl1_errsoths(dl1_errsoths),
        .dl1_errsotsynchs(dl1_errsotsynchs),
        .dl1_rxactivehs(dl1_rxactivehs),
        .dl1_rxdatahs(dl1_rxdatahs),
        .dl1_rxsynchs(dl1_rxsynchs),
        .dl1_rxvalidhs(dl1_rxvalidhs),
        .dl1_stopstate(dl1_stopstate),
        .dlyctrl_rdy_out(dlyctrl_rdy_out),
        .init_done(init_done),
        .rxbyteclkhs(rxbyteclkhs),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .system_rst_out(system_rst_out));
endmodule

(* C_CAL_MODE = "FIXED" *) (* C_DIV4_CLK_PERIOD = "8.889000" *) (* C_DPHY_LANES = "2" *) 
(* C_DPHY_MODE = "SLAVE" *) (* C_EN_DEBUG_REGS = "0" *) (* C_EN_REG_IF = "1" *) 
(* C_EN_TIMEOUT_REGS = "0" *) (* C_ESC_CLK_PERIOD = "50.000000" *) (* C_ESC_TIMEOUT = "25600" *) 
(* C_EXAMPLE_SIMULATION = "false" *) (* C_HS_LINE_RATE = "900" *) (* C_HS_TIMEOUT = "65541" *) 
(* C_IDLY_TAP = "10" *) (* C_LPX_PERIOD = "50" *) (* C_RCVE_DESKEW_SEQ = "false" *) 
(* C_SKEWCAL_FIRST_TIME = "4096" *) (* C_SKEWCAL_PERIODIC_TIME = "128" *) (* C_STABLE_CLK_PERIOD = "5.000000" *) 
(* C_TXPLL_CLKIN_PERIOD = "8.000000" *) (* C_WAKEUP = "1000000" *) (* C_XMIT_FIRST_DESKEW_SEQ = "false" *) 
(* C_XMIT_PERIODIC_DESKEW_SEQ = "false" *) (* DPHY_PRESET = "CSI2RX_XLNX" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* MTBF_SYNC_STAGES = "3" *) (* ORIG_REF_NAME = "bd_bf15_phy_0_core" *) (* SUPPORT_LEVEL = "1" *) 
module bd_bf15_phy_0_bd_bf15_phy_0_core
   (core_clk,
    core_rst,
    dlyctrl_rdy_out,
    rxbyteclkhs,
    system_rst_out,
    init_done,
    cl_rxclkactivehs,
    cl_stopstate,
    cl_enable,
    cl_rxulpsclknot,
    cl_ulpsactivenot,
    dl0_rxdatahs,
    dl0_rxvalidhs,
    dl0_rxactivehs,
    dl0_rxsynchs,
    dl0_forcerxmode,
    dl0_stopstate,
    dl0_enable,
    dl0_ulpsactivenot,
    dl0_rxclkesc,
    dl0_rxlpdtesc,
    dl0_rxulpsesc,
    dl0_rxtriggeresc,
    dl0_rxdataesc,
    dl0_rxvalidesc,
    dl0_errsoths,
    dl0_errsotsynchs,
    dl0_erresc,
    dl0_errsyncesc,
    dl0_errcontrol,
    dl1_rxdatahs,
    dl1_rxvalidhs,
    dl1_rxactivehs,
    dl1_rxsynchs,
    dl1_forcerxmode,
    dl1_stopstate,
    dl1_enable,
    dl1_ulpsactivenot,
    dl1_rxclkesc,
    dl1_rxlpdtesc,
    dl1_rxulpsesc,
    dl1_rxtriggeresc,
    dl1_rxdataesc,
    dl1_rxvalidesc,
    dl1_errsoths,
    dl1_errsotsynchs,
    dl1_erresc,
    dl1_errsyncesc,
    dl1_errcontrol,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_wvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_bvalid,
    clk_hs_rxp,
    clk_hs_rxn,
    data_hs_rxp,
    data_hs_rxn,
    clk_lp_rxp,
    clk_lp_rxn,
    data_lp_rxp,
    data_lp_rxn);
  input core_clk;
  input core_rst;
  output dlyctrl_rdy_out;
  output rxbyteclkhs;
  output system_rst_out;
  output init_done;
  output cl_rxclkactivehs;
  output cl_stopstate;
  input cl_enable;
  output cl_rxulpsclknot;
  output cl_ulpsactivenot;
  output [7:0]dl0_rxdatahs;
  output dl0_rxvalidhs;
  output dl0_rxactivehs;
  output dl0_rxsynchs;
  input dl0_forcerxmode;
  output dl0_stopstate;
  input dl0_enable;
  output dl0_ulpsactivenot;
  output dl0_rxclkesc;
  output dl0_rxlpdtesc;
  output dl0_rxulpsesc;
  output [3:0]dl0_rxtriggeresc;
  output [7:0]dl0_rxdataesc;
  output dl0_rxvalidesc;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output dl0_erresc;
  output dl0_errsyncesc;
  output dl0_errcontrol;
  output [7:0]dl1_rxdatahs;
  output dl1_rxvalidhs;
  output dl1_rxactivehs;
  output dl1_rxsynchs;
  input dl1_forcerxmode;
  output dl1_stopstate;
  input dl1_enable;
  output dl1_ulpsactivenot;
  output dl1_rxclkesc;
  output dl1_rxlpdtesc;
  output dl1_rxulpsesc;
  output [3:0]dl1_rxtriggeresc;
  output [7:0]dl1_rxdataesc;
  output dl1_rxvalidesc;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output dl1_erresc;
  output dl1_errsyncesc;
  output dl1_errcontrol;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [6:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input [6:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output s_axi_rvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  output s_axi_bvalid;
  input clk_hs_rxp;
  input clk_hs_rxn;
  input [1:0]data_hs_rxp;
  input [1:0]data_hs_rxn;
  input clk_lp_rxp;
  input clk_lp_rxn;
  input [1:0]data_lp_rxp;
  input [1:0]data_lp_rxn;

  wire \<const0> ;
  wire \<const1> ;
  wire cl_enable;
  wire cl_rxclkactivehs;
  wire cl_stopstate;
  wire clk_hs_rxn;
  wire clk_hs_rxp;
  wire clk_lp_rxn;
  wire clk_lp_rxp;
  wire core_clk;
  wire core_rst;
  wire [1:0]data_hs_rxn;
  wire [1:0]data_hs_rxp;
  wire [1:0]data_lp_rxn;
  wire [1:0]data_lp_rxp;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire dl0_rxactivehs;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxsynchs;
  wire dl0_rxvalidhs;
  wire dl0_stopstate;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire dl1_rxactivehs;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxsynchs;
  wire dl1_rxvalidhs;
  wire dl1_stopstate;
  wire dlyctrl_rdy_out;
  wire init_done;
  wire rxbyteclkhs;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire system_rst_out;

  assign cl_rxulpsclknot = \<const1> ;
  assign cl_ulpsactivenot = \<const1> ;
  assign dl0_errcontrol = \<const0> ;
  assign dl0_erresc = \<const0> ;
  assign dl0_errsyncesc = \<const0> ;
  assign dl0_rxclkesc = \<const0> ;
  assign dl0_rxdataesc[7] = \<const0> ;
  assign dl0_rxdataesc[6] = \<const0> ;
  assign dl0_rxdataesc[5] = \<const0> ;
  assign dl0_rxdataesc[4] = \<const0> ;
  assign dl0_rxdataesc[3] = \<const0> ;
  assign dl0_rxdataesc[2] = \<const0> ;
  assign dl0_rxdataesc[1] = \<const0> ;
  assign dl0_rxdataesc[0] = \<const0> ;
  assign dl0_rxlpdtesc = \<const0> ;
  assign dl0_rxtriggeresc[3] = \<const0> ;
  assign dl0_rxtriggeresc[2] = \<const0> ;
  assign dl0_rxtriggeresc[1] = \<const0> ;
  assign dl0_rxtriggeresc[0] = \<const0> ;
  assign dl0_rxulpsesc = \<const0> ;
  assign dl0_rxvalidesc = \<const0> ;
  assign dl0_ulpsactivenot = \<const1> ;
  assign dl1_errcontrol = \<const0> ;
  assign dl1_erresc = \<const0> ;
  assign dl1_errsyncesc = \<const0> ;
  assign dl1_rxclkesc = \<const0> ;
  assign dl1_rxdataesc[7] = \<const0> ;
  assign dl1_rxdataesc[6] = \<const0> ;
  assign dl1_rxdataesc[5] = \<const0> ;
  assign dl1_rxdataesc[4] = \<const0> ;
  assign dl1_rxdataesc[3] = \<const0> ;
  assign dl1_rxdataesc[2] = \<const0> ;
  assign dl1_rxdataesc[1] = \<const0> ;
  assign dl1_rxdataesc[0] = \<const0> ;
  assign dl1_rxlpdtesc = \<const0> ;
  assign dl1_rxtriggeresc[3] = \<const0> ;
  assign dl1_rxtriggeresc[2] = \<const0> ;
  assign dl1_rxtriggeresc[1] = \<const0> ;
  assign dl1_rxtriggeresc[0] = \<const0> ;
  assign dl1_rxulpsesc = \<const0> ;
  assign dl1_rxvalidesc = \<const0> ;
  assign dl1_ulpsactivenot = \<const1> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  bd_bf15_phy_0_bd_bf15_phy_0_c1 inst
       (.cl_enable(cl_enable),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_stopstate(cl_stopstate),
        .clk_hs_rxn(clk_hs_rxn),
        .clk_hs_rxp(clk_hs_rxp),
        .clk_lp_rxn(clk_lp_rxn),
        .clk_lp_rxp(clk_lp_rxp),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .data_hs_rxn(data_hs_rxn),
        .data_hs_rxp(data_hs_rxp),
        .data_lp_rxn(data_lp_rxn),
        .data_lp_rxp(data_lp_rxp),
        .dl0_errsoths(dl0_errsoths),
        .dl0_errsotsynchs(dl0_errsotsynchs),
        .dl0_rxactivehs(dl0_rxactivehs),
        .dl0_rxdatahs(dl0_rxdatahs),
        .dl0_rxsynchs(dl0_rxsynchs),
        .dl0_rxvalidhs(dl0_rxvalidhs),
        .dl0_stopstate(dl0_stopstate),
        .dl1_errsoths(dl1_errsoths),
        .dl1_errsotsynchs(dl1_errsotsynchs),
        .dl1_rxactivehs(dl1_rxactivehs),
        .dl1_rxdatahs(dl1_rxdatahs),
        .dl1_rxsynchs(dl1_rxsynchs),
        .dl1_rxvalidhs(dl1_rxvalidhs),
        .dl1_stopstate(dl1_stopstate),
        .dlyctrl_rdy_out(dlyctrl_rdy_out),
        .init_done(init_done),
        .rxbyteclkhs(rxbyteclkhs),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[6:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[6:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .system_rst_out(system_rst_out));
endmodule

(* ORIG_REF_NAME = "bd_bf15_phy_0_support" *) 
module bd_bf15_phy_0_bd_bf15_phy_0_support
   (system_rst_out,
    init_done,
    dl0_rxdatahs,
    dl0_rxvalidhs,
    dl0_rxactivehs,
    dl0_rxsynchs,
    dl0_stopstate,
    dl0_errsoths,
    dl0_errsotsynchs,
    dl1_rxdatahs,
    dl1_rxvalidhs,
    dl1_rxactivehs,
    dl1_rxsynchs,
    dl1_stopstate,
    dl1_errsoths,
    dl1_errsotsynchs,
    cl_rxclkactivehs,
    cl_stopstate,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_bvalid,
    rxbyteclkhs,
    dlyctrl_rdy_out,
    core_rst,
    core_clk,
    cl_enable,
    data_lp_rxp,
    data_lp_rxn,
    clk_lp_rxp,
    clk_lp_rxn,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    data_hs_rxp,
    data_hs_rxn,
    clk_hs_rxp,
    clk_hs_rxn);
  output system_rst_out;
  output init_done;
  output [7:0]dl0_rxdatahs;
  output dl0_rxvalidhs;
  output dl0_rxactivehs;
  output dl0_rxsynchs;
  output dl0_stopstate;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output [7:0]dl1_rxdatahs;
  output dl1_rxvalidhs;
  output dl1_rxactivehs;
  output dl1_rxsynchs;
  output dl1_stopstate;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output cl_rxclkactivehs;
  output cl_stopstate;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_wready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output rxbyteclkhs;
  output dlyctrl_rdy_out;
  input core_rst;
  input core_clk;
  input cl_enable;
  input [1:0]data_lp_rxp;
  input [1:0]data_lp_rxn;
  input clk_lp_rxp;
  input clk_lp_rxn;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [4:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [4:0]s_axi_araddr;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input [1:0]data_hs_rxp;
  input [1:0]data_hs_rxn;
  input clk_hs_rxp;
  input clk_hs_rxn;

  wire cl_enable;
  wire cl_enable_sync;
  wire cl_rxclkactivehs;
  wire cl_stopstate;
  wire clk_hs_rxn;
  wire clk_hs_rxp;
  wire clk_lp_rxn;
  wire clk_lp_rxp;
  wire core_clk;
  wire core_rst;
  wire core_rst_coreclk_sync;
  wire [1:0]data_hs_rxn;
  wire [1:0]data_hs_rxp;
  wire [15:0]data_in_to_device_w;
  wire [1:0]data_lp_rxn;
  wire [1:0]data_lp_rxp;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire dl0_rxactivehs;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxsynchs;
  wire dl0_rxvalidhs;
  wire dl0_stopstate;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire dl1_rxactivehs;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxsynchs;
  wire dl1_rxvalidhs;
  wire dl1_stopstate;
  wire dlyctrl_rdy_out;
  wire dphy_en_w;
  wire dphy_srst_w;
  wire init_done;
  wire rxbyteclkhs;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire system_rst_out;
  wire [12:0]tap_val_dyn_out_w;
  wire \NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_cal_done_UNCONNECTED ;
  wire \NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_cal_pass_UNCONNECTED ;
  wire \NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_pass_in_rst_UNCONNECTED ;
  wire [4:0]\NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_idelay_tap_dyn_val_out_UNCONNECTED ;
  wire \NLW_slave_rx.cl_enable_sync_support_i_prmry_ack_UNCONNECTED ;
  wire [1:0]\NLW_slave_rx.cl_enable_sync_support_i_scndry_vect_out_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_bit_slc_rst_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_calib_status_l0_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_calib_status_l1_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_calib_status_l2_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_calib_status_l3_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_cl_rxulpsclknot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_cl_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_core_ref_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl0_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl1_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_errsoths_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_errsotsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxactivehs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_stopstate_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl2_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_errsoths_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_errsotsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxactivehs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_stopstate_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl3_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_errsoths_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_errsotsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxactivehs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_stopstate_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl4_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_errsoths_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_errsotsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxactivehs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_stopstate_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl5_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_errsoths_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_errsotsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxactivehs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_stopstate_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl6_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_errcontrol_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_erresc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_errsoths_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_errsotsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_errsyncesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxactivehs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxclkesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxlpdtesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxskewcalhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxsynchs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxulpsesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidesc_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidhs_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_stopstate_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_dl7_ulpsactivenot_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_idelay_load_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_phy_rst_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_reg_cal_start_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l0_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l1_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l2_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l3_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l0_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l1_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l2_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l3_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_cl_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_cl_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_disable_ibuf_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_en_hs_lpn_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_clk_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_en_UNCONNECTED ;
  wire \NLW_slave_rx.dphy_rx_fab_top_sys_rst_byteclk_out_UNCONNECTED ;
  wire [1:0]\NLW_slave_rx.dphy_rx_fab_top_alt_skew_calb_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl0_rxdataesc_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl0_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl1_rxdataesc_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl1_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl2_rxdataesc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl2_rxdatahs_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl2_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl3_rxdataesc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl3_rxdatahs_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl3_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl4_rxdataesc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl4_rxdatahs_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl4_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl5_rxdataesc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl5_rxdatahs_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl5_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl6_rxdataesc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl6_rxdatahs_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl6_rxtriggeresc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl7_rxdataesc_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_dl7_rxdatahs_UNCONNECTED ;
  wire [3:0]\NLW_slave_rx.dphy_rx_fab_top_dl7_rxtriggeresc_UNCONNECTED ;
  wire [8:0]\NLW_slave_rx.dphy_rx_fab_top_idelay_tap_value_UNCONNECTED ;
  wire [1:0]\NLW_slave_rx.dphy_rx_fab_top_init_periodic_skew_calb_UNCONNECTED ;
  wire [5:0]\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l0_UNCONNECTED ;
  wire [5:0]\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l1_UNCONNECTED ;
  wire [5:0]\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l2_UNCONNECTED ;
  wire [5:0]\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l3_UNCONNECTED ;
  wire [15:0]\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l0_UNCONNECTED ;
  wire [15:0]\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l1_UNCONNECTED ;
  wire [15:0]\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l2_UNCONNECTED ;
  wire [15:0]\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l3_UNCONNECTED ;
  wire [1:0]\NLW_slave_rx.dphy_rx_fab_top_s_axi_bresp_UNCONNECTED ;
  wire [1:0]\NLW_slave_rx.dphy_rx_fab_top_s_axi_rresp_UNCONNECTED ;
  wire [7:0]\NLW_slave_rx.dphy_rx_fab_top_tap_comp_res_UNCONNECTED ;
  wire [63:5]\NLW_slave_rx.dphy_rx_fab_top_tap_val_dyn_out_UNCONNECTED ;
  wire \NLW_slave_rx.u_rx_rst_logic_7series_system_rst_byteclk_UNCONNECTED ;

  (* CAL_CHECK_TAP_MAX = "5'b11111" *) 
  (* CAL_CHECK_TAP_MIN = "5'b00001" *) 
  (* CAL_CHECK_TAP_MIN_INT = "5'b00000" *) 
  (* C_CAL_MODE = "FIXED" *) 
  (* C_DL0_IO_SWAP = "0" *) 
  (* C_DL1_IO_SWAP = "0" *) 
  (* C_DL2_IO_SWAP = "0" *) 
  (* C_DL3_IO_SWAP = "0" *) 
  (* C_DL4_IO_SWAP = "0" *) 
  (* C_DL5_IO_SWAP = "0" *) 
  (* C_DL6_IO_SWAP = "0" *) 
  (* C_DL7_IO_SWAP = "0" *) 
  (* C_DPHY_LANES = "2" *) 
  (* C_IDLY_GRP_NAME = "mipi_csi2rx_idly_group" *) 
  (* C_IDLY_TAP = "10" *) 
  (* C_SHARE_IDLYCTRL = "true" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* GEN_LD = "2'b01" *) 
  (* GEN_PASS_RST = "2'b10" *) 
  (* IDLE = "2'b00" *) 
  (* ISERDES_IOBDELAY = "BOTH" *) 
  (* MTBF_SYNC_STAGES = "3" *) 
  (* PASS_IN_WAIT_TIME = "32'b00000000000000010000000000000000" *) 
  (* PASS_RST_WAIT_TIME = "6'b101000" *) 
  (* PASS_WAIT = "2'b11" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_ioi_7series \slave_rx.bd_bf15_phy_0_rx_ioi_i 
       (.cal_done(\NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_cal_done_UNCONNECTED ),
        .cal_pass(\NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_cal_pass_UNCONNECTED ),
        .cal_start(1'b0),
        .clk_hs_rxn(clk_hs_rxn),
        .clk_hs_rxp(clk_hs_rxp),
        .clk_reset(1'b0),
        .core_clk(core_clk),
        .data_hs_rxn(data_hs_rxn),
        .data_hs_rxp(data_hs_rxp),
        .data_in_to_device(data_in_to_device_w),
        .div4_clk_out(rxbyteclkhs),
        .dlyctrl_rdy(dlyctrl_rdy_out),
        .dlyctrl_rdy_in(1'b0),
        .idelay_tap_dyn_val_out(\NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_idelay_tap_dyn_val_out_UNCONNECTED [4:0]),
        .io_reset(1'b0),
        .pass_in_rst(\NLW_slave_rx.bd_bf15_phy_0_rx_ioi_i_pass_in_rst_UNCONNECTED ),
        .rx_clk_active(1'b0),
        .system_reset(system_rst_out),
        .tap_ioi_dyn({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tap_val_dyn_out_w[12:8],1'b0,1'b0,1'b0,tap_val_dyn_out_w[4:0]}),
        .tap_val_pass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__1 \slave_rx.cl_enable_sync_support_i 
       (.prmry_ack(\NLW_slave_rx.cl_enable_sync_support_i_prmry_ack_UNCONNECTED ),
        .prmry_aclk(1'b0),
        .prmry_in(cl_enable),
        .prmry_rst_n(1'b1),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(core_clk),
        .scndry_out(cl_enable_sync),
        .scndry_rst_n(1'b1),
        .scndry_vect_out(\NLW_slave_rx.cl_enable_sync_support_i_scndry_vect_out_UNCONNECTED [1:0]));
  (* BYTE_UI = "8" *) 
  (* CL_ACTIVE_BYTE_UI = "1" *) 
  (* C_CAL_MODE = "FIXED" *) 
  (* C_CLK_PREPARE_VAL = "40" *) 
  (* C_CLK_SETTLE_VAL = "95" *) 
  (* C_CLK_TERMEN_VAL = "38" *) 
  (* C_CLK_ZERO_VAL = "205" *) 
  (* C_COMP_CYCLES = "5" *) 
  (* C_DPHY_LANES = "2" *) 
  (* C_DPHY_MODE = "SLAVE" *) 
  (* C_D_TERMEN_VAL = "35" *) 
  (* C_EN_DEBUG_REGS = "0" *) 
  (* C_EN_REGISTER = "1" *) 
  (* C_EN_TIMEOUT_REGS = "0" *) 
  (* C_EN_ULPS_WAKEUP_CNT = "FALSE" *) 
  (* C_ESC_TIMEOUT = "25600" *) 
  (* C_HS_LINE_RATE = "900" *) 
  (* C_HS_RX_TIMEOUT = "65541" *) 
  (* C_HS_SETTLE_VAL = "146" *) 
  (* C_HS_SKIP_VAL = "40" *) 
  (* C_IDLY_TAP = "10" *) 
  (* C_INIT = "100000" *) 
  (* C_IO_ADDR = "8'b00010100" *) 
  (* C_IS_7SERIES = "TRUE" *) 
  (* C_LPX_PERIOD = "50" *) 
  (* C_NO_INCR_TAPS = "2" *) 
  (* C_RCVE_ALT_DESKEW_SEQ = "false" *) 
  (* C_RCVE_DESKEW_SEQ = "false" *) 
  (* C_STABLE_CLK_PERIOD = "5.000000" *) 
  (* C_UI_IN_TAPS = "64" *) 
  (* C_WAKEUP = "1000000" *) 
  (* DPHY_PRESET = "CSI2RX_XLNX" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* INIT_TIMEOUT_L = "19998" *) 
  (* LPX_PERIOD_MIN = "25" *) 
  (* LP_STATE_CNT = "2" *) 
  (* MTBF_SYNC_STAGES = "3" *) 
  (* RESET_PULSE_EXTN = "4'b0001" *) 
  (* SETTLE_TIMEOUT_L = "24" *) 
  (* SUPPORT_LEVEL = "1" *) 
  (* UI10_VAL = "11" *) 
  (* UI_VAL = "1111" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_fab_top \slave_rx.dphy_rx_fab_top 
       (.alt_skew_calb(\NLW_slave_rx.dphy_rx_fab_top_alt_skew_calb_UNCONNECTED [1:0]),
        .bit_slc_rst(\NLW_slave_rx.dphy_rx_fab_top_bit_slc_rst_UNCONNECTED ),
        .cal_done(1'b0),
        .cal_pass(1'b0),
        .calib_status_l0(\NLW_slave_rx.dphy_rx_fab_top_calib_status_l0_UNCONNECTED ),
        .calib_status_l1(\NLW_slave_rx.dphy_rx_fab_top_calib_status_l1_UNCONNECTED ),
        .calib_status_l2(\NLW_slave_rx.dphy_rx_fab_top_calib_status_l2_UNCONNECTED ),
        .calib_status_l3(\NLW_slave_rx.dphy_rx_fab_top_calib_status_l3_UNCONNECTED ),
        .cl_enable(cl_enable_sync),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_rxulpsclknot(\NLW_slave_rx.dphy_rx_fab_top_cl_rxulpsclknot_UNCONNECTED ),
        .cl_stopstate(cl_stopstate),
        .cl_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_cl_ulpsactivenot_UNCONNECTED ),
        .clk_200m(1'b0),
        .core_clk(core_clk),
        .core_ref_clk(\NLW_slave_rx.dphy_rx_fab_top_core_ref_clk_UNCONNECTED ),
        .core_rst(core_rst_coreclk_sync),
        .dl0_enable(1'b0),
        .dl0_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl0_errcontrol_UNCONNECTED ),
        .dl0_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl0_erresc_UNCONNECTED ),
        .dl0_errsoths(dl0_errsoths),
        .dl0_errsotsynchs(dl0_errsotsynchs),
        .dl0_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl0_errsyncesc_UNCONNECTED ),
        .dl0_forcerxmode(1'b0),
        .dl0_rxactivehs(dl0_rxactivehs),
        .dl0_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxclkesc_UNCONNECTED ),
        .dl0_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxdataesc_UNCONNECTED [7:0]),
        .dl0_rxdatahs(dl0_rxdatahs),
        .dl0_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxlpdtesc_UNCONNECTED ),
        .dl0_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxskewcalhs_UNCONNECTED ),
        .dl0_rxsynchs(dl0_rxsynchs),
        .dl0_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxtriggeresc_UNCONNECTED [3:0]),
        .dl0_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxulpsesc_UNCONNECTED ),
        .dl0_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl0_rxvalidesc_UNCONNECTED ),
        .dl0_rxvalidhs(dl0_rxvalidhs),
        .dl0_stopstate(dl0_stopstate),
        .dl0_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl0_ulpsactivenot_UNCONNECTED ),
        .dl1_enable(1'b0),
        .dl1_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl1_errcontrol_UNCONNECTED ),
        .dl1_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl1_erresc_UNCONNECTED ),
        .dl1_errsoths(dl1_errsoths),
        .dl1_errsotsynchs(dl1_errsotsynchs),
        .dl1_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl1_errsyncesc_UNCONNECTED ),
        .dl1_forcerxmode(1'b0),
        .dl1_rxactivehs(dl1_rxactivehs),
        .dl1_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxclkesc_UNCONNECTED ),
        .dl1_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxdataesc_UNCONNECTED [7:0]),
        .dl1_rxdatahs(dl1_rxdatahs),
        .dl1_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxlpdtesc_UNCONNECTED ),
        .dl1_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxskewcalhs_UNCONNECTED ),
        .dl1_rxsynchs(dl1_rxsynchs),
        .dl1_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxtriggeresc_UNCONNECTED [3:0]),
        .dl1_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxulpsesc_UNCONNECTED ),
        .dl1_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl1_rxvalidesc_UNCONNECTED ),
        .dl1_rxvalidhs(dl1_rxvalidhs),
        .dl1_stopstate(dl1_stopstate),
        .dl1_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl1_ulpsactivenot_UNCONNECTED ),
        .dl2_enable(1'b0),
        .dl2_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl2_errcontrol_UNCONNECTED ),
        .dl2_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl2_erresc_UNCONNECTED ),
        .dl2_errsoths(\NLW_slave_rx.dphy_rx_fab_top_dl2_errsoths_UNCONNECTED ),
        .dl2_errsotsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl2_errsotsynchs_UNCONNECTED ),
        .dl2_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl2_errsyncesc_UNCONNECTED ),
        .dl2_forcerxmode(1'b0),
        .dl2_rxactivehs(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxactivehs_UNCONNECTED ),
        .dl2_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxclkesc_UNCONNECTED ),
        .dl2_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxdataesc_UNCONNECTED [7:0]),
        .dl2_rxdatahs(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxdatahs_UNCONNECTED [7:0]),
        .dl2_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxlpdtesc_UNCONNECTED ),
        .dl2_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxskewcalhs_UNCONNECTED ),
        .dl2_rxsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxsynchs_UNCONNECTED ),
        .dl2_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxtriggeresc_UNCONNECTED [3:0]),
        .dl2_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxulpsesc_UNCONNECTED ),
        .dl2_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidesc_UNCONNECTED ),
        .dl2_rxvalidhs(\NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidhs_UNCONNECTED ),
        .dl2_stopstate(\NLW_slave_rx.dphy_rx_fab_top_dl2_stopstate_UNCONNECTED ),
        .dl2_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl2_ulpsactivenot_UNCONNECTED ),
        .dl3_enable(1'b0),
        .dl3_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl3_errcontrol_UNCONNECTED ),
        .dl3_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl3_erresc_UNCONNECTED ),
        .dl3_errsoths(\NLW_slave_rx.dphy_rx_fab_top_dl3_errsoths_UNCONNECTED ),
        .dl3_errsotsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl3_errsotsynchs_UNCONNECTED ),
        .dl3_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl3_errsyncesc_UNCONNECTED ),
        .dl3_forcerxmode(1'b0),
        .dl3_rxactivehs(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxactivehs_UNCONNECTED ),
        .dl3_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxclkesc_UNCONNECTED ),
        .dl3_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxdataesc_UNCONNECTED [7:0]),
        .dl3_rxdatahs(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxdatahs_UNCONNECTED [7:0]),
        .dl3_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxlpdtesc_UNCONNECTED ),
        .dl3_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxskewcalhs_UNCONNECTED ),
        .dl3_rxsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxsynchs_UNCONNECTED ),
        .dl3_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxtriggeresc_UNCONNECTED [3:0]),
        .dl3_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxulpsesc_UNCONNECTED ),
        .dl3_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidesc_UNCONNECTED ),
        .dl3_rxvalidhs(\NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidhs_UNCONNECTED ),
        .dl3_stopstate(\NLW_slave_rx.dphy_rx_fab_top_dl3_stopstate_UNCONNECTED ),
        .dl3_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl3_ulpsactivenot_UNCONNECTED ),
        .dl4_enable(1'b0),
        .dl4_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl4_errcontrol_UNCONNECTED ),
        .dl4_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl4_erresc_UNCONNECTED ),
        .dl4_errsoths(\NLW_slave_rx.dphy_rx_fab_top_dl4_errsoths_UNCONNECTED ),
        .dl4_errsotsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl4_errsotsynchs_UNCONNECTED ),
        .dl4_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl4_errsyncesc_UNCONNECTED ),
        .dl4_forcerxmode(1'b0),
        .dl4_rxactivehs(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxactivehs_UNCONNECTED ),
        .dl4_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxclkesc_UNCONNECTED ),
        .dl4_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxdataesc_UNCONNECTED [7:0]),
        .dl4_rxdatahs(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxdatahs_UNCONNECTED [7:0]),
        .dl4_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxlpdtesc_UNCONNECTED ),
        .dl4_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxskewcalhs_UNCONNECTED ),
        .dl4_rxsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxsynchs_UNCONNECTED ),
        .dl4_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxtriggeresc_UNCONNECTED [3:0]),
        .dl4_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxulpsesc_UNCONNECTED ),
        .dl4_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidesc_UNCONNECTED ),
        .dl4_rxvalidhs(\NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidhs_UNCONNECTED ),
        .dl4_stopstate(\NLW_slave_rx.dphy_rx_fab_top_dl4_stopstate_UNCONNECTED ),
        .dl4_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl4_ulpsactivenot_UNCONNECTED ),
        .dl5_enable(1'b0),
        .dl5_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl5_errcontrol_UNCONNECTED ),
        .dl5_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl5_erresc_UNCONNECTED ),
        .dl5_errsoths(\NLW_slave_rx.dphy_rx_fab_top_dl5_errsoths_UNCONNECTED ),
        .dl5_errsotsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl5_errsotsynchs_UNCONNECTED ),
        .dl5_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl5_errsyncesc_UNCONNECTED ),
        .dl5_forcerxmode(1'b0),
        .dl5_rxactivehs(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxactivehs_UNCONNECTED ),
        .dl5_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxclkesc_UNCONNECTED ),
        .dl5_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxdataesc_UNCONNECTED [7:0]),
        .dl5_rxdatahs(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxdatahs_UNCONNECTED [7:0]),
        .dl5_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxlpdtesc_UNCONNECTED ),
        .dl5_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxskewcalhs_UNCONNECTED ),
        .dl5_rxsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxsynchs_UNCONNECTED ),
        .dl5_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxtriggeresc_UNCONNECTED [3:0]),
        .dl5_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxulpsesc_UNCONNECTED ),
        .dl5_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidesc_UNCONNECTED ),
        .dl5_rxvalidhs(\NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidhs_UNCONNECTED ),
        .dl5_stopstate(\NLW_slave_rx.dphy_rx_fab_top_dl5_stopstate_UNCONNECTED ),
        .dl5_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl5_ulpsactivenot_UNCONNECTED ),
        .dl6_enable(1'b0),
        .dl6_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl6_errcontrol_UNCONNECTED ),
        .dl6_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl6_erresc_UNCONNECTED ),
        .dl6_errsoths(\NLW_slave_rx.dphy_rx_fab_top_dl6_errsoths_UNCONNECTED ),
        .dl6_errsotsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl6_errsotsynchs_UNCONNECTED ),
        .dl6_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl6_errsyncesc_UNCONNECTED ),
        .dl6_forcerxmode(1'b0),
        .dl6_rxactivehs(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxactivehs_UNCONNECTED ),
        .dl6_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxclkesc_UNCONNECTED ),
        .dl6_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxdataesc_UNCONNECTED [7:0]),
        .dl6_rxdatahs(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxdatahs_UNCONNECTED [7:0]),
        .dl6_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxlpdtesc_UNCONNECTED ),
        .dl6_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxskewcalhs_UNCONNECTED ),
        .dl6_rxsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxsynchs_UNCONNECTED ),
        .dl6_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxtriggeresc_UNCONNECTED [3:0]),
        .dl6_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxulpsesc_UNCONNECTED ),
        .dl6_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidesc_UNCONNECTED ),
        .dl6_rxvalidhs(\NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidhs_UNCONNECTED ),
        .dl6_stopstate(\NLW_slave_rx.dphy_rx_fab_top_dl6_stopstate_UNCONNECTED ),
        .dl6_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl6_ulpsactivenot_UNCONNECTED ),
        .dl7_enable(1'b0),
        .dl7_errcontrol(\NLW_slave_rx.dphy_rx_fab_top_dl7_errcontrol_UNCONNECTED ),
        .dl7_erresc(\NLW_slave_rx.dphy_rx_fab_top_dl7_erresc_UNCONNECTED ),
        .dl7_errsoths(\NLW_slave_rx.dphy_rx_fab_top_dl7_errsoths_UNCONNECTED ),
        .dl7_errsotsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl7_errsotsynchs_UNCONNECTED ),
        .dl7_errsyncesc(\NLW_slave_rx.dphy_rx_fab_top_dl7_errsyncesc_UNCONNECTED ),
        .dl7_forcerxmode(1'b0),
        .dl7_rxactivehs(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxactivehs_UNCONNECTED ),
        .dl7_rxclkesc(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxclkesc_UNCONNECTED ),
        .dl7_rxdataesc(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxdataesc_UNCONNECTED [7:0]),
        .dl7_rxdatahs(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxdatahs_UNCONNECTED [7:0]),
        .dl7_rxlpdtesc(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxlpdtesc_UNCONNECTED ),
        .dl7_rxskewcalhs(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxskewcalhs_UNCONNECTED ),
        .dl7_rxsynchs(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxsynchs_UNCONNECTED ),
        .dl7_rxtriggeresc(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxtriggeresc_UNCONNECTED [3:0]),
        .dl7_rxulpsesc(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxulpsesc_UNCONNECTED ),
        .dl7_rxvalidesc(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidesc_UNCONNECTED ),
        .dl7_rxvalidhs(\NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidhs_UNCONNECTED ),
        .dl7_stopstate(\NLW_slave_rx.dphy_rx_fab_top_dl7_stopstate_UNCONNECTED ),
        .dl7_ulpsactivenot(\NLW_slave_rx.dphy_rx_fab_top_dl7_ulpsactivenot_UNCONNECTED ),
        .dly_ctrl_rdy(1'b0),
        .dphy_en_out(dphy_en_w),
        .dphy_srst_out(dphy_srst_w),
        .idelay_load(\NLW_slave_rx.dphy_rx_fab_top_idelay_load_UNCONNECTED ),
        .idelay_ready(1'b0),
        .idelay_tap_value(\NLW_slave_rx.dphy_rx_fab_top_idelay_tap_value_UNCONNECTED [8:0]),
        .idly_tap_val({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .init_done(init_done),
        .init_periodic_skew_calb(\NLW_slave_rx.dphy_rx_fab_top_init_periodic_skew_calb_UNCONNECTED [1:0]),
        .phy_ready(1'b1),
        .phy_rst(\NLW_slave_rx.dphy_rx_fab_top_phy_rst_UNCONNECTED ),
        .reg_cal_start(\NLW_slave_rx.dphy_rx_fab_top_reg_cal_start_UNCONNECTED ),
        .riu_addr_l0(\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l0_UNCONNECTED [5:0]),
        .riu_addr_l1(\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l1_UNCONNECTED [5:0]),
        .riu_addr_l2(\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l2_UNCONNECTED [5:0]),
        .riu_addr_l3(\NLW_slave_rx.dphy_rx_fab_top_riu_addr_l3_UNCONNECTED [5:0]),
        .riu_nibble_sel_l0(\NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l0_UNCONNECTED ),
        .riu_nibble_sel_l1(\NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l1_UNCONNECTED ),
        .riu_nibble_sel_l2(\NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l2_UNCONNECTED ),
        .riu_nibble_sel_l3(\NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l3_UNCONNECTED ),
        .riu_rd_data_l0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .riu_rd_data_l1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .riu_rd_data_l2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .riu_rd_data_l3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .riu_valid_l0(1'b0),
        .riu_valid_l1(1'b0),
        .riu_valid_l2(1'b0),
        .riu_valid_l3(1'b0),
        .riu_wr_data_l0(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l0_UNCONNECTED [15:0]),
        .riu_wr_data_l1(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l1_UNCONNECTED [15:0]),
        .riu_wr_data_l2(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l2_UNCONNECTED [15:0]),
        .riu_wr_data_l3(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l3_UNCONNECTED [15:0]),
        .riu_wr_en_l0(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l0_UNCONNECTED ),
        .riu_wr_en_l1(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l1_UNCONNECTED ),
        .riu_wr_en_l2(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l2_UNCONNECTED ),
        .riu_wr_en_l3(\NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l3_UNCONNECTED ),
        .rx_cl_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_cl_disable_ibuf_UNCONNECTED ),
        .rx_cl_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_cl_en_hs_lpn_UNCONNECTED ),
        .rx_cl_fifo_empty(1'b0),
        .rx_cl_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_clk_UNCONNECTED ),
        .rx_cl_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_en_UNCONNECTED ),
        .rx_cl_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_cl_lp_dn(clk_lp_rxn),
        .rx_cl_lp_dp(clk_lp_rxp),
        .rx_div4_clk(rxbyteclkhs),
        .rx_dl0_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl0_disable_ibuf_UNCONNECTED ),
        .rx_dl0_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl0_en_hs_lpn_UNCONNECTED ),
        .rx_dl0_fifo_empty(1'b0),
        .rx_dl0_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_clk_UNCONNECTED ),
        .rx_dl0_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_en_UNCONNECTED ),
        .rx_dl0_hs_dp(data_in_to_device_w[7:0]),
        .rx_dl0_lp_dn(data_lp_rxn[0]),
        .rx_dl0_lp_dp(data_lp_rxp[0]),
        .rx_dl1_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl1_disable_ibuf_UNCONNECTED ),
        .rx_dl1_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl1_en_hs_lpn_UNCONNECTED ),
        .rx_dl1_fifo_empty(1'b0),
        .rx_dl1_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_clk_UNCONNECTED ),
        .rx_dl1_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_en_UNCONNECTED ),
        .rx_dl1_hs_dp(data_in_to_device_w[15:8]),
        .rx_dl1_lp_dn(data_lp_rxn[1]),
        .rx_dl1_lp_dp(data_lp_rxp[1]),
        .rx_dl2_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl2_disable_ibuf_UNCONNECTED ),
        .rx_dl2_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl2_en_hs_lpn_UNCONNECTED ),
        .rx_dl2_fifo_empty(1'b0),
        .rx_dl2_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_clk_UNCONNECTED ),
        .rx_dl2_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_en_UNCONNECTED ),
        .rx_dl2_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_dl2_lp_dn(1'b0),
        .rx_dl2_lp_dp(1'b0),
        .rx_dl3_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl3_disable_ibuf_UNCONNECTED ),
        .rx_dl3_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl3_en_hs_lpn_UNCONNECTED ),
        .rx_dl3_fifo_empty(1'b0),
        .rx_dl3_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_clk_UNCONNECTED ),
        .rx_dl3_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_en_UNCONNECTED ),
        .rx_dl3_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_dl3_lp_dn(1'b0),
        .rx_dl3_lp_dp(1'b0),
        .rx_dl4_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl4_disable_ibuf_UNCONNECTED ),
        .rx_dl4_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl4_en_hs_lpn_UNCONNECTED ),
        .rx_dl4_fifo_empty(1'b0),
        .rx_dl4_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_clk_UNCONNECTED ),
        .rx_dl4_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_en_UNCONNECTED ),
        .rx_dl4_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_dl4_lp_dn(1'b0),
        .rx_dl4_lp_dp(1'b0),
        .rx_dl5_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl5_disable_ibuf_UNCONNECTED ),
        .rx_dl5_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl5_en_hs_lpn_UNCONNECTED ),
        .rx_dl5_fifo_empty(1'b0),
        .rx_dl5_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_clk_UNCONNECTED ),
        .rx_dl5_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_en_UNCONNECTED ),
        .rx_dl5_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_dl5_lp_dn(1'b0),
        .rx_dl5_lp_dp(1'b0),
        .rx_dl6_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl6_disable_ibuf_UNCONNECTED ),
        .rx_dl6_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl6_en_hs_lpn_UNCONNECTED ),
        .rx_dl6_fifo_empty(1'b0),
        .rx_dl6_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_clk_UNCONNECTED ),
        .rx_dl6_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_en_UNCONNECTED ),
        .rx_dl6_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_dl6_lp_dn(1'b0),
        .rx_dl6_lp_dp(1'b0),
        .rx_dl7_disable_ibuf(\NLW_slave_rx.dphy_rx_fab_top_rx_dl7_disable_ibuf_UNCONNECTED ),
        .rx_dl7_en_hs_lpn(\NLW_slave_rx.dphy_rx_fab_top_rx_dl7_en_hs_lpn_UNCONNECTED ),
        .rx_dl7_fifo_empty(1'b0),
        .rx_dl7_fifo_rd_clk(\NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_clk_UNCONNECTED ),
        .rx_dl7_fifo_rd_en(\NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_en_UNCONNECTED ),
        .rx_dl7_hs_dp({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_dl7_lp_dn(1'b0),
        .rx_dl7_lp_dp(1'b0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr,1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr,1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\NLW_slave_rx.dphy_rx_fab_top_s_axi_bresp_UNCONNECTED [1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\NLW_slave_rx.dphy_rx_fab_top_s_axi_rresp_UNCONNECTED [1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .sys_rst_byteclk_out(\NLW_slave_rx.dphy_rx_fab_top_sys_rst_byteclk_out_UNCONNECTED ),
        .system_rst_byteclk_in(1'b0),
        .system_rst_in(system_rst_out),
        .system_rst_phybyteclk_in(1'b0),
        .tap_comp_res(\NLW_slave_rx.dphy_rx_fab_top_tap_comp_res_UNCONNECTED [7:0]),
        .tap_comp_rst(1'b0),
        .tap_val_dyn_out({\NLW_slave_rx.dphy_rx_fab_top_tap_val_dyn_out_UNCONNECTED [63:13],tap_val_dyn_out_w}));
  (* c_init_val = "1'b1" *) 
  (* c_mtbf_stages = "5'b00010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync__1 \slave_rx.u_core_rst_coreclk_sync_rx_i 
       (.prmry_in(core_rst),
        .scndry_aclk(core_clk),
        .scndry_out(core_rst_coreclk_sync));
  (* DPHY_PRESET = "CSI2RX_XLNX" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MTBF_SYNC_STAGES = "3" *) 
  (* RESET_FSM_DONE = "2'b10" *) 
  (* RST_BEGIN = "2'b00" *) 
  (* STABLE_CLK_PERIOD = "5.000000" *) 
  (* WAIT_FOR_ENABLE = "2'b01" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_logic_7series \slave_rx.u_rx_rst_logic_7series 
       (.cl_enable(cl_enable_sync),
        .core_clk(core_clk),
        .core_rst(core_rst_coreclk_sync),
        .dphyen(dphy_en_w),
        .srst(dphy_srst_w),
        .system_rst(system_rst_out),
        .system_rst_byteclk(\NLW_slave_rx.u_rx_rst_logic_7series_system_rst_byteclk_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_csi_rx_clk_lane" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_csi_rx_clk_lane
   (cl_init_done_div4clk,
    cl_status_reg,
    cl_rxclkactivehs,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ,
    D,
    cl_stopstate,
    init_value_w,
    core_clk,
    rx_cl_lp_dn,
    rx_cl_lp_dp,
    core_rst,
    \cl_rx_state_reg[1]_0 ,
    dphy_en,
    system_rst);
  output cl_init_done_div4clk;
  output [0:0]cl_status_reg;
  output cl_rxclkactivehs;
  output \en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ;
  output [0:0]D;
  output cl_stopstate;
  input [12:0]init_value_w;
  input core_clk;
  input rx_cl_lp_dn;
  input rx_cl_lp_dp;
  input core_rst;
  input \cl_rx_state_reg[1]_0 ;
  input dphy_en;
  input system_rst;

  wire [0:0]D;
  wire cl_init_done_coreclk0;
  wire cl_init_done_coreclk1;
  (* DONT_TOUCH *) wire cl_init_done_div4clk;
  wire \cl_rx_state[0]_i_2_n_0 ;
  wire \cl_rx_state_reg[1]_0 ;
  wire \cl_rx_state_reg_n_0_[0] ;
  wire \cl_rx_state_reg_n_0_[1] ;
  wire \cl_rx_state_reg_n_0_[2] ;
  (* RTL_KEEP = "true" *) wire cl_rxclkactivehs;
  wire cl_rxclkactivehs1_out;
  wire cl_status_reg_bit_0;
  wire cl_status_reg_bit_3;
  (* DONT_TOUCH *) wire cl_status_reg_bit_4;
  wire cl_status_reg_bit_4__0;
  wire cl_stopstate;
  wire clear;
  wire core_clk;
  wire core_rst;
  wire dphy_en;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_i_4_n_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_i_5_n_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_i_6_n_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_i_7_n_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_i_8_n_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_1 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_2 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_3 ;
  wire [7:0]\en_cl_init_to_blk.init_to_cnt_level1_reg ;
  wire \en_cl_init_to_blk.init_to_cnt_level1_tc ;
  wire \en_cl_init_to_blk.init_to_cnt_level1_tc_i_1_n_0 ;
  wire \en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0 ;
  wire \en_cl_init_to_blk.init_to_cnt_level20 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2[0]_i_3_n_0 ;
  wire [13:0]\en_cl_init_to_blk.init_to_cnt_level2_reg ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_0 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_1 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_2 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_3 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_4 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_5 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_6 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_7 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_3 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_6 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_7 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_0 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_1 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_2 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_3 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_4 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_5 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_6 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_7 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_0 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_1 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_2 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_3 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_4 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_5 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_6 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_7 ;
  wire [12:0]\en_init_to_reg.init_to_r_2 ;
  wire [10:0]\en_init_to_reg.init_to_r_3 ;
  wire \en_init_to_reg.init_to_r_3[0]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[0]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[0]_i_3_n_0 ;
  wire \en_init_to_reg.init_to_r_3[10]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[1]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[1]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[2]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[2]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[2]_i_3_n_0 ;
  wire \en_init_to_reg.init_to_r_3[3]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[3]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[3]_i_3_n_0 ;
  wire \en_init_to_reg.init_to_r_3[4]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[4]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[5]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[5]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[5]_i_3_n_0 ;
  wire \en_init_to_reg.init_to_r_3[6]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[6]_i_2_n_0 ;
  wire \en_init_to_reg.init_to_r_3[6]_i_3_n_0 ;
  wire \en_init_to_reg.init_to_r_3[7]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[8]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_3[9]_i_1_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[10]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[11]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[12]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[13]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[1]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[2]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[3]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[4]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[5]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[6]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[7]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[8]_srl2_n_0 ;
  wire \en_init_to_reg.init_to_r_reg[9]_srl2_n_0 ;
  wire [13:0]init_count;
  wire [12:0]init_value_w;
  wire lp_00_r;
  wire lp_00_r_i_2_n_0;
  wire lp_01_r;
  wire lp_01_r_i_1_n_0;
  wire lp_10_r;
  wire lp_10_r_i_1_n_0;
  wire lp_11_r;
  wire lp_11_r_dly;
  wire lp_11_r_i_1_n_0;
  wire lp_11_r_nxt;
  wire lp_11_r_reg_n_0;
  wire [4:0]lp_st_cnt;
  wire \lp_st_cnt[4]_i_3_n_0 ;
  wire [1:0]lp_st_dup;
  wire [1:0]lp_state_sync;
  wire lp_state_sync0_i_n_1;
  wire lp_state_sync0_i_n_11;
  wire lp_state_sync0_i_n_12;
  wire lp_state_sync0_i_n_2;
  wire lp_state_sync0_i_n_3;
  wire lp_state_sync0_i_n_4;
  wire lp_state_sync0_i_n_5;
  wire lp_state_sync0_i_n_6;
  wire lp_state_sync0_i_n_9;
  wire lp_state_sync1_i_n_1;
  wire lp_state_sync1_i_n_4;
  wire lp_state_sync1_i_n_5;
  wire lp_state_sync1_i_n_6;
  wire lp_state_sync1_i_n_7;
  wire [7:0]p_0_in;
  wire [1:1]p_0_out;
  wire rx_cl_lp_dn;
  wire rx_cl_lp_dp;
  wire system_rst;
  wire [3:1]\NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_O_UNCONNECTED ;

  assign cl_status_reg[0] = cl_status_reg_bit_4;
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cl_rx_state[0]_i_2 
       (.I0(lp_11_r_reg_n_0),
        .I1(\cl_rx_state_reg_n_0_[2] ),
        .O(\cl_rx_state[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cl_rx_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync1_i_n_7),
        .Q(\cl_rx_state_reg_n_0_[0] ),
        .R(cl_status_reg_bit_0));
  FDRE #(
    .INIT(1'b0)) 
    \cl_rx_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync1_i_n_1),
        .Q(\cl_rx_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cl_rx_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync1_i_n_6),
        .Q(\cl_rx_state_reg_n_0_[2] ),
        .R(cl_status_reg_bit_0));
  LUT6 #(
    .INIT(64'h1010101011101010)) 
    cl_rxclkactivehs_i_1
       (.I0(system_rst),
        .I1(lp_11_r_reg_n_0),
        .I2(cl_rxclkactivehs),
        .I3(\cl_rx_state_reg_n_0_[2] ),
        .I4(\cl_rx_state_reg_n_0_[1] ),
        .I5(\cl_rx_state_reg_n_0_[0] ),
        .O(cl_rxclkactivehs1_out));
  (* KEEP = "yes" *) 
  FDCE cl_rxclkactivehs_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(cl_rxclkactivehs1_out),
        .Q(cl_rxclkactivehs));
  FDRE cl_status_reg_bit_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_11),
        .Q(D),
        .R(cl_status_reg_bit_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE cl_status_reg_bit_4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(cl_status_reg_bit_4__0),
        .Q(cl_status_reg_bit_4),
        .R(cl_status_reg_bit_0));
  LUT4 #(
    .INIT(16'hFF8F)) 
    cl_stopstate_i_1
       (.I0(\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ),
        .I1(system_rst),
        .I2(dphy_en),
        .I3(core_rst),
        .O(cl_status_reg_bit_0));
  FDRE cl_stopstate_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_12),
        .Q(cl_stopstate),
        .R(cl_status_reg_bit_0));
  LUT2 #(
    .INIT(4'h1)) 
    \en_cl_init_to_blk.cl_init_done_coreclk_i_4 
       (.I0(init_count[13]),
        .I1(init_count[12]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \en_cl_init_to_blk.cl_init_done_coreclk_i_5 
       (.I0(init_count[11]),
        .I1(init_count[9]),
        .I2(\en_init_to_reg.init_to_r_3 [9]),
        .I3(\en_init_to_reg.init_to_r_3 [10]),
        .I4(init_count[10]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \en_cl_init_to_blk.cl_init_done_coreclk_i_6 
       (.I0(init_count[6]),
        .I1(\en_init_to_reg.init_to_r_3 [6]),
        .I2(init_count[7]),
        .I3(\en_init_to_reg.init_to_r_3 [7]),
        .I4(\en_init_to_reg.init_to_r_3 [8]),
        .I5(init_count[8]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \en_cl_init_to_blk.cl_init_done_coreclk_i_7 
       (.I0(init_count[3]),
        .I1(\en_init_to_reg.init_to_r_3 [3]),
        .I2(init_count[4]),
        .I3(\en_init_to_reg.init_to_r_3 [4]),
        .I4(\en_init_to_reg.init_to_r_3 [5]),
        .I5(init_count[5]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \en_cl_init_to_blk.cl_init_done_coreclk_i_8 
       (.I0(init_count[0]),
        .I1(\en_init_to_reg.init_to_r_3 [0]),
        .I2(init_count[1]),
        .I3(\en_init_to_reg.init_to_r_3 [1]),
        .I4(\en_init_to_reg.init_to_r_3 [2]),
        .I5(init_count[2]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_i_8_n_0 ));
  FDRE \en_cl_init_to_blk.cl_init_done_coreclk_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_6),
        .Q(\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ),
        .R(1'b0));
  CARRY4 \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_2 
       (.CI(\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_0 ),
        .CO({\NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_2_CO_UNCONNECTED [3:1],cl_init_done_coreclk1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\en_cl_init_to_blk.cl_init_done_coreclk_i_4_n_0 }));
  CARRY4 \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3 
       (.CI(1'b0),
        .CO({\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_0 ,\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_1 ,\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_2 ,\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\en_cl_init_to_blk.cl_init_done_coreclk_i_5_n_0 ,\en_cl_init_to_blk.cl_init_done_coreclk_i_6_n_0 ,\en_cl_init_to_blk.cl_init_done_coreclk_i_7_n_0 ,\en_cl_init_to_blk.cl_init_done_coreclk_i_8_n_0 }));
  LUT3 #(
    .INIT(8'h01)) 
    \en_cl_init_to_blk.cl_init_done_div4clk_i_1 
       (.I0(\cl_rx_state_reg_n_0_[1] ),
        .I1(\cl_rx_state_reg_n_0_[0] ),
        .I2(\cl_rx_state_reg_n_0_[2] ),
        .O(cl_status_reg_bit_3));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_cl_init_to_blk.cl_init_done_div4clk_reg 
       (.C(core_clk),
        .CE(cl_init_done_coreclk0),
        .D(cl_init_done_coreclk0),
        .Q(cl_init_done_div4clk),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_count_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [0]),
        .Q(init_count[0]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [10]),
        .Q(init_count[10]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [11]),
        .Q(init_count[11]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [12]),
        .Q(init_count[12]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [13]),
        .Q(init_count[13]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [1]),
        .Q(init_count[1]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [2]),
        .Q(init_count[2]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [3]),
        .Q(init_count[3]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [4]),
        .Q(init_count[4]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [5]),
        .Q(init_count[5]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [6]),
        .Q(init_count[6]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [7]),
        .Q(init_count[7]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [8]),
        .Q(init_count[8]),
        .R(1'b0));
  FDRE \en_cl_init_to_blk.init_count_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg [9]),
        .Q(init_count[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \en_cl_init_to_blk.init_to_cnt_level1[0]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \en_cl_init_to_blk.init_to_cnt_level1[1]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \en_cl_init_to_blk.init_to_cnt_level1[2]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \en_cl_init_to_blk.init_to_cnt_level1[3]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [2]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \en_cl_init_to_blk.init_to_cnt_level1[4]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [3]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [2]),
        .I4(\en_cl_init_to_blk.init_to_cnt_level1_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \en_cl_init_to_blk.init_to_cnt_level1[5]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [2]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [3]),
        .I4(\en_cl_init_to_blk.init_to_cnt_level1_reg [4]),
        .I5(\en_cl_init_to_blk.init_to_cnt_level1_reg [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \en_cl_init_to_blk.init_to_cnt_level1[6]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [4]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0 ),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [5]),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \en_cl_init_to_blk.init_to_cnt_level1[7]_i_2 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [6]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [5]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0 ),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [4]),
        .I4(\en_cl_init_to_blk.init_to_cnt_level1_reg [7]),
        .O(p_0_in[7]));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [2]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [3]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [4]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [5]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [6]),
        .R(clear));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_reg [7]),
        .R(clear));
  LUT5 #(
    .INIT(32'h00008000)) 
    \en_cl_init_to_blk.init_to_cnt_level1_tc_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [6]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [7]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [4]),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [5]),
        .I4(\en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0 ),
        .O(\en_cl_init_to_blk.init_to_cnt_level1_tc_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \en_cl_init_to_blk.init_to_cnt_level1_tc_i_2 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_reg [2]),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg [0]),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg [1]),
        .I3(\en_cl_init_to_blk.init_to_cnt_level1_reg [3]),
        .O(\en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0 ));
  FDRE \en_cl_init_to_blk.init_to_cnt_level1_tc_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_cl_init_to_blk.init_to_cnt_level1_tc_i_1_n_0 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level1_tc ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \en_cl_init_to_blk.init_to_cnt_level2[0]_i_3 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level2_reg [0]),
        .O(\en_cl_init_to_blk.init_to_cnt_level2[0]_i_3_n_0 ));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[0] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_7 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [0]),
        .R(cl_status_reg_bit_3));
  CARRY4 \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_0 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_1 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_2 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_4 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_5 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_6 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_7 }),
        .S({\en_cl_init_to_blk.init_to_cnt_level2_reg [3:1],\en_cl_init_to_blk.init_to_cnt_level2[0]_i_3_n_0 }));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[10] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_5 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [10]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[11] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_4 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [11]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[12] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_7 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [12]),
        .R(cl_status_reg_bit_3));
  CARRY4 \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1 
       (.CI(\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_0 ),
        .CO({\NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_CO_UNCONNECTED [3:1],\en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_O_UNCONNECTED [3:2],\en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_6 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\en_cl_init_to_blk.init_to_cnt_level2_reg [13:12]}));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[13] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_6 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [13]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[1] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_6 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [1]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[2] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_5 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [2]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[3] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_4 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [3]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[4] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_7 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [4]),
        .R(cl_status_reg_bit_3));
  CARRY4 \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1 
       (.CI(\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_0 ),
        .CO({\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_0 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_1 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_2 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_4 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_5 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_6 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_7 }),
        .S(\en_cl_init_to_blk.init_to_cnt_level2_reg [7:4]));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[5] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_6 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [5]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[6] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_5 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [6]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[7] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_4 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [7]),
        .R(cl_status_reg_bit_3));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[8] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_7 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [8]),
        .R(cl_status_reg_bit_3));
  CARRY4 \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1 
       (.CI(\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_0 ),
        .CO({\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_0 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_1 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_2 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_4 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_5 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_6 ,\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_7 }),
        .S(\en_cl_init_to_blk.init_to_cnt_level2_reg [11:8]));
  FDRE \en_cl_init_to_blk.init_to_cnt_level2_reg[9] 
       (.C(core_clk),
        .CE(\en_cl_init_to_blk.init_to_cnt_level20 ),
        .D(\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_6 ),
        .Q(\en_cl_init_to_blk.init_to_cnt_level2_reg [9]),
        .R(cl_status_reg_bit_3));
  FDRE \en_init_to_reg.init_to_r_2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[1]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [0]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[11]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [10]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[12]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [11]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[13]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [12]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[2]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [1]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[3]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [2]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[4]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [3]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[5]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [4]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[6]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [5]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[7]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [6]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[8]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [7]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[9]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [8]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_2_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_reg[10]_srl2_n_0 ),
        .Q(\en_init_to_reg.init_to_r_2 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE8BB77EAA81122E8)) 
    \en_init_to_reg.init_to_r_3[0]_i_1 
       (.I0(\en_init_to_reg.init_to_r_3[0]_i_2_n_0 ),
        .I1(\en_init_to_reg.init_to_r_2 [1]),
        .I2(\en_init_to_reg.init_to_r_2 [0]),
        .I3(\en_init_to_reg.init_to_r_3[2]_i_2_n_0 ),
        .I4(\en_init_to_reg.init_to_r_2 [2]),
        .I5(\en_init_to_reg.init_to_r_3[0]_i_3_n_0 ),
        .O(\en_init_to_reg.init_to_r_3[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \en_init_to_reg.init_to_r_3[0]_i_2 
       (.I0(\en_init_to_reg.init_to_r_2 [3]),
        .I1(\en_init_to_reg.init_to_r_3[3]_i_1_n_0 ),
        .I2(\en_init_to_reg.init_to_r_2 [2]),
        .O(\en_init_to_reg.init_to_r_3[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h936CC936)) 
    \en_init_to_reg.init_to_r_3[0]_i_3 
       (.I0(\en_init_to_reg.init_to_r_2 [2]),
        .I1(\en_init_to_reg.init_to_r_3[4]_i_1_n_0 ),
        .I2(\en_init_to_reg.init_to_r_2 [3]),
        .I3(\en_init_to_reg.init_to_r_2 [4]),
        .I4(\en_init_to_reg.init_to_r_3[3]_i_1_n_0 ),
        .O(\en_init_to_reg.init_to_r_3[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \en_init_to_reg.init_to_r_3[10]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [12]),
        .I1(\en_init_to_reg.init_to_r_2 [10]),
        .I2(\en_init_to_reg.init_to_r_2 [11]),
        .O(\en_init_to_reg.init_to_r_3[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6671EEFF00887199)) 
    \en_init_to_reg.init_to_r_3[1]_i_1 
       (.I0(\en_init_to_reg.init_to_r_3[3]_i_1_n_0 ),
        .I1(\en_init_to_reg.init_to_r_2 [3]),
        .I2(\en_init_to_reg.init_to_r_2 [1]),
        .I3(\en_init_to_reg.init_to_r_2 [2]),
        .I4(\en_init_to_reg.init_to_r_3[2]_i_2_n_0 ),
        .I5(\en_init_to_reg.init_to_r_3[1]_i_2_n_0 ),
        .O(\en_init_to_reg.init_to_r_3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \en_init_to_reg.init_to_r_3[1]_i_2 
       (.I0(\en_init_to_reg.init_to_r_3[4]_i_1_n_0 ),
        .I1(\en_init_to_reg.init_to_r_2 [3]),
        .I2(\en_init_to_reg.init_to_r_2 [4]),
        .O(\en_init_to_reg.init_to_r_3[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \en_init_to_reg.init_to_r_3[2]_i_1 
       (.I0(\en_init_to_reg.init_to_r_3[2]_i_2_n_0 ),
        .O(\en_init_to_reg.init_to_r_3[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4E4E155715578D8D)) 
    \en_init_to_reg.init_to_r_3[2]_i_2 
       (.I0(\en_init_to_reg.init_to_r_3[2]_i_3_n_0 ),
        .I1(\en_init_to_reg.init_to_r_2 [3]),
        .I2(\en_init_to_reg.init_to_r_3[3]_i_1_n_0 ),
        .I3(\en_init_to_reg.init_to_r_2 [2]),
        .I4(\en_init_to_reg.init_to_r_2 [4]),
        .I5(\en_init_to_reg.init_to_r_3[4]_i_1_n_0 ),
        .O(\en_init_to_reg.init_to_r_3[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \en_init_to_reg.init_to_r_3[2]_i_3 
       (.I0(\en_init_to_reg.init_to_r_2 [5]),
        .I1(\en_init_to_reg.init_to_r_3[5]_i_1_n_0 ),
        .I2(\en_init_to_reg.init_to_r_2 [4]),
        .O(\en_init_to_reg.init_to_r_3[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF6BD56B0F2954290)) 
    \en_init_to_reg.init_to_r_3[3]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [5]),
        .I1(\en_init_to_reg.init_to_r_2 [4]),
        .I2(\en_init_to_reg.init_to_r_3[3]_i_2_n_0 ),
        .I3(\en_init_to_reg.init_to_r_3[5]_i_1_n_0 ),
        .I4(\en_init_to_reg.init_to_r_3[3]_i_3_n_0 ),
        .I5(\en_init_to_reg.init_to_r_2 [3]),
        .O(\en_init_to_reg.init_to_r_3[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F0380FCC0FE3F01)) 
    \en_init_to_reg.init_to_r_3[3]_i_2 
       (.I0(\en_init_to_reg.init_to_r_2 [7]),
        .I1(\en_init_to_reg.init_to_r_3[6]_i_3_n_0 ),
        .I2(\en_init_to_reg.init_to_r_3[5]_i_2_n_0 ),
        .I3(\en_init_to_reg.init_to_r_3[5]_i_3_n_0 ),
        .I4(\en_init_to_reg.init_to_r_2 [5]),
        .I5(\en_init_to_reg.init_to_r_2 [6]),
        .O(\en_init_to_reg.init_to_r_3[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h29633C6969C3396B)) 
    \en_init_to_reg.init_to_r_3[3]_i_3 
       (.I0(\en_init_to_reg.init_to_r_2 [5]),
        .I1(\en_init_to_reg.init_to_r_2 [7]),
        .I2(\en_init_to_reg.init_to_r_3[6]_i_3_n_0 ),
        .I3(\en_init_to_reg.init_to_r_2 [6]),
        .I4(\en_init_to_reg.init_to_r_3[5]_i_3_n_0 ),
        .I5(\en_init_to_reg.init_to_r_3[5]_i_2_n_0 ),
        .O(\en_init_to_reg.init_to_r_3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF6BD52B0F2B54290)) 
    \en_init_to_reg.init_to_r_3[4]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [6]),
        .I1(\en_init_to_reg.init_to_r_2 [5]),
        .I2(\en_init_to_reg.init_to_r_3[4]_i_2_n_0 ),
        .I3(\en_init_to_reg.init_to_r_3[6]_i_1_n_0 ),
        .I4(\en_init_to_reg.init_to_r_3[5]_i_1_n_0 ),
        .I5(\en_init_to_reg.init_to_r_2 [4]),
        .O(\en_init_to_reg.init_to_r_3[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \en_init_to_reg.init_to_r_3[4]_i_2 
       (.I0(\en_init_to_reg.init_to_r_2 [7]),
        .I1(\en_init_to_reg.init_to_r_3[6]_i_3_n_0 ),
        .I2(\en_init_to_reg.init_to_r_2 [6]),
        .O(\en_init_to_reg.init_to_r_3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFD6B5069F529402)) 
    \en_init_to_reg.init_to_r_3[5]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [7]),
        .I1(\en_init_to_reg.init_to_r_2 [6]),
        .I2(\en_init_to_reg.init_to_r_3[6]_i_3_n_0 ),
        .I3(\en_init_to_reg.init_to_r_3[5]_i_2_n_0 ),
        .I4(\en_init_to_reg.init_to_r_3[5]_i_3_n_0 ),
        .I5(\en_init_to_reg.init_to_r_2 [5]),
        .O(\en_init_to_reg.init_to_r_3[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6D3CB6D392C3492C)) 
    \en_init_to_reg.init_to_r_3[5]_i_2 
       (.I0(\en_init_to_reg.init_to_r_2 [9]),
        .I1(\en_init_to_reg.init_to_r_2 [12]),
        .I2(\en_init_to_reg.init_to_r_2 [10]),
        .I3(\en_init_to_reg.init_to_r_2 [11]),
        .I4(\en_init_to_reg.init_to_r_2 [8]),
        .I5(\en_init_to_reg.init_to_r_2 [7]),
        .O(\en_init_to_reg.init_to_r_3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE718AE718AE718AE)) 
    \en_init_to_reg.init_to_r_3[5]_i_3 
       (.I0(\en_init_to_reg.init_to_r_2 [7]),
        .I1(\en_init_to_reg.init_to_r_2 [8]),
        .I2(\en_init_to_reg.init_to_r_2 [10]),
        .I3(\en_init_to_reg.init_to_r_2 [11]),
        .I4(\en_init_to_reg.init_to_r_2 [12]),
        .I5(\en_init_to_reg.init_to_r_2 [9]),
        .O(\en_init_to_reg.init_to_r_3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h250B6FDB24092F5B)) 
    \en_init_to_reg.init_to_r_3[6]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [8]),
        .I1(\en_init_to_reg.init_to_r_2 [7]),
        .I2(\en_init_to_reg.init_to_r_3[6]_i_2_n_0 ),
        .I3(\en_init_to_reg.init_to_r_3[8]_i_1_n_0 ),
        .I4(\en_init_to_reg.init_to_r_3[6]_i_3_n_0 ),
        .I5(\en_init_to_reg.init_to_r_2 [6]),
        .O(\en_init_to_reg.init_to_r_3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h695A5695)) 
    \en_init_to_reg.init_to_r_3[6]_i_2 
       (.I0(\en_init_to_reg.init_to_r_2 [8]),
        .I1(\en_init_to_reg.init_to_r_2 [10]),
        .I2(\en_init_to_reg.init_to_r_2 [11]),
        .I3(\en_init_to_reg.init_to_r_2 [12]),
        .I4(\en_init_to_reg.init_to_r_2 [9]),
        .O(\en_init_to_reg.init_to_r_3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF710CF710CF710CF)) 
    \en_init_to_reg.init_to_r_3[6]_i_3 
       (.I0(\en_init_to_reg.init_to_r_2 [7]),
        .I1(\en_init_to_reg.init_to_r_2 [8]),
        .I2(\en_init_to_reg.init_to_r_2 [10]),
        .I3(\en_init_to_reg.init_to_r_2 [11]),
        .I4(\en_init_to_reg.init_to_r_2 [12]),
        .I5(\en_init_to_reg.init_to_r_2 [9]),
        .O(\en_init_to_reg.init_to_r_3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5A9E795A581A6158)) 
    \en_init_to_reg.init_to_r_3[7]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [9]),
        .I1(\en_init_to_reg.init_to_r_2 [12]),
        .I2(\en_init_to_reg.init_to_r_2 [11]),
        .I3(\en_init_to_reg.init_to_r_2 [10]),
        .I4(\en_init_to_reg.init_to_r_2 [8]),
        .I5(\en_init_to_reg.init_to_r_2 [7]),
        .O(\en_init_to_reg.init_to_r_3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6D3C492C)) 
    \en_init_to_reg.init_to_r_3[8]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [9]),
        .I1(\en_init_to_reg.init_to_r_2 [12]),
        .I2(\en_init_to_reg.init_to_r_2 [10]),
        .I3(\en_init_to_reg.init_to_r_2 [11]),
        .I4(\en_init_to_reg.init_to_r_2 [8]),
        .O(\en_init_to_reg.init_to_r_3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9C18)) 
    \en_init_to_reg.init_to_r_3[9]_i_1 
       (.I0(\en_init_to_reg.init_to_r_2 [10]),
        .I1(\en_init_to_reg.init_to_r_2 [11]),
        .I2(\en_init_to_reg.init_to_r_2 [12]),
        .I3(\en_init_to_reg.init_to_r_2 [9]),
        .O(\en_init_to_reg.init_to_r_3[9]_i_1_n_0 ));
  FDRE \en_init_to_reg.init_to_r_3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[0]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [0]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[10]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [10]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[1]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [1]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[2]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [2]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[3]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [3]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[4]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [4]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[5]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [5]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[6]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [6]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[7]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [7]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[8]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [8]),
        .R(1'b0));
  FDRE \en_init_to_reg.init_to_r_3_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\en_init_to_reg.init_to_r_3[9]_i_1_n_0 ),
        .Q(\en_init_to_reg.init_to_r_3 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[9]),
        .Q(\en_init_to_reg.init_to_r_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[10]),
        .Q(\en_init_to_reg.init_to_r_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[11]),
        .Q(\en_init_to_reg.init_to_r_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[12]),
        .Q(\en_init_to_reg.init_to_r_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[0]),
        .Q(\en_init_to_reg.init_to_r_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[1]),
        .Q(\en_init_to_reg.init_to_r_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[2]),
        .Q(\en_init_to_reg.init_to_r_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[3]),
        .Q(\en_init_to_reg.init_to_r_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[4]),
        .Q(\en_init_to_reg.init_to_r_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[5]),
        .Q(\en_init_to_reg.init_to_r_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[6]),
        .Q(\en_init_to_reg.init_to_r_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[7]),
        .Q(\en_init_to_reg.init_to_r_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg " *) 
  (* srl_name = "inst/\inst/bd_bf15_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]_srl2 " *) 
  SRL16E \en_init_to_reg.init_to_r_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(core_clk),
        .D(init_value_w[8]),
        .Q(\en_init_to_reg.init_to_r_reg[9]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    lp_00_r_i_1
       (.I0(lp_st_cnt[3]),
        .I1(lp_st_cnt[4]),
        .I2(lp_st_cnt[0]),
        .I3(lp_st_cnt[1]),
        .I4(lp_st_cnt[2]),
        .O(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lp_00_r_i_2
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_00_r_i_2_n_0));
  FDRE lp_00_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_00_r_i_2_n_0),
        .Q(lp_00_r),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lp_01_r_i_1
       (.I0(lp_st_dup[0]),
        .I1(lp_st_dup[1]),
        .O(lp_01_r_i_1_n_0));
  FDRE lp_01_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_01_r_i_1_n_0),
        .Q(lp_01_r),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lp_10_r_i_1
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_10_r_i_1_n_0));
  FDRE lp_10_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_10_r_i_1_n_0),
        .Q(lp_10_r),
        .R(lp_11_r));
  FDRE lp_11_r_dly_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_nxt),
        .Q(lp_11_r_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    lp_11_r_i_1
       (.I0(lp_st_dup[0]),
        .I1(lp_st_dup[1]),
        .O(lp_11_r_i_1_n_0));
  FDRE lp_11_r_nxt_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_reg_n_0),
        .Q(lp_11_r_nxt),
        .R(1'b0));
  FDRE lp_11_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_i_1_n_0),
        .Q(lp_11_r_reg_n_0),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \lp_st_cnt[4]_i_3 
       (.I0(lp_00_r),
        .I1(lp_01_r),
        .I2(lp_10_r),
        .I3(lp_11_r_reg_n_0),
        .O(\lp_st_cnt[4]_i_3_n_0 ));
  FDRE \lp_st_cnt_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_5),
        .Q(lp_st_cnt[0]),
        .R(1'b0));
  FDRE \lp_st_cnt_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_4),
        .Q(lp_st_cnt[1]),
        .R(1'b0));
  FDRE \lp_st_cnt_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_3),
        .Q(lp_st_cnt[2]),
        .R(1'b0));
  FDRE \lp_st_cnt_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_2),
        .Q(lp_st_cnt[3]),
        .R(1'b0));
  FDRE \lp_st_cnt_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_1),
        .Q(lp_st_cnt[4]),
        .R(1'b0));
  FDRE \lp_st_dup_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync[0]),
        .Q(lp_st_dup[0]),
        .R(1'b0));
  FDRE \lp_st_dup_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync[1]),
        .Q(lp_st_dup[1]),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_32 lp_state_sync0_i
       (.CO(cl_init_done_coreclk1),
        .D({lp_state_sync0_i_n_1,lp_state_sync0_i_n_2,lp_state_sync0_i_n_3,lp_state_sync0_i_n_4,lp_state_sync0_i_n_5}),
        .Q(lp_st_cnt),
        .SR(clear),
        .cl_status_reg(cl_status_reg_bit_4),
        .cl_status_reg_bit_0_reg(lp_11_r_reg_n_0),
        .cl_status_reg_bit_0_reg_0(D),
        .cl_status_reg_bit_4__0(cl_status_reg_bit_4__0),
        .cl_status_reg_bit_4_reg(lp_state_sync1_i_n_5),
        .cl_stopstate(cl_stopstate),
        .cl_stopstate_reg(lp_state_sync0_i_n_12),
        .cl_stopstate_reg_0(lp_state_sync1_i_n_4),
        .core_clk(core_clk),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg (lp_state_sync0_i_n_6),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 (\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 (\cl_rx_state_reg_n_0_[2] ),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 (\cl_rx_state_reg_n_0_[0] ),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 (\cl_rx_state_reg_n_0_[1] ),
        .\en_cl_init_to_blk.init_to_cnt_level1_reg[0] (lp_state_sync[1]),
        .lp_11_r_dly(lp_11_r_dly),
        .lp_11_r_reg(lp_state_sync0_i_n_11),
        .\lp_st_cnt_reg[1] (lp_st_dup),
        .\lp_st_cnt_reg[1]_0 (\lp_st_cnt[4]_i_3_n_0 ),
        .out(lp_state_sync[0]),
        .p_0_out(p_0_out),
        .rx_cl_lp_dn(rx_cl_lp_dn),
        .s_level_out_d2_reg_0(lp_state_sync0_i_n_9));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_33 lp_state_sync1_i
       (.CO(cl_init_done_coreclk1),
        .cl_init_done_coreclk0(cl_init_done_coreclk0),
        .\cl_rx_state_reg[0] (\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ),
        .\cl_rx_state_reg[0]_0 (lp_state_sync0_i_n_9),
        .\cl_rx_state_reg[0]_1 (\cl_rx_state[0]_i_2_n_0 ),
        .\cl_rx_state_reg[1] (lp_state_sync1_i_n_1),
        .\cl_rx_state_reg[1]_0 (lp_state_sync1_i_n_6),
        .\cl_rx_state_reg[1]_1 (lp_state_sync1_i_n_7),
        .\cl_rx_state_reg[1]_2 (\cl_rx_state_reg_n_0_[1] ),
        .\cl_rx_state_reg[1]_3 (\cl_rx_state_reg[1]_0 ),
        .\cl_rx_state_reg[2] (\cl_rx_state_reg_n_0_[2] ),
        .\cl_rx_state_reg[2]_0 (\cl_rx_state_reg_n_0_[0] ),
        .\cl_rx_state_reg[2]_1 (lp_11_r_reg_n_0),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .dphy_en(dphy_en),
        .\en_cl_init_to_blk.init_to_cnt_level1_tc (\en_cl_init_to_blk.init_to_cnt_level1_tc ),
        .\en_cl_init_to_blk.init_to_cnt_level20 (\en_cl_init_to_blk.init_to_cnt_level20 ),
        .\en_cl_init_to_blk.init_to_cnt_level2_reg[0] (lp_state_sync[0]),
        .lp_11_r_dly(lp_11_r_dly),
        .out(lp_state_sync[1]),
        .p_0_out(p_0_out),
        .rx_cl_lp_dp(rx_cl_lp_dp),
        .s_level_out_d2_reg_0(lp_state_sync1_i_n_4),
        .s_level_out_d2_reg_1(lp_state_sync1_i_n_5));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_csi_rx_data_lane_sm" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_csi_rx_data_lane_sm
   (dl_status_reg,
    dl_en_hs_lpn_i,
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ,
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg ,
    \gen_hs_high_rates_spec_v1_1.stopstate_reg ,
    rx_dl1_lp_dn,
    rx_dl1_lp_dp,
    core_clk,
    core_rst,
    cl_rxclkactivehs,
    dl_state,
    stopstate0,
    dl_status_reg_bit_0_reg_0,
    out,
    rxactivehs_coreclk_sync_r,
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_0 ,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ,
    dl_status_reg_bit_4_reg_0,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ,
    dl1_stopstate,
    hs_settle_reg);
  output [2:0]dl_status_reg;
  output dl_en_hs_lpn_i;
  output \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ;
  output \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ;
  output \gen_hs_high_rates_spec_v1_1.active_sm_r_reg ;
  output \gen_hs_high_rates_spec_v1_1.stopstate_reg ;
  input rx_dl1_lp_dn;
  input rx_dl1_lp_dp;
  input core_clk;
  input core_rst;
  input cl_rxclkactivehs;
  input [1:0]dl_state;
  input stopstate0;
  input dl_status_reg_bit_0_reg_0;
  input out;
  input rxactivehs_coreclk_sync_r;
  input \gen_hs_high_rates_spec_v1_1.stopstate_reg_0 ;
  input \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ;
  input \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ;
  input dl_status_reg_bit_4_reg_0;
  input \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ;
  input dl1_stopstate;
  input [8:0]hs_settle_reg;

  wire \FSM_sequential_dl_rx_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_5__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_7__0_n_0 ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ;
  (* DONT_TOUCH *) wire [31:0]SETTLE_TIMEOUT;
  wire cl_rxclkactivehs;
  wire core_clk;
  wire core_rst;
  wire dl1_stopstate;
  wire dl_en_hs_lpn_i;
  wire dl_en_hs_lpn_i_2__0_n_0;
  wire dl_en_hs_lpn_i_5__0_n_0;
  wire [3:0]dl_rx_state__0;
  wire [1:0]dl_state;
  wire [2:0]dl_status_reg;
  wire dl_status_reg_bit_0_i_5__0_n_0;
  wire dl_status_reg_bit_0_reg_0;
  wire dl_status_reg_bit_4_reg_0;
  wire dl_stopstate;
  wire dl_stopstate_i_6__0_n_0;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_reg ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_reg_0 ;
  wire [8:0]hs_settle_reg;
  wire lp_00_r;
  wire lp_00_r_i_2__1_n_0;
  wire lp_01_r;
  wire lp_01_r_i_1__1_n_0;
  wire lp_10_r;
  wire lp_10_r_i_1__1_n_0;
  wire lp_11_r;
  wire lp_11_r_dly;
  wire lp_11_r_i_1__1_n_0;
  wire lp_11_r_nxt;
  wire lp_11_r_reg_n_0;
  wire [0:0]lp_st_cnt;
  wire \lp_st_cnt[0]_i_3__0_n_0 ;
  wire \lp_st_cnt[4]_i_1__0_n_0 ;
  wire \lp_st_cnt_reg_n_0_[0] ;
  wire \lp_st_cnt_reg_n_0_[1] ;
  wire \lp_st_cnt_reg_n_0_[2] ;
  wire \lp_st_cnt_reg_n_0_[3] ;
  wire \lp_st_cnt_reg_n_0_[4] ;
  wire [1:0]lp_st_dup;
  wire [1:0]lp_state_sync;
  wire lp_state_sync0_i_n_1;
  wire lp_state_sync0_i_n_10;
  wire lp_state_sync0_i_n_11;
  wire lp_state_sync0_i_n_12;
  wire lp_state_sync0_i_n_13;
  wire lp_state_sync0_i_n_2;
  wire lp_state_sync0_i_n_3;
  wire lp_state_sync0_i_n_4;
  wire lp_state_sync0_i_n_5;
  wire lp_state_sync0_i_n_7;
  wire lp_state_sync0_i_n_8;
  wire lp_state_sync0_i_n_9;
  wire lp_state_sync1_i_n_1;
  wire lp_state_sync1_i_n_2;
  wire lp_state_sync1_i_n_3;
  wire lp_state_sync1_i_n_4;
  wire out;
  wire [7:0]p_0_in;
  wire rx_dl1_lp_dn;
  wire rx_dl1_lp_dp;
  wire rxactivehs_coreclk_sync_r;
  wire sel;
  wire \settle_cnt[7]_i_1__0_n_0 ;
  wire \settle_cnt[7]_i_4__0_n_0 ;
  wire [7:0]settle_cnt_reg;
  wire stopstate0;
  wire time_out_settle0_carry__0_i_1__0_n_0;
  wire time_out_settle0_carry__0_i_2__0_n_0;
  wire time_out_settle0_carry__0_i_3__0_n_0;
  wire time_out_settle0_carry__0_i_4__0_n_0;
  wire time_out_settle0_carry__0_n_0;
  wire time_out_settle0_carry__0_n_1;
  wire time_out_settle0_carry__0_n_2;
  wire time_out_settle0_carry__0_n_3;
  wire time_out_settle0_carry__1_i_1__0_n_0;
  wire time_out_settle0_carry__1_i_2__0_n_0;
  wire time_out_settle0_carry__1_i_3__0_n_0;
  wire time_out_settle0_carry__1_n_1;
  wire time_out_settle0_carry__1_n_2;
  wire time_out_settle0_carry__1_n_3;
  wire time_out_settle0_carry_i_1__0_n_0;
  wire time_out_settle0_carry_i_2__0_n_0;
  wire time_out_settle0_carry_i_3__0_n_0;
  wire time_out_settle0_carry_i_4__0_n_0;
  wire time_out_settle0_carry_n_0;
  wire time_out_settle0_carry_n_1;
  wire time_out_settle0_carry_n_2;
  wire time_out_settle0_carry_n_3;
  wire time_out_settle_i_1__0_n_0;
  wire time_out_settle_reg_n_0;
  wire [3:0]NLW_time_out_settle0_carry_O_UNCONNECTED;
  wire [3:0]NLW_time_out_settle0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_time_out_settle0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_time_out_settle0_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEFE)) 
    \FSM_sequential_dl_rx_state[0]_i_1__0 
       (.I0(\FSM_sequential_dl_rx_state[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_dl_rx_state[0]_i_3__0_n_0 ),
        .I2(dl_rx_state__0[2]),
        .I3(dl_rx_state__0[3]),
        .I4(lp_11_r_reg_n_0),
        .I5(dl_rx_state__0[0]),
        .O(\FSM_sequential_dl_rx_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888888F)) 
    \FSM_sequential_dl_rx_state[0]_i_2__0 
       (.I0(dl_status_reg_bit_0_reg_0),
        .I1(out),
        .I2(dl_rx_state__0[3]),
        .I3(dl_rx_state__0[0]),
        .I4(dl_rx_state__0[1]),
        .O(\FSM_sequential_dl_rx_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h04040455)) 
    \FSM_sequential_dl_rx_state[0]_i_3__0 
       (.I0(dl_rx_state__0[1]),
        .I1(dl_status_reg_bit_0_reg_0),
        .I2(dl_rx_state__0[3]),
        .I3(dl_rx_state__0[0]),
        .I4(cl_rxclkactivehs),
        .O(\FSM_sequential_dl_rx_state[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF31F)) 
    \FSM_sequential_dl_rx_state[2]_i_2__0 
       (.I0(cl_rxclkactivehs),
        .I1(dl_rx_state__0[0]),
        .I2(dl_rx_state__0[3]),
        .I3(dl_rx_state__0[1]),
        .O(\FSM_sequential_dl_rx_state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hDCD0DCD4)) 
    \FSM_sequential_dl_rx_state[3]_i_5__0 
       (.I0(dl_rx_state__0[0]),
        .I1(dl_rx_state__0[3]),
        .I2(dl_rx_state__0[1]),
        .I3(lp_11_r_reg_n_0),
        .I4(cl_rxclkactivehs),
        .O(\FSM_sequential_dl_rx_state[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_dl_rx_state[3]_i_7__0 
       (.I0(dl_rx_state__0[3]),
        .I1(lp_11_r_reg_n_0),
        .I2(dl_rx_state__0[1]),
        .I3(dl_rx_state__0[2]),
        .O(\FSM_sequential_dl_rx_state[3]_i_7__0_n_0 ));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[0] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(\FSM_sequential_dl_rx_state[0]_i_1__0_n_0 ),
        .Q(dl_rx_state__0[0]));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[1] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_9),
        .Q(dl_rx_state__0[1]));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[2] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_8),
        .Q(dl_rx_state__0[2]));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[3] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_7),
        .Q(dl_rx_state__0[3]));
  LUT6 #(
    .INIT(64'h00000000EE620000)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_1__0 
       (.I0(dl_state[0]),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0 ),
        .I2(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0_n_0 ),
        .I3(\gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0 ),
        .I4(dl_status_reg_bit_0_reg_0),
        .I5(out),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_1__0 
       (.I0(dl_state[1]),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0 ),
        .I2(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0_n_0 ),
        .I3(dl_state[0]),
        .I4(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0 ),
        .I5(stopstate0),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ));
  LUT4 #(
    .INIT(16'hBBAB)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0 
       (.I0(dl_state[1]),
        .I1(dl_en_hs_lpn_i),
        .I2(\gen_hs_high_rates_spec_v1_1.stopstate_reg_0 ),
        .I3(rxactivehs_coreclk_sync_r),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0 
       (.I0(dl_en_hs_lpn_i),
        .I1(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ),
        .I2(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ),
        .I3(dl_state[0]),
        .I4(dl_state[1]),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dl_en_hs_lpn_i_2__0
       (.I0(time_out_settle_reg_n_0),
        .I1(cl_rxclkactivehs),
        .O(dl_en_hs_lpn_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    dl_en_hs_lpn_i_5__0
       (.I0(lp_11_r_reg_n_0),
        .I1(cl_rxclkactivehs),
        .I2(time_out_settle_reg_n_0),
        .O(dl_en_hs_lpn_i_5__0_n_0));
  FDCE dl_en_hs_lpn_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_4),
        .Q(dl_en_hs_lpn_i));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    dl_status_reg_bit_0_i_5__0
       (.I0(dl_rx_state__0[3]),
        .I1(cl_rxclkactivehs),
        .I2(lp_11_r_reg_n_0),
        .O(dl_status_reg_bit_0_i_5__0_n_0));
  FDCE dl_status_reg_bit_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync1_i_n_1),
        .Q(dl_status_reg[0]));
  FDCE dl_status_reg_bit_4_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_2),
        .Q(dl_status_reg[1]));
  FDRE dl_status_reg_bit_6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(dl_stopstate),
        .Q(dl_status_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dl_stopstate_i_6__0
       (.I0(lp_11_r_reg_n_0),
        .I1(cl_rxclkactivehs),
        .O(dl_stopstate_i_6__0_n_0));
  FDCE dl_stopstate_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_3),
        .Q(dl_stopstate));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[0]),
        .Q(SETTLE_TIMEOUT[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[1]),
        .Q(SETTLE_TIMEOUT[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[2]),
        .Q(SETTLE_TIMEOUT[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[3]),
        .Q(SETTLE_TIMEOUT[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[4]),
        .Q(SETTLE_TIMEOUT[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[5]),
        .Q(SETTLE_TIMEOUT[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[6]),
        .Q(SETTLE_TIMEOUT[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[7]),
        .Q(SETTLE_TIMEOUT[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[8]),
        .Q(SETTLE_TIMEOUT[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2E20222)) 
    \gen_hs_high_rates_spec_v1_1.active_sm_r_i_1__0 
       (.I0(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ),
        .I1(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0 ),
        .I2(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ),
        .I3(dl_state[1]),
        .I4(dl_en_hs_lpn_i),
        .I5(stopstate0),
        .O(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg ));
  LUT6 #(
    .INIT(64'h00000000EEE20000)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_1__0 
       (.I0(dl1_stopstate),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0 ),
        .I2(\gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0 ),
        .I3(\gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0 ),
        .I4(dl_status_reg_bit_0_reg_0),
        .I5(out),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_reg ));
  LUT6 #(
    .INIT(64'h3333333332FE3332)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_2__0 
       (.I0(dl_stopstate),
        .I1(dl_state[1]),
        .I2(dl_en_hs_lpn_i),
        .I3(\gen_hs_high_rates_spec_v1_1.stopstate_reg_0 ),
        .I4(rxactivehs_coreclk_sync_r),
        .I5(dl_state[0]),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000040004040404)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .I2(dl_en_hs_lpn_i),
        .I3(dl_stopstate),
        .I4(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ),
        .I5(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00220022000B0000)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0 
       (.I0(rxactivehs_coreclk_sync_r),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_reg_0 ),
        .I2(dl_en_hs_lpn_i),
        .I3(dl_state[0]),
        .I4(dl_stopstate),
        .I5(dl_state[1]),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[22]));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    lp_00_r_i_1__1
       (.I0(\lp_st_cnt_reg_n_0_[2] ),
        .I1(\lp_st_cnt_reg_n_0_[1] ),
        .I2(\lp_st_cnt_reg_n_0_[0] ),
        .I3(\lp_st_cnt_reg_n_0_[3] ),
        .I4(\lp_st_cnt_reg_n_0_[4] ),
        .O(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lp_00_r_i_2__1
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_00_r_i_2__1_n_0));
  FDRE lp_00_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_00_r_i_2__1_n_0),
        .Q(lp_00_r),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lp_01_r_i_1__1
       (.I0(lp_st_dup[0]),
        .I1(lp_st_dup[1]),
        .O(lp_01_r_i_1__1_n_0));
  FDRE lp_01_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_01_r_i_1__1_n_0),
        .Q(lp_01_r),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lp_10_r_i_1__1
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_10_r_i_1__1_n_0));
  FDRE lp_10_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_10_r_i_1__1_n_0),
        .Q(lp_10_r),
        .R(lp_11_r));
  FDRE lp_11_r_dly_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_nxt),
        .Q(lp_11_r_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    lp_11_r_i_1__1
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_11_r_i_1__1_n_0));
  FDRE lp_11_r_nxt_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_reg_n_0),
        .Q(lp_11_r_nxt),
        .R(1'b0));
  FDRE lp_11_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_i_1__1_n_0),
        .Q(lp_11_r_reg_n_0),
        .R(lp_11_r));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \lp_st_cnt[0]_i_3__0 
       (.I0(\lp_st_cnt_reg_n_0_[1] ),
        .I1(\lp_st_cnt_reg_n_0_[4] ),
        .I2(\lp_st_cnt_reg_n_0_[0] ),
        .I3(\lp_st_cnt_reg_n_0_[3] ),
        .I4(\lp_st_cnt_reg_n_0_[2] ),
        .O(\lp_st_cnt[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \lp_st_cnt[4]_i_1__0 
       (.I0(\lp_st_cnt_reg_n_0_[2] ),
        .I1(\lp_st_cnt_reg_n_0_[3] ),
        .I2(\lp_st_cnt_reg_n_0_[0] ),
        .I3(\lp_st_cnt_reg_n_0_[4] ),
        .I4(\lp_st_cnt_reg_n_0_[1] ),
        .O(\lp_st_cnt[4]_i_1__0_n_0 ));
  FDRE \lp_st_cnt_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_st_cnt),
        .Q(\lp_st_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lp_st_cnt_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_10),
        .Q(\lp_st_cnt_reg_n_0_[1] ),
        .R(\lp_st_cnt[4]_i_1__0_n_0 ));
  FDRE \lp_st_cnt_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_11),
        .Q(\lp_st_cnt_reg_n_0_[2] ),
        .R(\lp_st_cnt[4]_i_1__0_n_0 ));
  FDRE \lp_st_cnt_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_12),
        .Q(\lp_st_cnt_reg_n_0_[3] ),
        .R(\lp_st_cnt[4]_i_1__0_n_0 ));
  FDRE \lp_st_cnt_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_13),
        .Q(\lp_st_cnt_reg_n_0_[4] ),
        .R(\lp_st_cnt[4]_i_1__0_n_0 ));
  FDRE \lp_st_dup_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync[0]),
        .Q(lp_st_dup[0]),
        .R(1'b0));
  FDRE \lp_st_dup_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync[1]),
        .Q(lp_st_dup[1]),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_4 lp_state_sync0_i
       (.D(lp_st_cnt),
        .E(lp_state_sync0_i_n_5),
        .\FSM_sequential_dl_rx_state_reg[0] (dl_status_reg_bit_0_reg_0),
        .\FSM_sequential_dl_rx_state_reg[0]_0 (out),
        .\FSM_sequential_dl_rx_state_reg[0]_1 (lp_state_sync1_i_n_4),
        .\FSM_sequential_dl_rx_state_reg[0]_2 (\FSM_sequential_dl_rx_state[3]_i_5__0_n_0 ),
        .\FSM_sequential_dl_rx_state_reg[0]_3 (time_out_settle_reg_n_0),
        .\FSM_sequential_dl_rx_state_reg[1] (lp_state_sync0_i_n_3),
        .\FSM_sequential_dl_rx_state_reg[1]_0 (lp_state_sync1_i_n_3),
        .\FSM_sequential_dl_rx_state_reg[2] (\FSM_sequential_dl_rx_state[2]_i_2__0_n_0 ),
        .\FSM_sequential_dl_rx_state_reg[3] (lp_state_sync[1]),
        .\FSM_sequential_dl_rx_state_reg[3]_0 (\FSM_sequential_dl_rx_state[3]_i_7__0_n_0 ),
        .Q(dl_rx_state__0),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_rxclkactivehs_reg(lp_state_sync0_i_n_2),
        .core_clk(core_clk),
        .dl_en_hs_lpn_i_3__0_0(dl_en_hs_lpn_i_5__0_n_0),
        .dl_en_hs_lpn_reg(lp_11_r_reg_n_0),
        .dl_en_hs_lpn_reg_0(dl_en_hs_lpn_i_2__0_n_0),
        .dl_en_hs_lpn_reg_1(dl_en_hs_lpn_i),
        .dl_status_reg(dl_status_reg[1]),
        .dl_status_reg_bit_4_reg(dl_status_reg_bit_4_reg_0),
        .dl_stopstate(dl_stopstate),
        .dl_stopstate_reg(lp_state_sync1_i_n_2),
        .dl_stopstate_reg_0(dl_stopstate_i_6__0_n_0),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg ({lp_state_sync0_i_n_7,lp_state_sync0_i_n_8,lp_state_sync0_i_n_9}),
        .lp_00_r(lp_00_r),
        .lp_01_r(lp_01_r),
        .lp_10_r(lp_10_r),
        .lp_10_r_reg(lp_state_sync0_i_n_1),
        .lp_11_r_dly(lp_11_r_dly),
        .lp_11_r_reg(lp_state_sync0_i_n_4),
        .\lp_st_cnt_reg[0] (\lp_st_cnt_reg_n_0_[0] ),
        .\lp_st_cnt_reg[0]_0 (\lp_st_cnt[0]_i_3__0_n_0 ),
        .\lp_st_cnt_reg[0]_1 (lp_st_dup),
        .\lp_st_cnt_reg[1] (lp_state_sync0_i_n_10),
        .\lp_st_cnt_reg[1]_0 (\lp_st_cnt_reg_n_0_[1] ),
        .\lp_st_cnt_reg[2] (lp_state_sync0_i_n_11),
        .\lp_st_cnt_reg[2]_0 (\lp_st_cnt_reg_n_0_[2] ),
        .\lp_st_cnt_reg[3] (lp_state_sync0_i_n_12),
        .\lp_st_cnt_reg[3]_0 (\lp_st_cnt_reg_n_0_[3] ),
        .\lp_st_cnt_reg[4] (lp_state_sync0_i_n_13),
        .\lp_st_cnt_reg[4]_0 (\lp_st_cnt_reg_n_0_[4] ),
        .out(lp_state_sync[0]),
        .rx_dl1_lp_dn(rx_dl1_lp_dn));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_5 lp_state_sync1_i
       (.\FSM_sequential_dl_rx_state_reg[0] (lp_state_sync1_i_n_3),
        .\FSM_sequential_dl_rx_state_reg[0]_0 (lp_state_sync[0]),
        .\FSM_sequential_dl_rx_state_reg[1] (lp_state_sync1_i_n_1),
        .\FSM_sequential_dl_rx_state_reg[1]_0 (lp_state_sync1_i_n_2),
        .\FSM_sequential_dl_rx_state_reg[1]_1 (dl_status_reg_bit_4_reg_0),
        .Q(dl_rx_state__0),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .core_clk(core_clk),
        .dl_status_reg(dl_status_reg[0]),
        .dl_status_reg_bit_0_i_2__0_0(lp_state_sync0_i_n_1),
        .dl_status_reg_bit_0_i_2__0_1(dl_status_reg_bit_0_i_5__0_n_0),
        .dl_status_reg_bit_0_reg(dl_status_reg_bit_0_reg_0),
        .dl_status_reg_bit_0_reg_0(out),
        .dl_status_reg_bit_0_reg_1(lp_11_r_reg_n_0),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg (lp_state_sync1_i_n_4),
        .lp_11_r_dly(lp_11_r_dly),
        .out(lp_state_sync[1]),
        .rx_dl1_lp_dp(rx_dl1_lp_dp));
  LUT1 #(
    .INIT(2'h1)) 
    \settle_cnt[0]_i_1__0 
       (.I0(settle_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \settle_cnt[1]_i_1__0 
       (.I0(settle_cnt_reg[0]),
        .I1(settle_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \settle_cnt[2]_i_1__0 
       (.I0(settle_cnt_reg[0]),
        .I1(settle_cnt_reg[1]),
        .I2(settle_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \settle_cnt[3]_i_1__0 
       (.I0(settle_cnt_reg[1]),
        .I1(settle_cnt_reg[0]),
        .I2(settle_cnt_reg[2]),
        .I3(settle_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \settle_cnt[4]_i_1__0 
       (.I0(settle_cnt_reg[2]),
        .I1(settle_cnt_reg[0]),
        .I2(settle_cnt_reg[1]),
        .I3(settle_cnt_reg[3]),
        .I4(settle_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \settle_cnt[5]_i_1__0 
       (.I0(settle_cnt_reg[3]),
        .I1(settle_cnt_reg[1]),
        .I2(settle_cnt_reg[0]),
        .I3(settle_cnt_reg[2]),
        .I4(settle_cnt_reg[4]),
        .I5(settle_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \settle_cnt[6]_i_1__0 
       (.I0(\settle_cnt[7]_i_4__0_n_0 ),
        .I1(settle_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \settle_cnt[7]_i_1__0 
       (.I0(dl_rx_state__0[0]),
        .I1(dl_rx_state__0[2]),
        .I2(dl_rx_state__0[1]),
        .I3(dl_rx_state__0[3]),
        .O(\settle_cnt[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \settle_cnt[7]_i_2__0 
       (.I0(time_out_settle0_carry__1_n_1),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \settle_cnt[7]_i_3__0 
       (.I0(\settle_cnt[7]_i_4__0_n_0 ),
        .I1(settle_cnt_reg[6]),
        .I2(settle_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \settle_cnt[7]_i_4__0 
       (.I0(settle_cnt_reg[5]),
        .I1(settle_cnt_reg[3]),
        .I2(settle_cnt_reg[1]),
        .I3(settle_cnt_reg[0]),
        .I4(settle_cnt_reg[2]),
        .I5(settle_cnt_reg[4]),
        .O(\settle_cnt[7]_i_4__0_n_0 ));
  FDRE \settle_cnt_reg[0] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(settle_cnt_reg[0]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[1] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(settle_cnt_reg[1]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[2] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[2]),
        .Q(settle_cnt_reg[2]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[3] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[3]),
        .Q(settle_cnt_reg[3]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[4] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[4]),
        .Q(settle_cnt_reg[4]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[5] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[5]),
        .Q(settle_cnt_reg[5]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[6] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[6]),
        .Q(settle_cnt_reg[6]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  FDRE \settle_cnt_reg[7] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[7]),
        .Q(settle_cnt_reg[7]),
        .R(\settle_cnt[7]_i_1__0_n_0 ));
  CARRY4 time_out_settle0_carry
       (.CI(1'b0),
        .CO({time_out_settle0_carry_n_0,time_out_settle0_carry_n_1,time_out_settle0_carry_n_2,time_out_settle0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_time_out_settle0_carry_O_UNCONNECTED[3:0]),
        .S({time_out_settle0_carry_i_1__0_n_0,time_out_settle0_carry_i_2__0_n_0,time_out_settle0_carry_i_3__0_n_0,time_out_settle0_carry_i_4__0_n_0}));
  CARRY4 time_out_settle0_carry__0
       (.CI(time_out_settle0_carry_n_0),
        .CO({time_out_settle0_carry__0_n_0,time_out_settle0_carry__0_n_1,time_out_settle0_carry__0_n_2,time_out_settle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_time_out_settle0_carry__0_O_UNCONNECTED[3:0]),
        .S({time_out_settle0_carry__0_i_1__0_n_0,time_out_settle0_carry__0_i_2__0_n_0,time_out_settle0_carry__0_i_3__0_n_0,time_out_settle0_carry__0_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_1__0
       (.I0(SETTLE_TIMEOUT[23]),
        .I1(SETTLE_TIMEOUT[22]),
        .I2(SETTLE_TIMEOUT[21]),
        .O(time_out_settle0_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_2__0
       (.I0(SETTLE_TIMEOUT[20]),
        .I1(SETTLE_TIMEOUT[19]),
        .I2(SETTLE_TIMEOUT[18]),
        .O(time_out_settle0_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_3__0
       (.I0(SETTLE_TIMEOUT[17]),
        .I1(SETTLE_TIMEOUT[16]),
        .I2(SETTLE_TIMEOUT[15]),
        .O(time_out_settle0_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_4__0
       (.I0(SETTLE_TIMEOUT[14]),
        .I1(SETTLE_TIMEOUT[13]),
        .I2(SETTLE_TIMEOUT[12]),
        .O(time_out_settle0_carry__0_i_4__0_n_0));
  CARRY4 time_out_settle0_carry__1
       (.CI(time_out_settle0_carry__0_n_0),
        .CO({NLW_time_out_settle0_carry__1_CO_UNCONNECTED[3],time_out_settle0_carry__1_n_1,time_out_settle0_carry__1_n_2,time_out_settle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_time_out_settle0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,time_out_settle0_carry__1_i_1__0_n_0,time_out_settle0_carry__1_i_2__0_n_0,time_out_settle0_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    time_out_settle0_carry__1_i_1__0
       (.I0(SETTLE_TIMEOUT[30]),
        .I1(SETTLE_TIMEOUT[31]),
        .O(time_out_settle0_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__1_i_2__0
       (.I0(SETTLE_TIMEOUT[29]),
        .I1(SETTLE_TIMEOUT[28]),
        .I2(SETTLE_TIMEOUT[27]),
        .O(time_out_settle0_carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__1_i_3__0
       (.I0(SETTLE_TIMEOUT[26]),
        .I1(SETTLE_TIMEOUT[25]),
        .I2(SETTLE_TIMEOUT[24]),
        .O(time_out_settle0_carry__1_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry_i_1__0
       (.I0(SETTLE_TIMEOUT[11]),
        .I1(SETTLE_TIMEOUT[10]),
        .I2(SETTLE_TIMEOUT[9]),
        .O(time_out_settle0_carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h09000009)) 
    time_out_settle0_carry_i_2__0
       (.I0(settle_cnt_reg[6]),
        .I1(SETTLE_TIMEOUT[6]),
        .I2(SETTLE_TIMEOUT[8]),
        .I3(SETTLE_TIMEOUT[7]),
        .I4(settle_cnt_reg[7]),
        .O(time_out_settle0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    time_out_settle0_carry_i_3__0
       (.I0(settle_cnt_reg[3]),
        .I1(SETTLE_TIMEOUT[3]),
        .I2(SETTLE_TIMEOUT[5]),
        .I3(settle_cnt_reg[5]),
        .I4(SETTLE_TIMEOUT[4]),
        .I5(settle_cnt_reg[4]),
        .O(time_out_settle0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    time_out_settle0_carry_i_4__0
       (.I0(settle_cnt_reg[0]),
        .I1(SETTLE_TIMEOUT[0]),
        .I2(SETTLE_TIMEOUT[2]),
        .I3(settle_cnt_reg[2]),
        .I4(SETTLE_TIMEOUT[1]),
        .I5(settle_cnt_reg[1]),
        .O(time_out_settle0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h00000000C8000000)) 
    time_out_settle_i_1__0
       (.I0(time_out_settle_reg_n_0),
        .I1(dl_rx_state__0[2]),
        .I2(time_out_settle0_carry__1_n_1),
        .I3(dl_rx_state__0[0]),
        .I4(dl_rx_state__0[1]),
        .I5(dl_rx_state__0[3]),
        .O(time_out_settle_i_1__0_n_0));
  FDRE time_out_settle_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(time_out_settle_i_1__0_n_0),
        .Q(time_out_settle_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_csi_rx_data_lane_sm" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_csi_rx_data_lane_sm_7
   (dl_status_reg,
    dl_en_hs_lpn_i,
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ,
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg ,
    \gen_hs_high_rates_spec_v1_1.stopstate_reg ,
    rx_dl0_lp_dn,
    rx_dl0_lp_dp,
    core_clk,
    core_rst,
    cl_rxclkactivehs,
    dl_state,
    stopstate0,
    dl_status_reg_bit_0_reg_0,
    dl_status_reg_bit_0_reg_1,
    rxactivehs_coreclk_sync_r,
    out,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ,
    dl_status_reg_bit_4_reg_0,
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ,
    dl0_stopstate,
    hs_settle_reg);
  output [2:0]dl_status_reg;
  output dl_en_hs_lpn_i;
  output \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ;
  output \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ;
  output \gen_hs_high_rates_spec_v1_1.active_sm_r_reg ;
  output \gen_hs_high_rates_spec_v1_1.stopstate_reg ;
  input rx_dl0_lp_dn;
  input rx_dl0_lp_dp;
  input core_clk;
  input core_rst;
  input cl_rxclkactivehs;
  input [1:0]dl_state;
  input stopstate0;
  input dl_status_reg_bit_0_reg_0;
  input dl_status_reg_bit_0_reg_1;
  input rxactivehs_coreclk_sync_r;
  input out;
  input \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ;
  input \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ;
  input dl_status_reg_bit_4_reg_0;
  input \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ;
  input dl0_stopstate;
  input [8:0]hs_settle_reg;

  wire \FSM_sequential_dl_rx_state[0]_i_1_n_0 ;
  wire \FSM_sequential_dl_rx_state[0]_i_2_n_0 ;
  wire \FSM_sequential_dl_rx_state[0]_i_3_n_0 ;
  wire \FSM_sequential_dl_rx_state[2]_i_2_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_5_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_7_n_0 ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2_n_0 ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0 ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ;
  wire \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ;
  (* DONT_TOUCH *) wire [31:0]SETTLE_TIMEOUT;
  wire cl_rxclkactivehs;
  wire core_clk;
  wire core_rst;
  wire dl0_stopstate;
  wire dl_en_hs_lpn_i;
  wire dl_en_hs_lpn_i_2_n_0;
  wire dl_en_hs_lpn_i_5_n_0;
  wire [3:0]dl_rx_state__0;
  wire [1:0]dl_state;
  wire [2:0]dl_status_reg;
  wire dl_status_reg_bit_0_i_5_n_0;
  wire dl_status_reg_bit_0_reg_0;
  wire dl_status_reg_bit_0_reg_1;
  wire dl_status_reg_bit_4_reg_0;
  wire dl_stopstate;
  wire dl_stopstate_i_6_n_0;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stopstate_reg ;
  wire [8:0]hs_settle_reg;
  wire lp_00_r;
  wire lp_00_r_i_2__0_n_0;
  wire lp_01_r;
  wire lp_01_r_i_1__0_n_0;
  wire lp_10_r;
  wire lp_10_r_i_1__0_n_0;
  wire lp_11_r;
  wire lp_11_r_dly;
  wire lp_11_r_i_1__0_n_0;
  wire lp_11_r_nxt;
  wire lp_11_r_reg_n_0;
  wire [0:0]lp_st_cnt;
  wire \lp_st_cnt[0]_i_3_n_0 ;
  wire \lp_st_cnt[4]_i_1_n_0 ;
  wire \lp_st_cnt_reg_n_0_[0] ;
  wire \lp_st_cnt_reg_n_0_[1] ;
  wire \lp_st_cnt_reg_n_0_[2] ;
  wire \lp_st_cnt_reg_n_0_[3] ;
  wire \lp_st_cnt_reg_n_0_[4] ;
  wire [1:0]lp_st_dup;
  wire [1:0]lp_state_sync;
  wire lp_state_sync0_i_n_1;
  wire lp_state_sync0_i_n_10;
  wire lp_state_sync0_i_n_11;
  wire lp_state_sync0_i_n_12;
  wire lp_state_sync0_i_n_13;
  wire lp_state_sync0_i_n_2;
  wire lp_state_sync0_i_n_3;
  wire lp_state_sync0_i_n_4;
  wire lp_state_sync0_i_n_5;
  wire lp_state_sync0_i_n_7;
  wire lp_state_sync0_i_n_8;
  wire lp_state_sync0_i_n_9;
  wire lp_state_sync1_i_n_1;
  wire lp_state_sync1_i_n_2;
  wire lp_state_sync1_i_n_3;
  wire lp_state_sync1_i_n_4;
  wire out;
  wire [7:0]p_0_in;
  wire rx_dl0_lp_dn;
  wire rx_dl0_lp_dp;
  wire rxactivehs_coreclk_sync_r;
  wire sel;
  wire \settle_cnt[7]_i_1_n_0 ;
  wire \settle_cnt[7]_i_4_n_0 ;
  wire [7:0]settle_cnt_reg;
  wire stopstate0;
  wire time_out_settle0_carry__0_i_1_n_0;
  wire time_out_settle0_carry__0_i_2_n_0;
  wire time_out_settle0_carry__0_i_3_n_0;
  wire time_out_settle0_carry__0_i_4_n_0;
  wire time_out_settle0_carry__0_n_0;
  wire time_out_settle0_carry__0_n_1;
  wire time_out_settle0_carry__0_n_2;
  wire time_out_settle0_carry__0_n_3;
  wire time_out_settle0_carry__1_i_1_n_0;
  wire time_out_settle0_carry__1_i_2_n_0;
  wire time_out_settle0_carry__1_i_3_n_0;
  wire time_out_settle0_carry__1_n_1;
  wire time_out_settle0_carry__1_n_2;
  wire time_out_settle0_carry__1_n_3;
  wire time_out_settle0_carry_i_1_n_0;
  wire time_out_settle0_carry_i_2_n_0;
  wire time_out_settle0_carry_i_3_n_0;
  wire time_out_settle0_carry_i_4_n_0;
  wire time_out_settle0_carry_n_0;
  wire time_out_settle0_carry_n_1;
  wire time_out_settle0_carry_n_2;
  wire time_out_settle0_carry_n_3;
  wire time_out_settle_i_1_n_0;
  wire time_out_settle_reg_n_0;
  wire [3:0]NLW_time_out_settle0_carry_O_UNCONNECTED;
  wire [3:0]NLW_time_out_settle0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_time_out_settle0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_time_out_settle0_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEFE)) 
    \FSM_sequential_dl_rx_state[0]_i_1 
       (.I0(\FSM_sequential_dl_rx_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_dl_rx_state[0]_i_3_n_0 ),
        .I2(dl_rx_state__0[2]),
        .I3(dl_rx_state__0[3]),
        .I4(lp_11_r_reg_n_0),
        .I5(dl_rx_state__0[0]),
        .O(\FSM_sequential_dl_rx_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888888F)) 
    \FSM_sequential_dl_rx_state[0]_i_2 
       (.I0(dl_status_reg_bit_0_reg_0),
        .I1(dl_status_reg_bit_0_reg_1),
        .I2(dl_rx_state__0[3]),
        .I3(dl_rx_state__0[0]),
        .I4(dl_rx_state__0[1]),
        .O(\FSM_sequential_dl_rx_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h04040455)) 
    \FSM_sequential_dl_rx_state[0]_i_3 
       (.I0(dl_rx_state__0[1]),
        .I1(dl_status_reg_bit_0_reg_0),
        .I2(dl_rx_state__0[3]),
        .I3(dl_rx_state__0[0]),
        .I4(cl_rxclkactivehs),
        .O(\FSM_sequential_dl_rx_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF31F)) 
    \FSM_sequential_dl_rx_state[2]_i_2 
       (.I0(cl_rxclkactivehs),
        .I1(dl_rx_state__0[0]),
        .I2(dl_rx_state__0[3]),
        .I3(dl_rx_state__0[1]),
        .O(\FSM_sequential_dl_rx_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hDCD0DCD4)) 
    \FSM_sequential_dl_rx_state[3]_i_5 
       (.I0(dl_rx_state__0[0]),
        .I1(dl_rx_state__0[3]),
        .I2(dl_rx_state__0[1]),
        .I3(lp_11_r_reg_n_0),
        .I4(cl_rxclkactivehs),
        .O(\FSM_sequential_dl_rx_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_dl_rx_state[3]_i_7 
       (.I0(dl_rx_state__0[3]),
        .I1(lp_11_r_reg_n_0),
        .I2(dl_rx_state__0[1]),
        .I3(dl_rx_state__0[2]),
        .O(\FSM_sequential_dl_rx_state[3]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[0] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(\FSM_sequential_dl_rx_state[0]_i_1_n_0 ),
        .Q(dl_rx_state__0[0]));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[1] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_9),
        .Q(dl_rx_state__0[1]));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[2] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_8),
        .Q(dl_rx_state__0[2]));
  (* FSM_ENCODED_STATES = "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dl_rx_state_reg[3] 
       (.C(core_clk),
        .CE(lp_state_sync0_i_n_5),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_7),
        .Q(dl_rx_state__0[3]));
  LUT6 #(
    .INIT(64'h00000000EE620000)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_1 
       (.I0(dl_state[0]),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0 ),
        .I2(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2_n_0 ),
        .I3(\gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0 ),
        .I4(dl_status_reg_bit_0_reg_0),
        .I5(dl_status_reg_bit_0_reg_1),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_1 
       (.I0(dl_state[1]),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0 ),
        .I2(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2_n_0 ),
        .I3(dl_state[0]),
        .I4(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0 ),
        .I5(stopstate0),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] ));
  LUT4 #(
    .INIT(16'hBBAB)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2 
       (.I0(dl_state[1]),
        .I1(dl_en_hs_lpn_i),
        .I2(out),
        .I3(rxactivehs_coreclk_sync_r),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3 
       (.I0(dl_en_hs_lpn_i),
        .I1(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ),
        .I2(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ),
        .I3(dl_state[0]),
        .I4(dl_state[1]),
        .O(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dl_en_hs_lpn_i_2
       (.I0(time_out_settle_reg_n_0),
        .I1(cl_rxclkactivehs),
        .O(dl_en_hs_lpn_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    dl_en_hs_lpn_i_5
       (.I0(lp_11_r_reg_n_0),
        .I1(cl_rxclkactivehs),
        .I2(time_out_settle_reg_n_0),
        .O(dl_en_hs_lpn_i_5_n_0));
  FDCE dl_en_hs_lpn_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_4),
        .Q(dl_en_hs_lpn_i));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    dl_status_reg_bit_0_i_5
       (.I0(dl_rx_state__0[3]),
        .I1(cl_rxclkactivehs),
        .I2(lp_11_r_reg_n_0),
        .O(dl_status_reg_bit_0_i_5_n_0));
  FDCE dl_status_reg_bit_0_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync1_i_n_1),
        .Q(dl_status_reg[0]));
  FDCE dl_status_reg_bit_4_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_2),
        .Q(dl_status_reg[1]));
  FDRE dl_status_reg_bit_6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(dl_stopstate),
        .Q(dl_status_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dl_stopstate_i_6
       (.I0(lp_11_r_reg_n_0),
        .I1(cl_rxclkactivehs),
        .O(dl_stopstate_i_6_n_0));
  FDCE dl_stopstate_reg
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(lp_state_sync0_i_n_3),
        .Q(dl_stopstate));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[0]),
        .Q(SETTLE_TIMEOUT[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[1]),
        .Q(SETTLE_TIMEOUT[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[2]),
        .Q(SETTLE_TIMEOUT[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[3]),
        .Q(SETTLE_TIMEOUT[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[4]),
        .Q(SETTLE_TIMEOUT[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[5]),
        .Q(SETTLE_TIMEOUT[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[6]),
        .Q(SETTLE_TIMEOUT[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[7]),
        .Q(SETTLE_TIMEOUT[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(hs_settle_reg[8]),
        .Q(SETTLE_TIMEOUT[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2E20222)) 
    \gen_hs_high_rates_spec_v1_1.active_sm_r_i_1 
       (.I0(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ),
        .I1(\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0 ),
        .I2(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 ),
        .I3(dl_state[1]),
        .I4(dl_en_hs_lpn_i),
        .I5(stopstate0),
        .O(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg ));
  LUT6 #(
    .INIT(64'h00000000EEE20000)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_1 
       (.I0(dl0_stopstate),
        .I1(\gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0 ),
        .I2(\gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0 ),
        .I3(\gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0 ),
        .I4(dl_status_reg_bit_0_reg_0),
        .I5(dl_status_reg_bit_0_reg_1),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_reg ));
  LUT6 #(
    .INIT(64'h3333333332FE3332)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_2 
       (.I0(dl_stopstate),
        .I1(dl_state[1]),
        .I2(dl_en_hs_lpn_i),
        .I3(out),
        .I4(rxactivehs_coreclk_sync_r),
        .I5(dl_state[0]),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040004040404)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_3 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .I2(dl_en_hs_lpn_i),
        .I3(dl_stopstate),
        .I4(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 ),
        .I5(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 ),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00220022000B0000)) 
    \gen_hs_high_rates_spec_v1_1.stopstate_i_4 
       (.I0(rxactivehs_coreclk_sync_r),
        .I1(out),
        .I2(dl_en_hs_lpn_i),
        .I3(dl_state[0]),
        .I4(dl_stopstate),
        .I5(dl_state[1]),
        .O(\gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(SETTLE_TIMEOUT[22]));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    lp_00_r_i_1__0
       (.I0(\lp_st_cnt_reg_n_0_[2] ),
        .I1(\lp_st_cnt_reg_n_0_[1] ),
        .I2(\lp_st_cnt_reg_n_0_[0] ),
        .I3(\lp_st_cnt_reg_n_0_[3] ),
        .I4(\lp_st_cnt_reg_n_0_[4] ),
        .O(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lp_00_r_i_2__0
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_00_r_i_2__0_n_0));
  FDRE lp_00_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_00_r_i_2__0_n_0),
        .Q(lp_00_r),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lp_01_r_i_1__0
       (.I0(lp_st_dup[0]),
        .I1(lp_st_dup[1]),
        .O(lp_01_r_i_1__0_n_0));
  FDRE lp_01_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_01_r_i_1__0_n_0),
        .Q(lp_01_r),
        .R(lp_11_r));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lp_10_r_i_1__0
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_10_r_i_1__0_n_0));
  FDRE lp_10_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_10_r_i_1__0_n_0),
        .Q(lp_10_r),
        .R(lp_11_r));
  FDRE lp_11_r_dly_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_nxt),
        .Q(lp_11_r_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    lp_11_r_i_1__0
       (.I0(lp_st_dup[1]),
        .I1(lp_st_dup[0]),
        .O(lp_11_r_i_1__0_n_0));
  FDRE lp_11_r_nxt_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_reg_n_0),
        .Q(lp_11_r_nxt),
        .R(1'b0));
  FDRE lp_11_r_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_11_r_i_1__0_n_0),
        .Q(lp_11_r_reg_n_0),
        .R(lp_11_r));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \lp_st_cnt[0]_i_3 
       (.I0(\lp_st_cnt_reg_n_0_[1] ),
        .I1(\lp_st_cnt_reg_n_0_[4] ),
        .I2(\lp_st_cnt_reg_n_0_[0] ),
        .I3(\lp_st_cnt_reg_n_0_[3] ),
        .I4(\lp_st_cnt_reg_n_0_[2] ),
        .O(\lp_st_cnt[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \lp_st_cnt[4]_i_1 
       (.I0(\lp_st_cnt_reg_n_0_[2] ),
        .I1(\lp_st_cnt_reg_n_0_[3] ),
        .I2(\lp_st_cnt_reg_n_0_[0] ),
        .I3(\lp_st_cnt_reg_n_0_[4] ),
        .I4(\lp_st_cnt_reg_n_0_[1] ),
        .O(\lp_st_cnt[4]_i_1_n_0 ));
  FDRE \lp_st_cnt_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_st_cnt),
        .Q(\lp_st_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lp_st_cnt_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_10),
        .Q(\lp_st_cnt_reg_n_0_[1] ),
        .R(\lp_st_cnt[4]_i_1_n_0 ));
  FDRE \lp_st_cnt_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_11),
        .Q(\lp_st_cnt_reg_n_0_[2] ),
        .R(\lp_st_cnt[4]_i_1_n_0 ));
  FDRE \lp_st_cnt_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_12),
        .Q(\lp_st_cnt_reg_n_0_[3] ),
        .R(\lp_st_cnt[4]_i_1_n_0 ));
  FDRE \lp_st_cnt_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync0_i_n_13),
        .Q(\lp_st_cnt_reg_n_0_[4] ),
        .R(\lp_st_cnt[4]_i_1_n_0 ));
  FDRE \lp_st_dup_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync[0]),
        .Q(lp_st_dup[0]),
        .R(1'b0));
  FDRE \lp_st_dup_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(lp_state_sync[1]),
        .Q(lp_st_dup[1]),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_11 lp_state_sync0_i
       (.D(lp_st_cnt),
        .E(lp_state_sync0_i_n_5),
        .\FSM_sequential_dl_rx_state_reg[0] (dl_status_reg_bit_0_reg_0),
        .\FSM_sequential_dl_rx_state_reg[0]_0 (dl_status_reg_bit_0_reg_1),
        .\FSM_sequential_dl_rx_state_reg[0]_1 (lp_state_sync1_i_n_4),
        .\FSM_sequential_dl_rx_state_reg[0]_2 (\FSM_sequential_dl_rx_state[3]_i_5_n_0 ),
        .\FSM_sequential_dl_rx_state_reg[0]_3 (time_out_settle_reg_n_0),
        .\FSM_sequential_dl_rx_state_reg[1] (lp_state_sync0_i_n_3),
        .\FSM_sequential_dl_rx_state_reg[1]_0 (lp_state_sync1_i_n_3),
        .\FSM_sequential_dl_rx_state_reg[2] (\FSM_sequential_dl_rx_state[2]_i_2_n_0 ),
        .\FSM_sequential_dl_rx_state_reg[3] (lp_state_sync[1]),
        .\FSM_sequential_dl_rx_state_reg[3]_0 (\FSM_sequential_dl_rx_state[3]_i_7_n_0 ),
        .Q(dl_rx_state__0),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_rxclkactivehs_reg(lp_state_sync0_i_n_2),
        .core_clk(core_clk),
        .dl_en_hs_lpn_i_3_0(dl_en_hs_lpn_i_5_n_0),
        .dl_en_hs_lpn_reg(lp_11_r_reg_n_0),
        .dl_en_hs_lpn_reg_0(dl_en_hs_lpn_i_2_n_0),
        .dl_en_hs_lpn_reg_1(dl_en_hs_lpn_i),
        .dl_status_reg(dl_status_reg[1]),
        .dl_status_reg_bit_4_reg(dl_status_reg_bit_4_reg_0),
        .dl_stopstate(dl_stopstate),
        .dl_stopstate_reg(lp_state_sync1_i_n_2),
        .dl_stopstate_reg_0(dl_stopstate_i_6_n_0),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg ({lp_state_sync0_i_n_7,lp_state_sync0_i_n_8,lp_state_sync0_i_n_9}),
        .lp_00_r(lp_00_r),
        .lp_01_r(lp_01_r),
        .lp_10_r(lp_10_r),
        .lp_10_r_reg(lp_state_sync0_i_n_1),
        .lp_11_r_dly(lp_11_r_dly),
        .lp_11_r_reg(lp_state_sync0_i_n_4),
        .\lp_st_cnt_reg[0] (\lp_st_cnt_reg_n_0_[0] ),
        .\lp_st_cnt_reg[0]_0 (\lp_st_cnt[0]_i_3_n_0 ),
        .\lp_st_cnt_reg[0]_1 (lp_st_dup),
        .\lp_st_cnt_reg[1] (lp_state_sync0_i_n_10),
        .\lp_st_cnt_reg[1]_0 (\lp_st_cnt_reg_n_0_[1] ),
        .\lp_st_cnt_reg[2] (lp_state_sync0_i_n_11),
        .\lp_st_cnt_reg[2]_0 (\lp_st_cnt_reg_n_0_[2] ),
        .\lp_st_cnt_reg[3] (lp_state_sync0_i_n_12),
        .\lp_st_cnt_reg[3]_0 (\lp_st_cnt_reg_n_0_[3] ),
        .\lp_st_cnt_reg[4] (lp_state_sync0_i_n_13),
        .\lp_st_cnt_reg[4]_0 (\lp_st_cnt_reg_n_0_[4] ),
        .out(lp_state_sync[0]),
        .rx_dl0_lp_dn(rx_dl0_lp_dn));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_12 lp_state_sync1_i
       (.\FSM_sequential_dl_rx_state_reg[0] (lp_state_sync1_i_n_3),
        .\FSM_sequential_dl_rx_state_reg[0]_0 (lp_state_sync[0]),
        .\FSM_sequential_dl_rx_state_reg[1] (lp_state_sync1_i_n_1),
        .\FSM_sequential_dl_rx_state_reg[1]_0 (lp_state_sync1_i_n_2),
        .\FSM_sequential_dl_rx_state_reg[1]_1 (dl_status_reg_bit_4_reg_0),
        .Q(dl_rx_state__0),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .core_clk(core_clk),
        .dl_status_reg(dl_status_reg[0]),
        .dl_status_reg_bit_0_i_2_0(lp_state_sync0_i_n_1),
        .dl_status_reg_bit_0_i_2_1(dl_status_reg_bit_0_i_5_n_0),
        .dl_status_reg_bit_0_reg(dl_status_reg_bit_0_reg_0),
        .dl_status_reg_bit_0_reg_0(dl_status_reg_bit_0_reg_1),
        .dl_status_reg_bit_0_reg_1(lp_11_r_reg_n_0),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg (lp_state_sync1_i_n_4),
        .lp_11_r_dly(lp_11_r_dly),
        .out(lp_state_sync[1]),
        .rx_dl0_lp_dp(rx_dl0_lp_dp));
  LUT1 #(
    .INIT(2'h1)) 
    \settle_cnt[0]_i_1 
       (.I0(settle_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \settle_cnt[1]_i_1 
       (.I0(settle_cnt_reg[0]),
        .I1(settle_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \settle_cnt[2]_i_1 
       (.I0(settle_cnt_reg[0]),
        .I1(settle_cnt_reg[1]),
        .I2(settle_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \settle_cnt[3]_i_1 
       (.I0(settle_cnt_reg[1]),
        .I1(settle_cnt_reg[0]),
        .I2(settle_cnt_reg[2]),
        .I3(settle_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \settle_cnt[4]_i_1 
       (.I0(settle_cnt_reg[2]),
        .I1(settle_cnt_reg[0]),
        .I2(settle_cnt_reg[1]),
        .I3(settle_cnt_reg[3]),
        .I4(settle_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \settle_cnt[5]_i_1 
       (.I0(settle_cnt_reg[3]),
        .I1(settle_cnt_reg[1]),
        .I2(settle_cnt_reg[0]),
        .I3(settle_cnt_reg[2]),
        .I4(settle_cnt_reg[4]),
        .I5(settle_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \settle_cnt[6]_i_1 
       (.I0(\settle_cnt[7]_i_4_n_0 ),
        .I1(settle_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \settle_cnt[7]_i_1 
       (.I0(dl_rx_state__0[0]),
        .I1(dl_rx_state__0[2]),
        .I2(dl_rx_state__0[1]),
        .I3(dl_rx_state__0[3]),
        .O(\settle_cnt[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \settle_cnt[7]_i_2 
       (.I0(time_out_settle0_carry__1_n_1),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \settle_cnt[7]_i_3 
       (.I0(\settle_cnt[7]_i_4_n_0 ),
        .I1(settle_cnt_reg[6]),
        .I2(settle_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \settle_cnt[7]_i_4 
       (.I0(settle_cnt_reg[5]),
        .I1(settle_cnt_reg[3]),
        .I2(settle_cnt_reg[1]),
        .I3(settle_cnt_reg[0]),
        .I4(settle_cnt_reg[2]),
        .I5(settle_cnt_reg[4]),
        .O(\settle_cnt[7]_i_4_n_0 ));
  FDRE \settle_cnt_reg[0] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(settle_cnt_reg[0]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[1] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(settle_cnt_reg[1]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[2] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[2]),
        .Q(settle_cnt_reg[2]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[3] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[3]),
        .Q(settle_cnt_reg[3]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[4] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[4]),
        .Q(settle_cnt_reg[4]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[5] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[5]),
        .Q(settle_cnt_reg[5]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[6] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[6]),
        .Q(settle_cnt_reg[6]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  FDRE \settle_cnt_reg[7] 
       (.C(core_clk),
        .CE(sel),
        .D(p_0_in[7]),
        .Q(settle_cnt_reg[7]),
        .R(\settle_cnt[7]_i_1_n_0 ));
  CARRY4 time_out_settle0_carry
       (.CI(1'b0),
        .CO({time_out_settle0_carry_n_0,time_out_settle0_carry_n_1,time_out_settle0_carry_n_2,time_out_settle0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_time_out_settle0_carry_O_UNCONNECTED[3:0]),
        .S({time_out_settle0_carry_i_1_n_0,time_out_settle0_carry_i_2_n_0,time_out_settle0_carry_i_3_n_0,time_out_settle0_carry_i_4_n_0}));
  CARRY4 time_out_settle0_carry__0
       (.CI(time_out_settle0_carry_n_0),
        .CO({time_out_settle0_carry__0_n_0,time_out_settle0_carry__0_n_1,time_out_settle0_carry__0_n_2,time_out_settle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_time_out_settle0_carry__0_O_UNCONNECTED[3:0]),
        .S({time_out_settle0_carry__0_i_1_n_0,time_out_settle0_carry__0_i_2_n_0,time_out_settle0_carry__0_i_3_n_0,time_out_settle0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_1
       (.I0(SETTLE_TIMEOUT[23]),
        .I1(SETTLE_TIMEOUT[22]),
        .I2(SETTLE_TIMEOUT[21]),
        .O(time_out_settle0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_2
       (.I0(SETTLE_TIMEOUT[20]),
        .I1(SETTLE_TIMEOUT[19]),
        .I2(SETTLE_TIMEOUT[18]),
        .O(time_out_settle0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_3
       (.I0(SETTLE_TIMEOUT[17]),
        .I1(SETTLE_TIMEOUT[16]),
        .I2(SETTLE_TIMEOUT[15]),
        .O(time_out_settle0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__0_i_4
       (.I0(SETTLE_TIMEOUT[14]),
        .I1(SETTLE_TIMEOUT[13]),
        .I2(SETTLE_TIMEOUT[12]),
        .O(time_out_settle0_carry__0_i_4_n_0));
  CARRY4 time_out_settle0_carry__1
       (.CI(time_out_settle0_carry__0_n_0),
        .CO({NLW_time_out_settle0_carry__1_CO_UNCONNECTED[3],time_out_settle0_carry__1_n_1,time_out_settle0_carry__1_n_2,time_out_settle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_time_out_settle0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,time_out_settle0_carry__1_i_1_n_0,time_out_settle0_carry__1_i_2_n_0,time_out_settle0_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    time_out_settle0_carry__1_i_1
       (.I0(SETTLE_TIMEOUT[30]),
        .I1(SETTLE_TIMEOUT[31]),
        .O(time_out_settle0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__1_i_2
       (.I0(SETTLE_TIMEOUT[29]),
        .I1(SETTLE_TIMEOUT[28]),
        .I2(SETTLE_TIMEOUT[27]),
        .O(time_out_settle0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry__1_i_3
       (.I0(SETTLE_TIMEOUT[26]),
        .I1(SETTLE_TIMEOUT[25]),
        .I2(SETTLE_TIMEOUT[24]),
        .O(time_out_settle0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    time_out_settle0_carry_i_1
       (.I0(SETTLE_TIMEOUT[11]),
        .I1(SETTLE_TIMEOUT[10]),
        .I2(SETTLE_TIMEOUT[9]),
        .O(time_out_settle0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h09000009)) 
    time_out_settle0_carry_i_2
       (.I0(settle_cnt_reg[6]),
        .I1(SETTLE_TIMEOUT[6]),
        .I2(SETTLE_TIMEOUT[8]),
        .I3(SETTLE_TIMEOUT[7]),
        .I4(settle_cnt_reg[7]),
        .O(time_out_settle0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    time_out_settle0_carry_i_3
       (.I0(settle_cnt_reg[3]),
        .I1(SETTLE_TIMEOUT[3]),
        .I2(SETTLE_TIMEOUT[5]),
        .I3(settle_cnt_reg[5]),
        .I4(SETTLE_TIMEOUT[4]),
        .I5(settle_cnt_reg[4]),
        .O(time_out_settle0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    time_out_settle0_carry_i_4
       (.I0(settle_cnt_reg[0]),
        .I1(SETTLE_TIMEOUT[0]),
        .I2(SETTLE_TIMEOUT[2]),
        .I3(settle_cnt_reg[2]),
        .I4(SETTLE_TIMEOUT[1]),
        .I5(settle_cnt_reg[1]),
        .O(time_out_settle0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000C8000000)) 
    time_out_settle_i_1
       (.I0(time_out_settle_reg_n_0),
        .I1(dl_rx_state__0[2]),
        .I2(time_out_settle0_carry__1_n_1),
        .I3(dl_rx_state__0[0]),
        .I4(dl_rx_state__0[1]),
        .I5(dl_rx_state__0[3]),
        .O(time_out_settle_i_1_n_0));
  FDRE time_out_settle_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(time_out_settle_i_1_n_0),
        .Q(time_out_settle_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_data_lane" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_data_lane
   (SR,
    hs_dvalid_reg,
    align_done_reg,
    s_level_out_d3_reg,
    dl0_rxdatahs,
    dl_status_reg,
    pkt_cnt,
    dl0_rxsynchs,
    dl0_errsoths,
    dl0_errsotsynchs,
    dl0_stopstate,
    out,
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg ,
    prmry_in,
    cl_rxclkactivehs,
    rx_div4_clk,
    rx_dl0_lp_dn,
    rx_dl0_lp_dp,
    core_clk,
    core_rst,
    stopstate0,
    dl_status_reg_bit_0_reg,
    dl_status_reg_bit_0_reg_0,
    rx_dl0_hs_dp,
    hs_settle_reg,
    sys_rst_byteclk_out,
    dl_status_reg_bit_4_reg);
  output [0:0]SR;
  output hs_dvalid_reg;
  output align_done_reg;
  output s_level_out_d3_reg;
  output [7:0]dl0_rxdatahs;
  output [2:0]dl_status_reg;
  output [15:0]pkt_cnt;
  output dl0_rxsynchs;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output dl0_stopstate;
  input out;
  input \two_lane_hs_rx_timeout.maxfrm_wait_done_reg ;
  input prmry_in;
  input cl_rxclkactivehs;
  input rx_div4_clk;
  input rx_dl0_lp_dn;
  input rx_dl0_lp_dp;
  input core_clk;
  input core_rst;
  input stopstate0;
  input dl_status_reg_bit_0_reg;
  input dl_status_reg_bit_0_reg_0;
  input [7:0]rx_dl0_hs_dp;
  input [8:0]hs_settle_reg;
  input sys_rst_byteclk_out;
  input dl_status_reg_bit_4_reg;

  wire [0:0]SR;
  wire align_done_reg;
  wire cl_rxclkactivehs;
  wire core_clk;
  wire core_rst;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxsynchs;
  wire dl0_stopstate;
  wire dl_en_hs_lpn_i;
  wire [1:0]dl_state;
  wire [2:0]dl_status_reg;
  wire dl_status_reg_bit_0_reg;
  wire dl_status_reg_bit_0_reg_0;
  wire dl_status_reg_bit_4_reg;
  (* DONT_TOUCH *) wire fifo_rd_rst_t1;
  (* DONT_TOUCH *) wire fifo_rd_rst_t1_nxt;
  (* DONT_TOUCH *) wire fifo_rd_rst_t2;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4 ;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_5 ;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_6 ;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_7 ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ;
  wire hs_dvalid_reg;
  wire [8:0]hs_settle_reg;
  wire out;
  wire [15:0]pkt_cnt;
  wire pkt_cnt_r0;
  wire \pkt_cnt_r[0]_i_3_n_0 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_0 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_1 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_2 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_3 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_4 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_5 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_6 ;
  wire \pkt_cnt_r_reg[0]_i_2_n_7 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_1 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_2 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_3 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_4 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_5 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_6 ;
  wire \pkt_cnt_r_reg[12]_i_1_n_7 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_0 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_1 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_2 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_3 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_4 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_5 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_6 ;
  wire \pkt_cnt_r_reg[4]_i_1_n_7 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_0 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_1 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_2 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_3 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_4 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_5 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_6 ;
  wire \pkt_cnt_r_reg[8]_i_1_n_7 ;
  wire prmry_in;
  wire rx_div4_clk;
  wire [7:0]rx_dl0_hs_dp;
  wire rx_dl0_lp_dn;
  wire rx_dl0_lp_dp;
  wire rxactivehs_coreclk_sync_r;
  wire rxactivehs_sync;
  wire rxactivehs_sync_i_n_1;
  wire s_level_out_d3_reg;
  wire stop_extn_cnt;
  wire [4:0]stop_extn_cnt__0;
  wire stopstate0;
  wire sys_rst_byteclk_out;
  wire \two_lane_hs_rx_timeout.maxfrm_wait_done_reg ;
  wire \NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED ;
  wire [3:3]\NLW_pkt_cnt_r_reg[12]_i_1_CO_UNCONNECTED ;

  (* FSM_ENCODED_STATES = "DL_ACTIVE:10,DL_START:00,DL_STOP:01" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_5 ),
        .Q(dl_state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "DL_ACTIVE:10,DL_START:00,DL_STOP:01" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4 ),
        .Q(dl_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE fifo_rd_rst_t1_nxt_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(fifo_rd_rst_t1),
        .Q(fifo_rd_rst_t1_nxt),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE fifo_rd_rst_t1_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(sys_rst_byteclk_out),
        .Q(fifo_rd_rst_t1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE fifo_rd_rst_t2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(sys_rst_byteclk_out),
        .Q(fifo_rd_rst_t2),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_6 \gen_calib_result.cal_done_sync_i 
       (.rx_div4_clk(rx_div4_clk));
  (* c_init_val = "1'b1" *) 
  (* c_mtbf_stages = "5'b00010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync__2 \gen_calib_result.u_tap_comp_rst_byteclk_sync_i 
       (.prmry_in(1'b0),
        .scndry_aclk(rx_div4_clk),
        .scndry_out(\NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_csi_rx_data_lane_sm_7 \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm 
       (.\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_5 ),
        .\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4 ),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .dl0_stopstate(dl0_stopstate),
        .dl_en_hs_lpn_i(dl_en_hs_lpn_i),
        .dl_state(dl_state),
        .dl_status_reg(dl_status_reg),
        .dl_status_reg_bit_0_reg_0(dl_status_reg_bit_0_reg),
        .dl_status_reg_bit_0_reg_1(dl_status_reg_bit_0_reg_0),
        .dl_status_reg_bit_4_reg_0(dl_status_reg_bit_4_reg),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_6 ),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 (\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0 ),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 (\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 (rxactivehs_sync_i_n_1),
        .\gen_hs_high_rates_spec_v1_1.stopstate_reg (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_7 ),
        .hs_settle_reg(hs_settle_reg),
        .out(rxactivehs_sync),
        .rx_dl0_lp_dn(rx_dl0_lp_dn),
        .rx_dl0_lp_dp(rx_dl0_lp_dp),
        .rxactivehs_coreclk_sync_r(rxactivehs_coreclk_sync_r),
        .stopstate0(stopstate0));
  FDRE \gen_hs_high_rates_spec_v1_1.active_sm_r_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_6 ),
        .Q(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0 ),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sot_det_align_8 \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i 
       (.E(align_done_reg),
        .SR(SR),
        .dl0_errsoths(dl0_errsoths),
        .dl0_errsotsynchs(dl0_errsotsynchs),
        .dl0_rxdatahs(dl0_rxdatahs),
        .dl0_rxsynchs(dl0_rxsynchs),
        .dl_en_hs_lpn_i(dl_en_hs_lpn_i),
        .hs_dvalid_reg_0(hs_dvalid_reg),
        .out(out),
        .pkt_cnt_r0(pkt_cnt_r0),
        .prmry_in(prmry_in),
        .rx_div4_clk(rx_div4_clk),
        .rx_dl0_hs_dp(rx_dl0_hs_dp),
        .s_level_out_d3_reg(s_level_out_d3_reg),
        .\two_lane_hs_rx_timeout.maxfrm_wait_done_reg (\two_lane_hs_rx_timeout.maxfrm_wait_done_reg ));
  FDCE \gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(rxactivehs_sync),
        .Q(rxactivehs_coreclk_sync_r));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1 
       (.I0(dl_state[0]),
        .I1(dl_state[1]),
        .I2(stop_extn_cnt__0[0]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .I2(stop_extn_cnt__0[0]),
        .I3(stop_extn_cnt__0[1]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .I2(stop_extn_cnt__0[1]),
        .I3(stop_extn_cnt__0[0]),
        .I4(stop_extn_cnt__0[2]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007F0000008000)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1 
       (.I0(stop_extn_cnt__0[2]),
        .I1(stop_extn_cnt__0[1]),
        .I2(stop_extn_cnt__0[0]),
        .I3(dl_state[0]),
        .I4(dl_state[1]),
        .I5(stop_extn_cnt__0[3]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1 
       (.I0(stop_extn_cnt__0[4]),
        .I1(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0 ),
        .I2(stop_extn_cnt__0[1]),
        .I3(stop_extn_cnt__0[0]),
        .I4(stop_extn_cnt__0[2]),
        .I5(stop_extn_cnt__0[3]),
        .O(stop_extn_cnt));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2 
       (.I0(stop_extn_cnt__0[0]),
        .I1(stop_extn_cnt__0[1]),
        .I2(stop_extn_cnt__0[2]),
        .I3(stop_extn_cnt__0[3]),
        .I4(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0 ),
        .I5(stop_extn_cnt__0[4]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0 ));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0 ),
        .Q(stop_extn_cnt__0[0]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0 ),
        .Q(stop_extn_cnt__0[1]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0 ),
        .Q(stop_extn_cnt__0[2]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0 ),
        .Q(stop_extn_cnt__0[3]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0 ),
        .Q(stop_extn_cnt__0[4]));
  LUT6 #(
    .INIT(64'h0000FF0000000100)) 
    \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1 
       (.I0(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0 ),
        .I1(stop_extn_cnt__0[3]),
        .I2(stop_extn_cnt__0[4]),
        .I3(dl_state[0]),
        .I4(dl_state[1]),
        .I5(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ),
        .O(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2 
       (.I0(stop_extn_cnt__0[1]),
        .I1(stop_extn_cnt__0[0]),
        .I2(stop_extn_cnt__0[2]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0 ));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0 ),
        .Q(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ));
  FDRE \gen_hs_high_rates_spec_v1_1.stopstate_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_7 ),
        .Q(dl0_stopstate),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pkt_cnt_r[0]_i_3 
       (.I0(pkt_cnt[0]),
        .O(\pkt_cnt_r[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[0] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2_n_7 ),
        .Q(pkt_cnt[0]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\pkt_cnt_r_reg[0]_i_2_n_0 ,\pkt_cnt_r_reg[0]_i_2_n_1 ,\pkt_cnt_r_reg[0]_i_2_n_2 ,\pkt_cnt_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\pkt_cnt_r_reg[0]_i_2_n_4 ,\pkt_cnt_r_reg[0]_i_2_n_5 ,\pkt_cnt_r_reg[0]_i_2_n_6 ,\pkt_cnt_r_reg[0]_i_2_n_7 }),
        .S({pkt_cnt[3:1],\pkt_cnt_r[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[10] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1_n_5 ),
        .Q(pkt_cnt[10]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[11] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1_n_4 ),
        .Q(pkt_cnt[11]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[12] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1_n_7 ),
        .Q(pkt_cnt[12]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[12]_i_1 
       (.CI(\pkt_cnt_r_reg[8]_i_1_n_0 ),
        .CO({\NLW_pkt_cnt_r_reg[12]_i_1_CO_UNCONNECTED [3],\pkt_cnt_r_reg[12]_i_1_n_1 ,\pkt_cnt_r_reg[12]_i_1_n_2 ,\pkt_cnt_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pkt_cnt_r_reg[12]_i_1_n_4 ,\pkt_cnt_r_reg[12]_i_1_n_5 ,\pkt_cnt_r_reg[12]_i_1_n_6 ,\pkt_cnt_r_reg[12]_i_1_n_7 }),
        .S(pkt_cnt[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[13] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1_n_6 ),
        .Q(pkt_cnt[13]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[14] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1_n_5 ),
        .Q(pkt_cnt[14]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[15] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1_n_4 ),
        .Q(pkt_cnt[15]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[1] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2_n_6 ),
        .Q(pkt_cnt[1]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[2] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2_n_5 ),
        .Q(pkt_cnt[2]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[3] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2_n_4 ),
        .Q(pkt_cnt[3]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[4] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1_n_7 ),
        .Q(pkt_cnt[4]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[4]_i_1 
       (.CI(\pkt_cnt_r_reg[0]_i_2_n_0 ),
        .CO({\pkt_cnt_r_reg[4]_i_1_n_0 ,\pkt_cnt_r_reg[4]_i_1_n_1 ,\pkt_cnt_r_reg[4]_i_1_n_2 ,\pkt_cnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pkt_cnt_r_reg[4]_i_1_n_4 ,\pkt_cnt_r_reg[4]_i_1_n_5 ,\pkt_cnt_r_reg[4]_i_1_n_6 ,\pkt_cnt_r_reg[4]_i_1_n_7 }),
        .S(pkt_cnt[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[5] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1_n_6 ),
        .Q(pkt_cnt[5]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[6] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1_n_5 ),
        .Q(pkt_cnt[6]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[7] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1_n_4 ),
        .Q(pkt_cnt[7]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[8] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1_n_7 ),
        .Q(pkt_cnt[8]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[8]_i_1 
       (.CI(\pkt_cnt_r_reg[4]_i_1_n_0 ),
        .CO({\pkt_cnt_r_reg[8]_i_1_n_0 ,\pkt_cnt_r_reg[8]_i_1_n_1 ,\pkt_cnt_r_reg[8]_i_1_n_2 ,\pkt_cnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pkt_cnt_r_reg[8]_i_1_n_4 ,\pkt_cnt_r_reg[8]_i_1_n_5 ,\pkt_cnt_r_reg[8]_i_1_n_6 ,\pkt_cnt_r_reg[8]_i_1_n_7 }),
        .S(pkt_cnt[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[9] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1_n_6 ),
        .Q(pkt_cnt[9]),
        .R(fifo_rd_rst_t1));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_9 rxactivehs_sync_i
       (.core_clk(core_clk),
        .dl_state(dl_state[0]),
        .out(rxactivehs_sync),
        .rxactivehs_coreclk_sync_r(rxactivehs_coreclk_sync_r),
        .s_level_out_d1_cdc_to_reg_0(align_done_reg),
        .s_level_out_d2_reg_0(rxactivehs_sync_i_n_1));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_data_lane" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_data_lane_1
   (align_done_reg,
    dl1_rxdatahs,
    dl_status_reg,
    pkt_cnt,
    dl1_rxsynchs,
    dl1_errsoths,
    dl1_errsotsynchs,
    dl1_stopstate,
    dl1_rxvalidhs,
    cl_rxclkactivehs,
    rx_div4_clk,
    rx_dl1_lp_dn,
    rx_dl1_lp_dp,
    core_clk,
    core_rst,
    stopstate0,
    dl_status_reg_bit_0_reg,
    out,
    rx_dl1_hs_dp,
    hs_settle_reg,
    sys_rst_byteclk_out,
    dl_status_reg_bit_4_reg);
  output align_done_reg;
  output [7:0]dl1_rxdatahs;
  output [2:0]dl_status_reg;
  output [15:0]pkt_cnt;
  output dl1_rxsynchs;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output dl1_stopstate;
  output dl1_rxvalidhs;
  input cl_rxclkactivehs;
  input rx_div4_clk;
  input rx_dl1_lp_dn;
  input rx_dl1_lp_dp;
  input core_clk;
  input core_rst;
  input stopstate0;
  input dl_status_reg_bit_0_reg;
  input out;
  input [7:0]rx_dl1_hs_dp;
  input [8:0]hs_settle_reg;
  input sys_rst_byteclk_out;
  input dl_status_reg_bit_4_reg;

  wire align_done_reg;
  wire cl_rxclkactivehs;
  wire core_clk;
  wire core_rst;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxsynchs;
  wire dl1_rxvalidhs;
  wire dl1_stopstate;
  wire dl_en_hs_lpn_i;
  wire [1:0]dl_state;
  wire [2:0]dl_status_reg;
  wire dl_status_reg_bit_0_reg;
  wire dl_status_reg_bit_4_reg;
  (* DONT_TOUCH *) wire fifo_rd_rst_t1;
  (* DONT_TOUCH *) wire fifo_rd_rst_t1_nxt;
  (* DONT_TOUCH *) wire fifo_rd_rst_t2;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4 ;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_5 ;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_6 ;
  wire \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_7 ;
  wire \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0 ;
  wire \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ;
  wire [8:0]hs_settle_reg;
  wire out;
  wire [15:0]pkt_cnt;
  wire pkt_cnt_r0;
  wire \pkt_cnt_r[0]_i_3__0_n_0 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_0 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_1 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_2 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_3 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_4 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_5 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_6 ;
  wire \pkt_cnt_r_reg[0]_i_2__0_n_7 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_1 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_2 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_3 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_4 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_5 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_6 ;
  wire \pkt_cnt_r_reg[12]_i_1__0_n_7 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_0 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_1 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_2 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_3 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_4 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_5 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_6 ;
  wire \pkt_cnt_r_reg[4]_i_1__0_n_7 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_0 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_1 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_2 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_3 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_4 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_5 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_6 ;
  wire \pkt_cnt_r_reg[8]_i_1__0_n_7 ;
  wire rx_div4_clk;
  wire [7:0]rx_dl1_hs_dp;
  wire rx_dl1_lp_dn;
  wire rx_dl1_lp_dp;
  wire rxactivehs_coreclk_sync_r;
  wire rxactivehs_sync;
  wire rxactivehs_sync_i_n_1;
  wire stop_extn_cnt;
  wire [4:0]stop_extn_cnt__0;
  wire stopstate0;
  wire sys_rst_byteclk_out;
  wire \NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED ;
  wire [3:3]\NLW_pkt_cnt_r_reg[12]_i_1__0_CO_UNCONNECTED ;

  (* FSM_ENCODED_STATES = "DL_ACTIVE:10,DL_START:00,DL_STOP:01" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_5 ),
        .Q(dl_state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "DL_ACTIVE:10,DL_START:00,DL_STOP:01" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4 ),
        .Q(dl_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE fifo_rd_rst_t1_nxt_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(fifo_rd_rst_t1),
        .Q(fifo_rd_rst_t1_nxt),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE fifo_rd_rst_t1_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(sys_rst_byteclk_out),
        .Q(fifo_rd_rst_t1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE fifo_rd_rst_t2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(sys_rst_byteclk_out),
        .Q(fifo_rd_rst_t2),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_2 \gen_calib_result.cal_done_sync_i 
       (.rx_div4_clk(rx_div4_clk));
  (* c_init_val = "1'b1" *) 
  (* c_mtbf_stages = "5'b00010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync \gen_calib_result.u_tap_comp_rst_byteclk_sync_i 
       (.prmry_in(1'b0),
        .scndry_aclk(rx_div4_clk),
        .scndry_out(\NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_csi_rx_data_lane_sm \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm 
       (.\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0] (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_5 ),
        .\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1] (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4 ),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .dl1_stopstate(dl1_stopstate),
        .dl_en_hs_lpn_i(dl_en_hs_lpn_i),
        .dl_state(dl_state),
        .dl_status_reg(dl_status_reg),
        .dl_status_reg_bit_0_reg_0(dl_status_reg_bit_0_reg),
        .dl_status_reg_bit_4_reg_0(dl_status_reg_bit_4_reg),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_6 ),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0 (\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0 ),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1 (\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ),
        .\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_2 (rxactivehs_sync_i_n_1),
        .\gen_hs_high_rates_spec_v1_1.stopstate_reg (\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_7 ),
        .\gen_hs_high_rates_spec_v1_1.stopstate_reg_0 (rxactivehs_sync),
        .hs_settle_reg(hs_settle_reg),
        .out(out),
        .rx_dl1_lp_dn(rx_dl1_lp_dn),
        .rx_dl1_lp_dp(rx_dl1_lp_dp),
        .rxactivehs_coreclk_sync_r(rxactivehs_coreclk_sync_r),
        .stopstate0(stopstate0));
  FDRE \gen_hs_high_rates_spec_v1_1.active_sm_r_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_6 ),
        .Q(\gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0 ),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sot_det_align \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i 
       (.E(align_done_reg),
        .dl1_errsoths(dl1_errsoths),
        .dl1_errsotsynchs(dl1_errsotsynchs),
        .dl1_rxdatahs(dl1_rxdatahs),
        .dl1_rxsynchs(dl1_rxsynchs),
        .dl1_rxvalidhs(dl1_rxvalidhs),
        .dl_en_hs_lpn_i(dl_en_hs_lpn_i),
        .pkt_cnt_r0(pkt_cnt_r0),
        .rx_div4_clk(rx_div4_clk),
        .rx_dl1_hs_dp(rx_dl1_hs_dp));
  FDCE \gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(rxactivehs_sync),
        .Q(rxactivehs_coreclk_sync_r));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0 
       (.I0(dl_state[0]),
        .I1(dl_state[1]),
        .I2(stop_extn_cnt__0[0]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .I2(stop_extn_cnt__0[0]),
        .I3(stop_extn_cnt__0[1]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .I2(stop_extn_cnt__0[1]),
        .I3(stop_extn_cnt__0[0]),
        .I4(stop_extn_cnt__0[2]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00007F0000008000)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0 
       (.I0(stop_extn_cnt__0[2]),
        .I1(stop_extn_cnt__0[1]),
        .I2(stop_extn_cnt__0[0]),
        .I3(dl_state[0]),
        .I4(dl_state[1]),
        .I5(stop_extn_cnt__0[3]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0 
       (.I0(stop_extn_cnt__0[4]),
        .I1(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0 ),
        .I2(stop_extn_cnt__0[1]),
        .I3(stop_extn_cnt__0[0]),
        .I4(stop_extn_cnt__0[2]),
        .I5(stop_extn_cnt__0[3]),
        .O(stop_extn_cnt));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0 
       (.I0(stop_extn_cnt__0[0]),
        .I1(stop_extn_cnt__0[1]),
        .I2(stop_extn_cnt__0[2]),
        .I3(stop_extn_cnt__0[3]),
        .I4(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0 ),
        .I5(stop_extn_cnt__0[4]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0 
       (.I0(dl_state[1]),
        .I1(dl_state[0]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0 ));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0 ),
        .Q(stop_extn_cnt__0[0]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0 ),
        .Q(stop_extn_cnt__0[1]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0 ),
        .Q(stop_extn_cnt__0[2]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0 ),
        .Q(stop_extn_cnt__0[3]));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4] 
       (.C(core_clk),
        .CE(stop_extn_cnt),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0 ),
        .Q(stop_extn_cnt__0[4]));
  LUT6 #(
    .INIT(64'h0000FF0000000100)) 
    \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0 
       (.I0(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0 ),
        .I1(stop_extn_cnt__0[3]),
        .I2(stop_extn_cnt__0[4]),
        .I3(dl_state[0]),
        .I4(dl_state[1]),
        .I5(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ),
        .O(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0 
       (.I0(stop_extn_cnt__0[1]),
        .I1(stop_extn_cnt__0[0]),
        .I2(stop_extn_cnt__0[2]),
        .O(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0 ));
  FDCE \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst),
        .D(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0 ),
        .Q(\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0 ));
  FDRE \gen_hs_high_rates_spec_v1_1.stopstate_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_7 ),
        .Q(dl1_stopstate),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pkt_cnt_r[0]_i_3__0 
       (.I0(pkt_cnt[0]),
        .O(\pkt_cnt_r[0]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[0] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2__0_n_7 ),
        .Q(pkt_cnt[0]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\pkt_cnt_r_reg[0]_i_2__0_n_0 ,\pkt_cnt_r_reg[0]_i_2__0_n_1 ,\pkt_cnt_r_reg[0]_i_2__0_n_2 ,\pkt_cnt_r_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\pkt_cnt_r_reg[0]_i_2__0_n_4 ,\pkt_cnt_r_reg[0]_i_2__0_n_5 ,\pkt_cnt_r_reg[0]_i_2__0_n_6 ,\pkt_cnt_r_reg[0]_i_2__0_n_7 }),
        .S({pkt_cnt[3:1],\pkt_cnt_r[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[10] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1__0_n_5 ),
        .Q(pkt_cnt[10]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[11] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1__0_n_4 ),
        .Q(pkt_cnt[11]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[12] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1__0_n_7 ),
        .Q(pkt_cnt[12]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[12]_i_1__0 
       (.CI(\pkt_cnt_r_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_pkt_cnt_r_reg[12]_i_1__0_CO_UNCONNECTED [3],\pkt_cnt_r_reg[12]_i_1__0_n_1 ,\pkt_cnt_r_reg[12]_i_1__0_n_2 ,\pkt_cnt_r_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pkt_cnt_r_reg[12]_i_1__0_n_4 ,\pkt_cnt_r_reg[12]_i_1__0_n_5 ,\pkt_cnt_r_reg[12]_i_1__0_n_6 ,\pkt_cnt_r_reg[12]_i_1__0_n_7 }),
        .S(pkt_cnt[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[13] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1__0_n_6 ),
        .Q(pkt_cnt[13]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[14] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1__0_n_5 ),
        .Q(pkt_cnt[14]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[15] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[12]_i_1__0_n_4 ),
        .Q(pkt_cnt[15]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[1] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2__0_n_6 ),
        .Q(pkt_cnt[1]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[2] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2__0_n_5 ),
        .Q(pkt_cnt[2]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[3] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[0]_i_2__0_n_4 ),
        .Q(pkt_cnt[3]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[4] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1__0_n_7 ),
        .Q(pkt_cnt[4]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[4]_i_1__0 
       (.CI(\pkt_cnt_r_reg[0]_i_2__0_n_0 ),
        .CO({\pkt_cnt_r_reg[4]_i_1__0_n_0 ,\pkt_cnt_r_reg[4]_i_1__0_n_1 ,\pkt_cnt_r_reg[4]_i_1__0_n_2 ,\pkt_cnt_r_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pkt_cnt_r_reg[4]_i_1__0_n_4 ,\pkt_cnt_r_reg[4]_i_1__0_n_5 ,\pkt_cnt_r_reg[4]_i_1__0_n_6 ,\pkt_cnt_r_reg[4]_i_1__0_n_7 }),
        .S(pkt_cnt[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[5] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1__0_n_6 ),
        .Q(pkt_cnt[5]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[6] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1__0_n_5 ),
        .Q(pkt_cnt[6]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[7] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[4]_i_1__0_n_4 ),
        .Q(pkt_cnt[7]),
        .R(fifo_rd_rst_t1));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[8] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1__0_n_7 ),
        .Q(pkt_cnt[8]),
        .R(fifo_rd_rst_t1));
  CARRY4 \pkt_cnt_r_reg[8]_i_1__0 
       (.CI(\pkt_cnt_r_reg[4]_i_1__0_n_0 ),
        .CO({\pkt_cnt_r_reg[8]_i_1__0_n_0 ,\pkt_cnt_r_reg[8]_i_1__0_n_1 ,\pkt_cnt_r_reg[8]_i_1__0_n_2 ,\pkt_cnt_r_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pkt_cnt_r_reg[8]_i_1__0_n_4 ,\pkt_cnt_r_reg[8]_i_1__0_n_5 ,\pkt_cnt_r_reg[8]_i_1__0_n_6 ,\pkt_cnt_r_reg[8]_i_1__0_n_7 }),
        .S(pkt_cnt[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_r_reg[9] 
       (.C(rx_div4_clk),
        .CE(pkt_cnt_r0),
        .D(\pkt_cnt_r_reg[8]_i_1__0_n_6 ),
        .Q(pkt_cnt[9]),
        .R(fifo_rd_rst_t1));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_3 rxactivehs_sync_i
       (.core_clk(core_clk),
        .dl_state(dl_state[0]),
        .out(rxactivehs_sync),
        .rxactivehs_coreclk_sync_r(rxactivehs_coreclk_sync_r),
        .s_level_out_d1_cdc_to_reg_0(align_done_reg),
        .s_level_out_d2_reg_0(rxactivehs_sync_i_n_1));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_dphy_reg" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_dphy_reg
   (\s_level_out_bus_d3_reg[0] ,
    out,
    tap_val_dyn_out,
    axi_bvalid_reg_0,
    axi_rvalid,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    s_axi_wready,
    \s_level_out_bus_d3_reg[20] ,
    D,
    \s_level_out_bus_d3_reg[8] ,
    cl_enable,
    s_level_out_d1_cdc_to_reg,
    s_axi_aclk,
    s_axi_aresetn,
    pkt_cnt,
    \s_level_out_bus_d1_cdc_to_reg[15] ,
    dl_status_reg,
    cl_stopstate,
    cl_mode,
    core_clk,
    s_axi_wdata,
    \s_level_out_bus_d5_reg[0] ,
    rx_div4_clk,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid);
  output \s_level_out_bus_d3_reg[0] ;
  output [1:0]out;
  output [9:0]tap_val_dyn_out;
  output axi_bvalid_reg_0;
  output axi_rvalid;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_wready;
  output [12:0]\s_level_out_bus_d3_reg[20] ;
  output [8:0]D;
  output [8:0]\s_level_out_bus_d3_reg[8] ;
  input cl_enable;
  input s_level_out_d1_cdc_to_reg;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [15:0]pkt_cnt;
  input [15:0]\s_level_out_bus_d1_cdc_to_reg[15] ;
  input [5:0]dl_status_reg;
  input cl_stopstate;
  input [0:0]cl_mode;
  input core_clk;
  input [31:0]s_axi_wdata;
  input \s_level_out_bus_d5_reg[0] ;
  input rx_div4_clk;
  input s_axi_bready;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_rready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input s_axi_awvalid;

  wire [8:0]D;
  wire axi_bvalid_i_1_n_0;
  wire axi_bvalid_reg_0;
  wire axi_rvalid;
  wire axi_rvalid4_out;
  wire cl_enable;
  wire cl_errcontrol_axi;
  wire cl_errcontrol_r_axi_i_1_n_0;
  wire cl_errcontrol_r_axi_reg_n_0;
  wire cl_init_done_axi;
  wire [0:0]cl_mode;
  wire cl_stopstate;
  wire core_clk;
  wire [1:1]data0;
  wire [14:3]dl0_pkt_cnt_axi;
  wire dl0_pkt_cnt_sync_n_10;
  wire dl0_pkt_cnt_sync_n_11;
  wire dl0_pkt_cnt_sync_n_12;
  wire dl0_pkt_cnt_sync_n_13;
  wire dl0_pkt_cnt_sync_n_14;
  wire dl0_pkt_cnt_sync_n_15;
  wire dl0_pkt_cnt_sync_n_4;
  wire dl0_pkt_cnt_sync_n_5;
  wire dl0_pkt_cnt_sync_n_6;
  wire dl0_pkt_cnt_sync_n_7;
  wire dl0_pkt_cnt_sync_n_8;
  wire dl0_pkt_cnt_sync_n_9;
  wire [14:5]dl1_pkt_cnt_axi;
  wire dl1_pkt_cnt_sync_n_10;
  wire dl1_pkt_cnt_sync_n_11;
  wire dl1_pkt_cnt_sync_n_12;
  wire dl1_pkt_cnt_sync_n_13;
  wire dl1_pkt_cnt_sync_n_14;
  wire dl1_pkt_cnt_sync_n_15;
  wire dl1_pkt_cnt_sync_n_2;
  wire dl1_pkt_cnt_sync_n_3;
  wire dl1_pkt_cnt_sync_n_4;
  wire dl1_pkt_cnt_sync_n_5;
  wire dl1_pkt_cnt_sync_n_6;
  wire dl1_pkt_cnt_sync_n_7;
  wire dl1_pkt_cnt_sync_n_8;
  wire dl1_pkt_cnt_sync_n_9;
  wire [15:0]dl2_pkt_cnt_axi;
  wire [15:0]dl3_pkt_cnt_axi;
  wire dl3_pkt_cnt_sync_n_14;
  wire dl3_pkt_cnt_sync_n_15;
  wire dl4_pkt_cnt_sync_n_0;
  wire dl4_pkt_cnt_sync_n_1;
  wire dl4_pkt_cnt_sync_n_15;
  wire dl4_pkt_cnt_sync_n_2;
  wire dl4_pkt_cnt_sync_n_3;
  wire [15:0]dl5_pkt_cnt_axi;
  wire [15:0]dl6_pkt_cnt_axi;
  wire [15:1]dl7_pkt_cnt_axi;
  wire [5:0]dl_status_reg;
  wire dphy_en_axi1;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[10]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[11]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_9_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[9]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[10] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[11] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[12] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[16] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[17] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[18] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[19] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[20] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[25] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[26] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[27] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[28] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[9] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[10] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[11] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[12] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[16] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[17] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[18] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[19] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[20] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[25] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[26] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[27] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[28] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[9] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9] ;
  wire hs_settle_reg_axi;
  wire [7:0]hs_settle_reg_axi_r1;
  wire \hs_settle_reg_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_axi_r2;
  wire [2:0]hs_settle_reg_axi_r20;
  wire \hs_settle_reg_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_axi_r2[8]_i_2_n_0 ;
  wire [6:0]hs_settle_reg_ln1_axi_r1;
  wire \hs_settle_reg_ln1_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln1_axi_r2;
  wire [2:0]hs_settle_reg_ln1_axi_r20;
  wire \hs_settle_reg_ln1_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln1_axi_r2[8]_i_2_n_0 ;
  wire [6:0]hs_settle_reg_ln2_axi_r1;
  wire \hs_settle_reg_ln2_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[1]_i_3_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln2_axi_r2;
  wire [2:0]hs_settle_reg_ln2_axi_r20;
  wire \hs_settle_reg_ln2_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln2_axi_r2[8]_i_2_n_0 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln2_w;
  wire hs_settle_reg_ln3_axi;
  wire [6:0]hs_settle_reg_ln3_axi_r1;
  wire \hs_settle_reg_ln3_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[1]_i_3_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln3_axi_r2;
  wire [2:0]hs_settle_reg_ln3_axi_r20;
  wire \hs_settle_reg_ln3_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln3_axi_r2[8]_i_2_n_0 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln3_w;
  wire hs_settle_reg_ln4_axi;
  wire [6:0]hs_settle_reg_ln4_axi_r1;
  wire \hs_settle_reg_ln4_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[1]_i_3_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln4_axi_r2;
  wire [2:0]hs_settle_reg_ln4_axi_r20;
  wire \hs_settle_reg_ln4_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln4_axi_r2[8]_i_2_n_0 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln4_w;
  wire hs_settle_reg_ln5_axi;
  wire [6:0]hs_settle_reg_ln5_axi_r1;
  wire \hs_settle_reg_ln5_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[1]_i_3_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln5_axi_r2;
  wire [2:0]hs_settle_reg_ln5_axi_r20;
  wire \hs_settle_reg_ln5_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln5_axi_r2[8]_i_2_n_0 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln5_w;
  wire hs_settle_reg_ln6_axi;
  wire [6:0]hs_settle_reg_ln6_axi_r1;
  wire \hs_settle_reg_ln6_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[1]_i_3_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln6_axi_r2;
  wire [2:0]hs_settle_reg_ln6_axi_r20;
  wire \hs_settle_reg_ln6_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln6_axi_r2[8]_i_2_n_0 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln6_w;
  wire hs_settle_reg_ln7_axi;
  wire [6:0]hs_settle_reg_ln7_axi_r1;
  wire \hs_settle_reg_ln7_axi_r1[0]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[0]_i_2_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[1]_i_2_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[1]_i_3_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[2]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[2]_i_2_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[2]_i_3_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r1[6]_i_1_n_0 ;
  wire [8:0]hs_settle_reg_ln7_axi_r2;
  wire [2:0]hs_settle_reg_ln7_axi_r20;
  wire \hs_settle_reg_ln7_axi_r2[1]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[3]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[4]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[5]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[6]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[7]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[8]_i_1_n_0 ;
  wire \hs_settle_reg_ln7_axi_r2[8]_i_2_n_0 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln7_w;
  wire idelay_fixed_tap1;
  wire idelay_fixed_tap2;
  wire init_value_axi;
  wire mode_sync_n_2;
  wire [1:0]out;
  wire [4:0]p_0_in;
  wire [0:0]p_12_in;
  wire [31:0]p_1_in__0;
  wire [15:0]pkt_cnt;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire reset_released;
  wire reset_released_r;
  wire rx_div4_clk;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [15:0]\s_level_out_bus_d1_cdc_to_reg[15] ;
  wire \s_level_out_bus_d3_reg[0] ;
  wire [12:0]\s_level_out_bus_d3_reg[20] ;
  wire [8:0]\s_level_out_bus_d3_reg[8] ;
  wire \s_level_out_bus_d5_reg[0] ;
  wire s_level_out_d1_cdc_to_reg;
  wire [4:0]sel0;
  wire [9:0]tap_val_dyn_out;
  wire \wr_addr[2]_i_1_n_0 ;
  wire \wr_addr[3]_i_1_n_0 ;
  wire \wr_addr[4]_i_1_n_0 ;
  wire \wr_addr[5]_i_1_n_0 ;
  wire \wr_addr[6]_i_1_n_0 ;
  wire wr_req;
  wire wr_req07_out;
  wire wr_req_i_1_n_0;
  wire NLW_cl_errcontrol_sync_prmry_ack_UNCONNECTED;
  wire [1:0]NLW_cl_errcontrol_sync_scndry_vect_out_UNCONNECTED;
  wire NLW_init_done_sync_prmry_ack_UNCONNECTED;
  wire [1:0]NLW_init_done_sync_scndry_vect_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h5C50)) 
    axi_bvalid_i_1
       (.I0(s_axi_bready),
        .I1(wr_req),
        .I2(axi_bvalid_reg_0),
        .I3(s_axi_wvalid),
        .O(axi_bvalid_i_1_n_0));
  FDCE axi_bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(axi_bvalid_i_1_n_0),
        .Q(axi_bvalid_reg_0));
  LUT4 #(
    .INIT(16'h0302)) 
    cl_errcontrol_r_axi_i_1
       (.I0(cl_errcontrol_axi),
        .I1(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0 ),
        .I2(p_12_in),
        .I3(cl_errcontrol_r_axi_reg_n_0),
        .O(cl_errcontrol_r_axi_i_1_n_0));
  FDCE cl_errcontrol_r_axi_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(cl_errcontrol_r_axi_i_1_n_0),
        .Q(cl_errcontrol_r_axi_reg_n_0));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__4 cl_errcontrol_sync
       (.prmry_ack(NLW_cl_errcontrol_sync_prmry_ack_UNCONNECTED),
        .prmry_aclk(1'b0),
        .prmry_in(1'b0),
        .prmry_rst_n(1'b0),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(s_axi_aclk),
        .scndry_out(cl_errcontrol_axi),
        .scndry_rst_n(s_axi_aresetn),
        .scndry_vect_out(NLW_cl_errcontrol_sync_scndry_vect_out_UNCONNECTED[1:0]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized6 control_sync
       (.cl_enable(cl_enable),
        .core_clk(core_clk),
        .data0(data0),
        .out(out),
        .p_12_in(p_12_in),
        .\s_level_out_bus_d3_reg[0]_0 (\s_level_out_bus_d3_reg[0] ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized8 d_termen_reg_sync
       (.core_clk(core_clk),
        .\s_level_out_bus_d5_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2 dl0_pkt_cnt_sync
       (.D({dl0_pkt_cnt_axi[14],dl0_pkt_cnt_axi[10],dl0_pkt_cnt_axi[5],dl0_pkt_cnt_axi[3]}),
        .Q(sel0[3:0]),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ({\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[28] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[27] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[25] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[20] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[18] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[17] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[16] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ({\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18] }),
        .\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[20] (dl0_pkt_cnt_sync_n_9),
        .\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24] (dl0_pkt_cnt_sync_n_13),
        .pkt_cnt(pkt_cnt),
        .\rd_addr_reg[5] (dl0_pkt_cnt_sync_n_4),
        .\rd_addr_reg[5]_0 (dl0_pkt_cnt_sync_n_5),
        .\rd_addr_reg[5]_1 (dl0_pkt_cnt_sync_n_6),
        .\rd_addr_reg[5]_2 (dl0_pkt_cnt_sync_n_7),
        .s_axi_aclk(s_axi_aclk),
        .\s_level_out_bus_d3_reg[0]_0 (dl0_pkt_cnt_sync_n_11),
        .\s_level_out_bus_d3_reg[11]_0 (dl0_pkt_cnt_sync_n_14),
        .\s_level_out_bus_d3_reg[12]_0 (dl0_pkt_cnt_sync_n_15),
        .\s_level_out_bus_d3_reg[1]_0 (dl0_pkt_cnt_sync_n_12),
        .\s_level_out_bus_d3_reg[2]_0 (dl0_pkt_cnt_sync_n_8),
        .\s_level_out_bus_d3_reg[9]_0 (dl0_pkt_cnt_sync_n_10));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_13 dl1_pkt_cnt_sync
       (.D({dl1_pkt_cnt_axi[14],dl1_pkt_cnt_axi[5]}),
        .Q(sel0[3:0]),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ({\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ({\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[26] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[19] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ({dl2_pkt_cnt_axi[15],dl2_pkt_cnt_axi[13:6],dl2_pkt_cnt_axi[4:0]}),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ({dl3_pkt_cnt_axi[15],dl3_pkt_cnt_axi[13:6],dl3_pkt_cnt_axi[4:0]}),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19] (dl1_pkt_cnt_sync_n_13),
        .\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26] (dl1_pkt_cnt_sync_n_15),
        .\rd_addr_reg[4] (dl1_pkt_cnt_sync_n_14),
        .s_axi_aclk(s_axi_aclk),
        .\s_level_out_bus_d1_cdc_to_reg[15]_0 (\s_level_out_bus_d1_cdc_to_reg[15] ),
        .\s_level_out_bus_d3_reg[0]_0 (dl1_pkt_cnt_sync_n_7),
        .\s_level_out_bus_d3_reg[11]_0 (dl1_pkt_cnt_sync_n_11),
        .\s_level_out_bus_d3_reg[12]_0 (dl1_pkt_cnt_sync_n_12),
        .\s_level_out_bus_d3_reg[13]_0 (dl1_pkt_cnt_sync_n_3),
        .\s_level_out_bus_d3_reg[15]_0 (dl1_pkt_cnt_sync_n_2),
        .\s_level_out_bus_d3_reg[1]_0 (dl1_pkt_cnt_sync_n_8),
        .\s_level_out_bus_d3_reg[2]_0 (dl1_pkt_cnt_sync_n_9),
        .\s_level_out_bus_d3_reg[4]_0 (dl1_pkt_cnt_sync_n_6),
        .\s_level_out_bus_d3_reg[6]_0 (dl1_pkt_cnt_sync_n_5),
        .\s_level_out_bus_d3_reg[7]_0 (dl1_pkt_cnt_sync_n_4),
        .\s_level_out_bus_d3_reg[9]_0 (dl1_pkt_cnt_sync_n_10));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_14 dl2_pkt_cnt_sync
       (.D(dl2_pkt_cnt_axi),
        .SR(mode_sync_n_2),
        .s_axi_aclk(s_axi_aclk));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_15 dl3_pkt_cnt_sync
       (.D({dl3_pkt_cnt_axi[15],dl3_pkt_cnt_axi[13:6],dl3_pkt_cnt_axi[4:0]}),
        .Q({\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21] }),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 (sel0[1:0]),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_0 ({dl2_pkt_cnt_axi[14],dl2_pkt_cnt_axi[5]}),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_1 ({dl1_pkt_cnt_axi[14],dl1_pkt_cnt_axi[5]}),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] (\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ({dl0_pkt_cnt_axi[14],dl0_pkt_cnt_axi[5]}),
        .s_axi_aclk(s_axi_aclk),
        .\s_level_out_bus_d3_reg[14]_0 (dl3_pkt_cnt_sync_n_15),
        .\s_level_out_bus_d3_reg[5]_0 (dl3_pkt_cnt_sync_n_14));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_16 dl4_pkt_cnt_sync
       (.D(dl5_pkt_cnt_axi),
        .Q(sel0),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 (dl6_pkt_cnt_axi),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17] (dl1_pkt_cnt_sync_n_8),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0 (dl0_pkt_cnt_sync_n_12),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1 (\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 (\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_4 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_5 (\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18] (dl1_pkt_cnt_sync_n_9),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]_0 (dl0_pkt_cnt_sync_n_8),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] (\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 (dl3_pkt_cnt_sync_n_14),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22] (dl0_pkt_cnt_sync_n_5),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]_0 (dl1_pkt_cnt_sync_n_5),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23] (dl0_pkt_cnt_sync_n_6),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0 (dl1_pkt_cnt_sync_n_4),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24] (dl1_pkt_cnt_sync_n_14),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0 (dl0_pkt_cnt_sync_n_13),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25] (dl1_pkt_cnt_sync_n_10),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]_0 (dl0_pkt_cnt_sync_n_10),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] (dl0_pkt_cnt_axi[10]),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_1 (dl1_pkt_cnt_sync_n_15),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 ({\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[26] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[25] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[18] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[17] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29] (dl0_pkt_cnt_sync_n_7),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]_0 (dl1_pkt_cnt_sync_n_3),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] (dl3_pkt_cnt_sync_n_15),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] (dl0_pkt_cnt_sync_n_4),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 (dl1_pkt_cnt_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ({dl7_pkt_cnt_axi[15:13],dl7_pkt_cnt_axi[10:5],dl7_pkt_cnt_axi[2:1]}),
        .\rd_addr_reg[4] (dl4_pkt_cnt_sync_n_0),
        .\rd_addr_reg[4]_0 (dl4_pkt_cnt_sync_n_1),
        .\rd_addr_reg[4]_1 (dl4_pkt_cnt_sync_n_2),
        .\rd_addr_reg[4]_2 (dl4_pkt_cnt_sync_n_3),
        .\rd_addr_reg[5] ({p_1_in__0[31:29],p_1_in__0[26:21],p_1_in__0[18:17]}),
        .rd_req(rd_req),
        .s_axi_aclk(s_axi_aclk),
        .\s_level_out_bus_d3_reg[4]_0 (dl4_pkt_cnt_sync_n_15));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_17 dl5_pkt_cnt_sync
       (.D(dl5_pkt_cnt_axi),
        .SR(mode_sync_n_2),
        .s_axi_aclk(s_axi_aclk));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_18 dl6_pkt_cnt_sync
       (.D(dl6_pkt_cnt_axi),
        .SR(mode_sync_n_2),
        .s_axi_aclk(s_axi_aclk));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_19 dl7_pkt_cnt_sync
       (.D({dl7_pkt_cnt_axi[15:13],dl7_pkt_cnt_axi[10:5],dl7_pkt_cnt_axi[2:1]}),
        .Q(sel0),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16] (dl1_pkt_cnt_sync_n_7),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0 (dl0_pkt_cnt_sync_n_11),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 (\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 (\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 (\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_6 (dl4_pkt_cnt_sync_n_3),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19] (dl1_pkt_cnt_sync_n_13),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_1 (dl0_pkt_cnt_axi[3]),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_2 (dl4_pkt_cnt_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20] (dl0_pkt_cnt_sync_n_9),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0 (dl1_pkt_cnt_sync_n_6),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_1 (dl4_pkt_cnt_sync_n_15),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27] (dl1_pkt_cnt_sync_n_11),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_0 (dl0_pkt_cnt_sync_n_14),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_1 (dl4_pkt_cnt_sync_n_1),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ({\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_0 (dl1_pkt_cnt_sync_n_12),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_1 (dl0_pkt_cnt_sync_n_15),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 ({\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[28] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[27] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[20] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[19] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[16] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_3 (dl4_pkt_cnt_sync_n_0),
        .\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] ({p_1_in__0[28:27],p_1_in__0[20:19],p_1_in__0[16]}),
        .rd_req(rd_req),
        .s_axi_aclk(s_axi_aclk));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized3 esc_abort_sync
       (.SR(mode_sync_n_2),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5 
       (.I0(p_12_in),
        .I1(sel0[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[0] ),
        .I3(sel0[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0] ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[10]_i_1 
       (.I0(rd_req),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[10] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[10]_i_2_n_0 ),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'hFFDFDDFFFFDFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[10]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ),
        .I1(sel0[4]),
        .I2(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[10] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[11]_i_1 
       (.I0(rd_req),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[11] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[11]_i_2_n_0 ),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'hFFDFDDFFFFDFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[11]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ),
        .I1(sel0[4]),
        .I2(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[11] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_1 
       (.I0(rd_req),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[12] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_4_n_0 ),
        .O(p_1_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD3DFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12] ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[12] ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ),
        .I5(sel0[4]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[13]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13] ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(p_1_in__0[13]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[14]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14] ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(p_1_in__0[14]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[15]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15] ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4 
       (.I0(data0),
        .I1(sel0[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[1] ),
        .I3(sel0[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1] ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1] ),
        .I1(sel0[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1] ),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_6 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0200003002000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[2] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4 
       (.I0(rd_req),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6 
       (.I0(rd_req),
        .I1(sel0[4]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1 
       (.I0(rd_req),
        .I1(axi_rvalid),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4_n_0 ),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hE8EFF8FFFFFFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(cl_init_done_axi),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000883000008800)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3 
       (.I0(cl_init_done_axi),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[3] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8088808080808080)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4 
       (.I0(sel0[4]),
        .I1(rd_req),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA820)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[3] ),
        .I3(cl_init_done_axi),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_7_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_8_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_7 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4040404440404000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_8 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(cl_init_done_axi),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h30020002FFFFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[4] ),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_6 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75550000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4_n_0 ),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFBFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5] ),
        .I4(sel0[2]),
        .I5(cl_errcontrol_r_axi_reg_n_0),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA20AA20AA20)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_6_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_7_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_8_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_9_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5 
       (.I0(rd_req),
        .I1(sel0[4]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_6 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_7 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_8 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_9 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001FDFFFFF1FDF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I4(sel0[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_8_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_8 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h0F001100)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3_n_0 ),
        .I3(rd_req),
        .I4(sel0[4]),
        .O(p_1_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hDFF3DFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3311033333113333)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_6_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_6 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_1 
       (.I0(rd_req),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0 ),
        .I4(sel0[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4_n_0 ),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBFF0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2 
       (.I0(sel0[0]),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747477777774777)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF7CFF7F)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[8] ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFBAFFBFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5 
       (.I0(sel0[2]),
        .I1(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8] ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[8] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I2(sel0[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I4(sel0[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[9]_i_1 
       (.I0(rd_req),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[9] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_3_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[9]_i_2_n_0 ),
        .O(p_1_in__0[9]));
  LUT6 #(
    .INIT(64'hFFDFDDFFFFDFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[9]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_5_n_0 ),
        .I1(sel0[4]),
        .I2(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9] ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[9] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[9]_i_2_n_0 ));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[0]),
        .Q(s_axi_rdata[0]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[10]),
        .Q(s_axi_rdata[10]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[11]),
        .Q(s_axi_rdata[11]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[12]),
        .Q(s_axi_rdata[12]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[13]),
        .Q(s_axi_rdata[13]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[14]),
        .Q(s_axi_rdata[14]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[15]),
        .Q(s_axi_rdata[15]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[16]),
        .Q(s_axi_rdata[16]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[17]),
        .Q(s_axi_rdata[17]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[18]),
        .Q(s_axi_rdata[18]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[19]),
        .Q(s_axi_rdata[19]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[1]),
        .Q(s_axi_rdata[1]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[20]),
        .Q(s_axi_rdata[20]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[21]),
        .Q(s_axi_rdata[21]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[22]),
        .Q(s_axi_rdata[22]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[23]),
        .Q(s_axi_rdata[23]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[24]),
        .Q(s_axi_rdata[24]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[25]),
        .Q(s_axi_rdata[25]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[26]),
        .Q(s_axi_rdata[26]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[27]),
        .Q(s_axi_rdata[27]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[28]),
        .Q(s_axi_rdata[28]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[29]),
        .Q(s_axi_rdata[29]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[2]),
        .Q(s_axi_rdata[2]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[30]),
        .Q(s_axi_rdata[30]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[31]),
        .Q(s_axi_rdata[31]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[3]),
        .Q(s_axi_rdata[3]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[4]),
        .Q(s_axi_rdata[4]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[5]),
        .Q(s_axi_rdata[5]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[6]),
        .Q(s_axi_rdata[6]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[7]),
        .Q(s_axi_rdata[7]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[8]),
        .Q(s_axi_rdata[8]));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(p_1_in__0[9]),
        .Q(s_axi_rdata[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \gen_regs_wo_debug_wo_timeout.axi_rvalid_i_1 
       (.I0(rd_req),
        .I1(s_axi_rready),
        .I2(axi_rvalid),
        .O(axi_rvalid4_out));
  FDCE \gen_regs_wo_debug_wo_timeout.axi_rvalid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(axi_rvalid4_out),
        .Q(axi_rvalid));
  LUT6 #(
    .INIT(64'h0C00080000000800)) 
    \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(wr_req),
        .I2(axi_bvalid_reg_0),
        .I3(s_axi_wvalid),
        .I4(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .O(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2_n_0 ));
  FDCE \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1_n_0 ),
        .Q(\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0 ),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(data0),
        .O(\gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1_n_0 ));
  FDPE \gen_regs_wo_debug_wo_timeout.dphy_en_axi_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(data0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0 ),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_12_in),
        .O(\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2 
       (.I0(p_0_in[1]),
        .I1(s_axi_wvalid),
        .I2(axi_bvalid_reg_0),
        .I3(wr_req),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0 ));
  FDCE \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1_n_0 ),
        .Q(p_12_in));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi[8]_i_1 
       (.I0(p_0_in[0]),
        .I1(dphy_en_axi1),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(hs_settle_reg_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1 
       (.I0(p_0_in[1]),
        .I1(dphy_en_axi1),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1 
       (.I0(p_0_in[1]),
        .I1(dphy_en_axi1),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0 ),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi[8]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[3]),
        .I2(dphy_en_axi1),
        .I3(p_0_in[1]),
        .I4(p_0_in[4]),
        .I5(p_0_in[2]),
        .O(hs_settle_reg_ln3_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln3_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi[8]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(dphy_en_axi1),
        .I3(p_0_in[1]),
        .I4(p_0_in[4]),
        .I5(p_0_in[2]),
        .O(hs_settle_reg_ln4_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln4_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi[8]_i_1 
       (.I0(p_0_in[1]),
        .I1(dphy_en_axi1),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(hs_settle_reg_ln5_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln5_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi[8]_i_1 
       (.I0(p_0_in[1]),
        .I1(dphy_en_axi1),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(hs_settle_reg_ln6_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln6_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi[8]_i_1 
       (.I0(p_0_in[0]),
        .I1(dphy_en_axi1),
        .I2(p_0_in[1]),
        .I3(p_0_in[4]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(hs_settle_reg_ln7_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .D(s_axi_wdata[4]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[5]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(hs_settle_reg_ln7_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[28]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[2]),
        .I2(dphy_en_axi1),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .I5(p_0_in[0]),
        .O(idelay_fixed_tap1));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[28]_i_2 
       (.I0(s_axi_wvalid),
        .I1(axi_bvalid_reg_0),
        .I2(wr_req),
        .O(dphy_en_axi1));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[0] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[0] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[10] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[10]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[10] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[11] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[11]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[11] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[12] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[12]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[12] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[16] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[16]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[16] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[17] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[17]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[17] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[18] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[18]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[18] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[19] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[19]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[19] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[1] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[20] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[20]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[20] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[24]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[25] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[25]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[25] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[26] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[26]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[26] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[27] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[27]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[27] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[28] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[28]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[28] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[2] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[2] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[3] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[3]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[3] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[4] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[4]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[8] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[8] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[9] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap1),
        .D(s_axi_wdata[9]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[28]_i_1 
       (.I0(dphy_en_axi1),
        .I1(p_0_in[1]),
        .I2(p_0_in[4]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(idelay_fixed_tap2));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[0] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[0] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[10] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[10]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[10] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[11] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[11]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[11] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[12] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[12]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[12] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[16] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[16]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[16] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[17] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[17]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[17] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[18] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[18]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[18] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[19] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[19]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[19] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[1] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[1]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[20] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[20]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[20] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[24] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[24]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[25] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[25]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[25] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[26] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[26]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[26] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[27] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[27]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[27] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[28] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[28]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[28] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[2] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[2] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[3] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[3]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[3] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[4] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[4]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[4] ));
  FDCE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[8] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[8] ));
  FDPE \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[9] 
       (.C(s_axi_aclk),
        .CE(idelay_fixed_tap2),
        .D(s_axi_wdata[9]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \gen_regs_wo_debug_wo_timeout.init_value_axi[31]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(dphy_en_axi1),
        .I4(p_0_in[3]),
        .I5(p_0_in[0]),
        .O(init_value_axi));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[0] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[0]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0] ));
  FDPE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[10] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .D(s_axi_wdata[10]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[11] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[11]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[12] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[12]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[13] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[13]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[14] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[14]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14] ));
  FDPE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .D(s_axi_wdata[15]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15] ));
  FDPE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[16] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .D(s_axi_wdata[16]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[17]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[18] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[18]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[19]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[1] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[1]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[20] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[20]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[21] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[21]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[22] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[22]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[23] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[23]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[24] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[24]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[25] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[25]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[26]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[27] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[27]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[28]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[29] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[29]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[2] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[2]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[30] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[30]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[31] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[31]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[3] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[3]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[4] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[4]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4] ));
  FDPE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[5] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .D(s_axi_wdata[5]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[6] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[6]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6] ));
  FDPE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[7] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .D(s_axi_wdata[7]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7] ));
  FDCE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[8] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .CLR(mode_sync_n_2),
        .D(s_axi_wdata[8]),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8] ));
  FDPE \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[9] 
       (.C(s_axi_aclk),
        .CE(init_value_axi),
        .D(s_axi_wdata[9]),
        .PRE(mode_sync_n_2),
        .Q(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9] ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized3_20 hs_abort_sync
       (.SR(mode_sync_n_2),
        .dl_status_reg({dl_status_reg[4],dl_status_reg[1]}),
        .s_axi_aclk(s_axi_aclk));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized8_21 hs_rx_timeout_div4clk_sync
       (.rx_div4_clk(rx_div4_clk));
  LUT6 #(
    .INIT(64'hBDA9EBEB28286A42)) 
    \hs_settle_reg_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_axi_r1[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ),
        .I2(\hs_settle_reg_axi_r1[2]_i_1_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1] ),
        .I5(\hs_settle_reg_axi_r1[1]_i_1_n_0 ),
        .O(\hs_settle_reg_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_axi_r1[2]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEB7EA12AAB7A8128)) 
    \hs_settle_reg_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_axi_r1[1]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ),
        .I2(\hs_settle_reg_axi_r1[2]_i_3_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .I4(\hs_settle_reg_axi_r1[2]_i_1_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1] ),
        .O(\hs_settle_reg_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5AA596A9A95A6A96)) 
    \hs_settle_reg_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h52B0F6BD4290F2B5)) 
    \hs_settle_reg_axi_r1[2]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_axi_r1[2]_i_2_n_0 ),
        .I3(\hs_settle_reg_axi_r1[4]_i_1_n_0 ),
        .I4(\hs_settle_reg_axi_r1[2]_i_3_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_axi_r1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_axi_r1[2]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_axi_r1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r1[0]));
  FDPE \hs_settle_reg_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_axi_r1[1]));
  FDCE \hs_settle_reg_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r1[2]));
  FDCE \hs_settle_reg_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r1[3]));
  FDPE \hs_settle_reg_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_axi_r1[4]));
  FDCE \hs_settle_reg_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r1[5]));
  FDCE \hs_settle_reg_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r1[6]));
  FDPE \hs_settle_reg_axi_r1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_axi_r1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_axi_r1[0]),
        .O(hs_settle_reg_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_axi_r1[0]),
        .I1(hs_settle_reg_axi_r1[1]),
        .O(\hs_settle_reg_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_axi_r1[1]),
        .I1(hs_settle_reg_axi_r1[0]),
        .I2(hs_settle_reg_axi_r1[2]),
        .O(hs_settle_reg_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_axi_r1[0]),
        .I1(hs_settle_reg_axi_r1[1]),
        .I2(hs_settle_reg_axi_r1[2]),
        .I3(hs_settle_reg_axi_r1[3]),
        .O(\hs_settle_reg_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_axi_r1[3]),
        .I1(hs_settle_reg_axi_r1[2]),
        .I2(hs_settle_reg_axi_r1[1]),
        .I3(hs_settle_reg_axi_r1[0]),
        .I4(hs_settle_reg_axi_r1[4]),
        .O(\hs_settle_reg_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_axi_r1[4]),
        .I1(hs_settle_reg_axi_r1[0]),
        .I2(hs_settle_reg_axi_r1[1]),
        .I3(hs_settle_reg_axi_r1[2]),
        .I4(hs_settle_reg_axi_r1[3]),
        .I5(hs_settle_reg_axi_r1[5]),
        .O(\hs_settle_reg_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_axi_r1[6]),
        .O(\hs_settle_reg_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_axi_r1[6]),
        .I1(\hs_settle_reg_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_axi_r1[6]),
        .I1(\hs_settle_reg_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_axi_r1[4]),
        .I1(hs_settle_reg_axi_r1[0]),
        .I2(hs_settle_reg_axi_r1[1]),
        .I3(hs_settle_reg_axi_r1[2]),
        .I4(hs_settle_reg_axi_r1[3]),
        .I5(hs_settle_reg_axi_r1[5]),
        .O(\hs_settle_reg_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_axi_r20[0]),
        .Q(hs_settle_reg_axi_r2[0]));
  FDPE \hs_settle_reg_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_axi_r2[1]));
  FDCE \hs_settle_reg_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_axi_r20[2]),
        .Q(hs_settle_reg_axi_r2[2]));
  FDCE \hs_settle_reg_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r2[3]));
  FDPE \hs_settle_reg_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_axi_r2[4]));
  FDCE \hs_settle_reg_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r2[5]));
  FDCE \hs_settle_reg_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r2[6]));
  FDPE \hs_settle_reg_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_axi_r2[7]));
  FDCE \hs_settle_reg_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_axi_r2[8]));
  LUT6 #(
    .INIT(64'hF7A7F7869E101A10)) 
    \hs_settle_reg_ln1_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_ln1_axi_r1[2]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ),
        .I3(\hs_settle_reg_ln1_axi_r1[1]_i_1_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0] ),
        .I5(\hs_settle_reg_ln1_axi_r1[0]_i_2_n_0 ),
        .O(\hs_settle_reg_ln1_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \hs_settle_reg_ln1_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln1_axi_r1[3]_i_1_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln1_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h27BABA1B27A2A21B)) 
    \hs_settle_reg_ln1_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln1_axi_r1[1]_i_2_n_0 ),
        .I1(\hs_settle_reg_ln1_axi_r1[2]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ),
        .I3(\hs_settle_reg_ln1_axi_r1[3]_i_1_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1] ),
        .O(\hs_settle_reg_ln1_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6D3C92C3B6D3492C)) 
    \hs_settle_reg_ln1_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln1_axi_r1[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln1_axi_r1[2]_i_1 
       (.I0(\hs_settle_reg_ln1_axi_r1[2]_i_2_n_0 ),
        .O(\hs_settle_reg_ln1_axi_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4E4E155715578D8D)) 
    \hs_settle_reg_ln1_axi_r1[2]_i_2 
       (.I0(\hs_settle_reg_ln1_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln1_axi_r1[3]_i_1_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ),
        .I5(\hs_settle_reg_ln1_axi_r1[4]_i_1_n_0 ),
        .O(\hs_settle_reg_ln1_axi_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hA6DB5924)) 
    \hs_settle_reg_ln1_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln1_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3793C9EC361381C8)) 
    \hs_settle_reg_ln1_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln1_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h3CB63492)) 
    \hs_settle_reg_ln1_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln1_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln1_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln1_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln1_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln1_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln1_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r1[0]));
  FDPE \hs_settle_reg_ln1_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln1_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln1_axi_r1[1]));
  FDCE \hs_settle_reg_ln1_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r1[2]));
  FDCE \hs_settle_reg_ln1_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r1[3]));
  FDPE \hs_settle_reg_ln1_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln1_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln1_axi_r1[4]));
  FDCE \hs_settle_reg_ln1_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r1[5]));
  FDCE \hs_settle_reg_ln1_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln1_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[0]),
        .O(hs_settle_reg_ln1_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln1_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[0]),
        .I1(hs_settle_reg_ln1_axi_r1[1]),
        .O(\hs_settle_reg_ln1_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln1_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[1]),
        .I1(hs_settle_reg_ln1_axi_r1[0]),
        .I2(hs_settle_reg_ln1_axi_r1[2]),
        .O(hs_settle_reg_ln1_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln1_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[0]),
        .I1(hs_settle_reg_ln1_axi_r1[1]),
        .I2(hs_settle_reg_ln1_axi_r1[2]),
        .I3(hs_settle_reg_ln1_axi_r1[3]),
        .O(\hs_settle_reg_ln1_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln1_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[3]),
        .I1(hs_settle_reg_ln1_axi_r1[2]),
        .I2(hs_settle_reg_ln1_axi_r1[1]),
        .I3(hs_settle_reg_ln1_axi_r1[0]),
        .I4(hs_settle_reg_ln1_axi_r1[4]),
        .O(\hs_settle_reg_ln1_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln1_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[4]),
        .I1(hs_settle_reg_ln1_axi_r1[0]),
        .I2(hs_settle_reg_ln1_axi_r1[1]),
        .I3(hs_settle_reg_ln1_axi_r1[2]),
        .I4(hs_settle_reg_ln1_axi_r1[3]),
        .I5(hs_settle_reg_ln1_axi_r1[5]),
        .O(\hs_settle_reg_ln1_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln1_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln1_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln1_axi_r1[6]),
        .O(\hs_settle_reg_ln1_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln1_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[6]),
        .I1(\hs_settle_reg_ln1_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln1_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln1_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln1_axi_r1[6]),
        .I1(\hs_settle_reg_ln1_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln1_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln1_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln1_axi_r1[4]),
        .I1(hs_settle_reg_ln1_axi_r1[0]),
        .I2(hs_settle_reg_ln1_axi_r1[1]),
        .I3(hs_settle_reg_ln1_axi_r1[2]),
        .I4(hs_settle_reg_ln1_axi_r1[3]),
        .I5(hs_settle_reg_ln1_axi_r1[5]),
        .O(\hs_settle_reg_ln1_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln1_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln1_axi_r20[0]),
        .Q(hs_settle_reg_ln1_axi_r2[0]));
  FDPE \hs_settle_reg_ln1_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln1_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln1_axi_r2[1]));
  FDCE \hs_settle_reg_ln1_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln1_axi_r20[2]),
        .Q(hs_settle_reg_ln1_axi_r2[2]));
  FDCE \hs_settle_reg_ln1_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r2[3]));
  FDPE \hs_settle_reg_ln1_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln1_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln1_axi_r2[4]));
  FDCE \hs_settle_reg_ln1_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r2[5]));
  FDCE \hs_settle_reg_ln1_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r2[6]));
  FDPE \hs_settle_reg_ln1_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln1_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln1_axi_r2[7]));
  FDCE \hs_settle_reg_ln1_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln1_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln1_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4 hs_settle_reg_ln1_sync
       (.Q(hs_settle_reg_ln1_axi_r2),
        .core_clk(core_clk),
        .\s_level_out_bus_d3_reg[8]_0 (\s_level_out_bus_d3_reg[8] ),
        .\s_level_out_bus_d5_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'hEABB77EAA81122A8)) 
    \hs_settle_reg_ln2_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_ln2_axi_r1[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0] ),
        .I3(\hs_settle_reg_ln2_axi_r1[2]_i_2_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ),
        .I5(\hs_settle_reg_ln2_axi_r1[1]_i_1_n_0 ),
        .O(\hs_settle_reg_ln2_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_ln2_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln2_axi_r1[1]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln2_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h99B2DDFF0044B266)) 
    \hs_settle_reg_ln2_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln2_axi_r1[1]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ),
        .I4(\hs_settle_reg_ln2_axi_r1[2]_i_2_n_0 ),
        .I5(\hs_settle_reg_ln2_axi_r1[1]_i_3_n_0 ),
        .O(\hs_settle_reg_ln2_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_ln2_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln2_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h793C86C39EC76138)) 
    \hs_settle_reg_ln2_axi_r1[1]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln2_axi_r1[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln2_axi_r1[2]_i_1 
       (.I0(\hs_settle_reg_ln2_axi_r1[2]_i_2_n_0 ),
        .O(\hs_settle_reg_ln2_axi_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E451755175D8D8)) 
    \hs_settle_reg_ln2_axi_r1[2]_i_2 
       (.I0(\hs_settle_reg_ln2_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln2_axi_r1[1]_i_2_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .I5(\hs_settle_reg_ln2_axi_r1[4]_i_1_n_0 ),
        .O(\hs_settle_reg_ln2_axi_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_ln2_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln2_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_ln2_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln2_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_ln2_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln2_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln2_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln2_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln2_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln2_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln2_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r1[0]));
  FDPE \hs_settle_reg_ln2_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln2_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln2_axi_r1[1]));
  FDCE \hs_settle_reg_ln2_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r1[2]));
  FDCE \hs_settle_reg_ln2_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r1[3]));
  FDPE \hs_settle_reg_ln2_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln2_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln2_axi_r1[4]));
  FDCE \hs_settle_reg_ln2_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r1[5]));
  FDCE \hs_settle_reg_ln2_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln2_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[0]),
        .O(hs_settle_reg_ln2_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln2_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[0]),
        .I1(hs_settle_reg_ln2_axi_r1[1]),
        .O(\hs_settle_reg_ln2_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln2_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[1]),
        .I1(hs_settle_reg_ln2_axi_r1[0]),
        .I2(hs_settle_reg_ln2_axi_r1[2]),
        .O(hs_settle_reg_ln2_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln2_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[0]),
        .I1(hs_settle_reg_ln2_axi_r1[1]),
        .I2(hs_settle_reg_ln2_axi_r1[2]),
        .I3(hs_settle_reg_ln2_axi_r1[3]),
        .O(\hs_settle_reg_ln2_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln2_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[3]),
        .I1(hs_settle_reg_ln2_axi_r1[2]),
        .I2(hs_settle_reg_ln2_axi_r1[1]),
        .I3(hs_settle_reg_ln2_axi_r1[0]),
        .I4(hs_settle_reg_ln2_axi_r1[4]),
        .O(\hs_settle_reg_ln2_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln2_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[4]),
        .I1(hs_settle_reg_ln2_axi_r1[0]),
        .I2(hs_settle_reg_ln2_axi_r1[1]),
        .I3(hs_settle_reg_ln2_axi_r1[2]),
        .I4(hs_settle_reg_ln2_axi_r1[3]),
        .I5(hs_settle_reg_ln2_axi_r1[5]),
        .O(\hs_settle_reg_ln2_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln2_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln2_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln2_axi_r1[6]),
        .O(\hs_settle_reg_ln2_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln2_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[6]),
        .I1(\hs_settle_reg_ln2_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln2_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln2_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln2_axi_r1[6]),
        .I1(\hs_settle_reg_ln2_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln2_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln2_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln2_axi_r1[4]),
        .I1(hs_settle_reg_ln2_axi_r1[0]),
        .I2(hs_settle_reg_ln2_axi_r1[1]),
        .I3(hs_settle_reg_ln2_axi_r1[2]),
        .I4(hs_settle_reg_ln2_axi_r1[3]),
        .I5(hs_settle_reg_ln2_axi_r1[5]),
        .O(\hs_settle_reg_ln2_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln2_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln2_axi_r20[0]),
        .Q(hs_settle_reg_ln2_axi_r2[0]));
  FDPE \hs_settle_reg_ln2_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln2_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln2_axi_r2[1]));
  FDCE \hs_settle_reg_ln2_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln2_axi_r20[2]),
        .Q(hs_settle_reg_ln2_axi_r2[2]));
  FDCE \hs_settle_reg_ln2_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r2[3]));
  FDPE \hs_settle_reg_ln2_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln2_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln2_axi_r2[4]));
  FDCE \hs_settle_reg_ln2_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r2[5]));
  FDCE \hs_settle_reg_ln2_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r2[6]));
  FDPE \hs_settle_reg_ln2_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln2_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln2_axi_r2[7]));
  FDCE \hs_settle_reg_ln2_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln2_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln2_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_22 hs_settle_reg_ln2_sync
       (.Q(hs_settle_reg_ln2_axi_r2),
        .core_clk(core_clk),
        .in0(hs_settle_reg_ln2_w),
        .\s_level_out_bus_d6_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'h52B0F6BD4290F2B5)) 
    \hs_settle_reg_ln3_axi_r1[0]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1] ),
        .I2(\hs_settle_reg_ln3_axi_r1[0]_i_2_n_0 ),
        .I3(\hs_settle_reg_ln3_axi_r1[2]_i_1_n_0 ),
        .I4(\hs_settle_reg_ln3_axi_r1[1]_i_2_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0] ),
        .O(\hs_settle_reg_ln3_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_ln3_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln3_axi_r1[2]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln3_axi_r1[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln3_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln3_axi_r1[1]_i_2_n_0 ),
        .O(\hs_settle_reg_ln3_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2200664D4D99FFBB)) 
    \hs_settle_reg_ln3_axi_r1[1]_i_2 
       (.I0(\hs_settle_reg_ln3_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ),
        .I4(\hs_settle_reg_ln3_axi_r1[2]_i_1_n_0 ),
        .I5(\hs_settle_reg_ln3_axi_r1[1]_i_3_n_0 ),
        .O(\hs_settle_reg_ln3_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h793C86C39EC76138)) 
    \hs_settle_reg_ln3_axi_r1[1]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln3_axi_r1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h52B0F6BD4290F2B5)) 
    \hs_settle_reg_ln3_axi_r1[2]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln3_axi_r1[2]_i_2_n_0 ),
        .I3(\hs_settle_reg_ln3_axi_r1[4]_i_1_n_0 ),
        .I4(\hs_settle_reg_ln3_axi_r1[2]_i_3_n_0 ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln3_axi_r1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_ln3_axi_r1[2]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln3_axi_r1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_ln3_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln3_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_ln3_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln3_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_ln3_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln3_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln3_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln3_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln3_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln3_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln3_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r1[0]));
  FDPE \hs_settle_reg_ln3_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln3_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln3_axi_r1[1]));
  FDCE \hs_settle_reg_ln3_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r1[2]));
  FDCE \hs_settle_reg_ln3_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r1[3]));
  FDPE \hs_settle_reg_ln3_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln3_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln3_axi_r1[4]));
  FDCE \hs_settle_reg_ln3_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r1[5]));
  FDCE \hs_settle_reg_ln3_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln3_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[0]),
        .O(hs_settle_reg_ln3_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln3_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[0]),
        .I1(hs_settle_reg_ln3_axi_r1[1]),
        .O(\hs_settle_reg_ln3_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln3_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[1]),
        .I1(hs_settle_reg_ln3_axi_r1[0]),
        .I2(hs_settle_reg_ln3_axi_r1[2]),
        .O(hs_settle_reg_ln3_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln3_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[0]),
        .I1(hs_settle_reg_ln3_axi_r1[1]),
        .I2(hs_settle_reg_ln3_axi_r1[2]),
        .I3(hs_settle_reg_ln3_axi_r1[3]),
        .O(\hs_settle_reg_ln3_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln3_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[3]),
        .I1(hs_settle_reg_ln3_axi_r1[2]),
        .I2(hs_settle_reg_ln3_axi_r1[1]),
        .I3(hs_settle_reg_ln3_axi_r1[0]),
        .I4(hs_settle_reg_ln3_axi_r1[4]),
        .O(\hs_settle_reg_ln3_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln3_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[4]),
        .I1(hs_settle_reg_ln3_axi_r1[0]),
        .I2(hs_settle_reg_ln3_axi_r1[1]),
        .I3(hs_settle_reg_ln3_axi_r1[2]),
        .I4(hs_settle_reg_ln3_axi_r1[3]),
        .I5(hs_settle_reg_ln3_axi_r1[5]),
        .O(\hs_settle_reg_ln3_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln3_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln3_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln3_axi_r1[6]),
        .O(\hs_settle_reg_ln3_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln3_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[6]),
        .I1(\hs_settle_reg_ln3_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln3_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln3_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln3_axi_r1[6]),
        .I1(\hs_settle_reg_ln3_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln3_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln3_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln3_axi_r1[4]),
        .I1(hs_settle_reg_ln3_axi_r1[0]),
        .I2(hs_settle_reg_ln3_axi_r1[1]),
        .I3(hs_settle_reg_ln3_axi_r1[2]),
        .I4(hs_settle_reg_ln3_axi_r1[3]),
        .I5(hs_settle_reg_ln3_axi_r1[5]),
        .O(\hs_settle_reg_ln3_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln3_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln3_axi_r20[0]),
        .Q(hs_settle_reg_ln3_axi_r2[0]));
  FDPE \hs_settle_reg_ln3_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln3_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln3_axi_r2[1]));
  FDCE \hs_settle_reg_ln3_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln3_axi_r20[2]),
        .Q(hs_settle_reg_ln3_axi_r2[2]));
  FDCE \hs_settle_reg_ln3_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r2[3]));
  FDPE \hs_settle_reg_ln3_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln3_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln3_axi_r2[4]));
  FDCE \hs_settle_reg_ln3_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r2[5]));
  FDCE \hs_settle_reg_ln3_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r2[6]));
  FDPE \hs_settle_reg_ln3_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln3_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln3_axi_r2[7]));
  FDCE \hs_settle_reg_ln3_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln3_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln3_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_23 hs_settle_reg_ln3_sync
       (.Q(hs_settle_reg_ln3_axi_r2),
        .core_clk(core_clk),
        .in0(hs_settle_reg_ln3_w),
        .\s_level_out_bus_d5_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'hEABB77EAA81122A8)) 
    \hs_settle_reg_ln4_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_ln4_axi_r1[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0] ),
        .I3(\hs_settle_reg_ln4_axi_r1[2]_i_2_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ),
        .I5(\hs_settle_reg_ln4_axi_r1[1]_i_1_n_0 ),
        .O(\hs_settle_reg_ln4_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_ln4_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln4_axi_r1[1]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln4_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h99B2DDFF0044B266)) 
    \hs_settle_reg_ln4_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln4_axi_r1[1]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ),
        .I4(\hs_settle_reg_ln4_axi_r1[2]_i_2_n_0 ),
        .I5(\hs_settle_reg_ln4_axi_r1[1]_i_3_n_0 ),
        .O(\hs_settle_reg_ln4_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_ln4_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln4_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h793C86C39EC76138)) 
    \hs_settle_reg_ln4_axi_r1[1]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln4_axi_r1[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln4_axi_r1[2]_i_1 
       (.I0(\hs_settle_reg_ln4_axi_r1[2]_i_2_n_0 ),
        .O(\hs_settle_reg_ln4_axi_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E451755175D8D8)) 
    \hs_settle_reg_ln4_axi_r1[2]_i_2 
       (.I0(\hs_settle_reg_ln4_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln4_axi_r1[1]_i_2_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .I5(\hs_settle_reg_ln4_axi_r1[4]_i_1_n_0 ),
        .O(\hs_settle_reg_ln4_axi_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_ln4_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln4_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_ln4_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln4_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_ln4_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln4_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln4_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln4_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln4_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln4_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln4_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r1[0]));
  FDPE \hs_settle_reg_ln4_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln4_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln4_axi_r1[1]));
  FDCE \hs_settle_reg_ln4_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r1[2]));
  FDCE \hs_settle_reg_ln4_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r1[3]));
  FDPE \hs_settle_reg_ln4_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln4_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln4_axi_r1[4]));
  FDCE \hs_settle_reg_ln4_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r1[5]));
  FDCE \hs_settle_reg_ln4_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln4_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[0]),
        .O(hs_settle_reg_ln4_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln4_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[0]),
        .I1(hs_settle_reg_ln4_axi_r1[1]),
        .O(\hs_settle_reg_ln4_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln4_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[1]),
        .I1(hs_settle_reg_ln4_axi_r1[0]),
        .I2(hs_settle_reg_ln4_axi_r1[2]),
        .O(hs_settle_reg_ln4_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln4_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[0]),
        .I1(hs_settle_reg_ln4_axi_r1[1]),
        .I2(hs_settle_reg_ln4_axi_r1[2]),
        .I3(hs_settle_reg_ln4_axi_r1[3]),
        .O(\hs_settle_reg_ln4_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln4_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[3]),
        .I1(hs_settle_reg_ln4_axi_r1[2]),
        .I2(hs_settle_reg_ln4_axi_r1[1]),
        .I3(hs_settle_reg_ln4_axi_r1[0]),
        .I4(hs_settle_reg_ln4_axi_r1[4]),
        .O(\hs_settle_reg_ln4_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln4_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[4]),
        .I1(hs_settle_reg_ln4_axi_r1[0]),
        .I2(hs_settle_reg_ln4_axi_r1[1]),
        .I3(hs_settle_reg_ln4_axi_r1[2]),
        .I4(hs_settle_reg_ln4_axi_r1[3]),
        .I5(hs_settle_reg_ln4_axi_r1[5]),
        .O(\hs_settle_reg_ln4_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln4_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln4_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln4_axi_r1[6]),
        .O(\hs_settle_reg_ln4_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln4_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[6]),
        .I1(\hs_settle_reg_ln4_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln4_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln4_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln4_axi_r1[6]),
        .I1(\hs_settle_reg_ln4_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln4_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln4_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln4_axi_r1[4]),
        .I1(hs_settle_reg_ln4_axi_r1[0]),
        .I2(hs_settle_reg_ln4_axi_r1[1]),
        .I3(hs_settle_reg_ln4_axi_r1[2]),
        .I4(hs_settle_reg_ln4_axi_r1[3]),
        .I5(hs_settle_reg_ln4_axi_r1[5]),
        .O(\hs_settle_reg_ln4_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln4_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln4_axi_r20[0]),
        .Q(hs_settle_reg_ln4_axi_r2[0]));
  FDPE \hs_settle_reg_ln4_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln4_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln4_axi_r2[1]));
  FDCE \hs_settle_reg_ln4_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln4_axi_r20[2]),
        .Q(hs_settle_reg_ln4_axi_r2[2]));
  FDCE \hs_settle_reg_ln4_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r2[3]));
  FDPE \hs_settle_reg_ln4_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln4_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln4_axi_r2[4]));
  FDCE \hs_settle_reg_ln4_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r2[5]));
  FDCE \hs_settle_reg_ln4_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r2[6]));
  FDPE \hs_settle_reg_ln4_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln4_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln4_axi_r2[7]));
  FDCE \hs_settle_reg_ln4_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln4_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln4_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_24 hs_settle_reg_ln4_sync
       (.Q(hs_settle_reg_ln4_axi_r2),
        .core_clk(core_clk),
        .in0(hs_settle_reg_ln4_w),
        .\s_level_out_bus_d6_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'hEABB77EAA81122A8)) 
    \hs_settle_reg_ln5_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_ln5_axi_r1[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0] ),
        .I3(\hs_settle_reg_ln5_axi_r1[2]_i_2_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ),
        .I5(\hs_settle_reg_ln5_axi_r1[1]_i_1_n_0 ),
        .O(\hs_settle_reg_ln5_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_ln5_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln5_axi_r1[1]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln5_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h99B2DDFF0044B266)) 
    \hs_settle_reg_ln5_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln5_axi_r1[1]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ),
        .I4(\hs_settle_reg_ln5_axi_r1[2]_i_2_n_0 ),
        .I5(\hs_settle_reg_ln5_axi_r1[1]_i_3_n_0 ),
        .O(\hs_settle_reg_ln5_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_ln5_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln5_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h793C86C39EC76138)) 
    \hs_settle_reg_ln5_axi_r1[1]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln5_axi_r1[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln5_axi_r1[2]_i_1 
       (.I0(\hs_settle_reg_ln5_axi_r1[2]_i_2_n_0 ),
        .O(\hs_settle_reg_ln5_axi_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E451755175D8D8)) 
    \hs_settle_reg_ln5_axi_r1[2]_i_2 
       (.I0(\hs_settle_reg_ln5_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln5_axi_r1[1]_i_2_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .I5(\hs_settle_reg_ln5_axi_r1[4]_i_1_n_0 ),
        .O(\hs_settle_reg_ln5_axi_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_ln5_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln5_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_ln5_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln5_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_ln5_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln5_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln5_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln5_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln5_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln5_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln5_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r1[0]));
  FDPE \hs_settle_reg_ln5_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln5_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln5_axi_r1[1]));
  FDCE \hs_settle_reg_ln5_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r1[2]));
  FDCE \hs_settle_reg_ln5_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r1[3]));
  FDPE \hs_settle_reg_ln5_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln5_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln5_axi_r1[4]));
  FDCE \hs_settle_reg_ln5_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r1[5]));
  FDCE \hs_settle_reg_ln5_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln5_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[0]),
        .O(hs_settle_reg_ln5_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln5_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[0]),
        .I1(hs_settle_reg_ln5_axi_r1[1]),
        .O(\hs_settle_reg_ln5_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln5_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[1]),
        .I1(hs_settle_reg_ln5_axi_r1[0]),
        .I2(hs_settle_reg_ln5_axi_r1[2]),
        .O(hs_settle_reg_ln5_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln5_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[0]),
        .I1(hs_settle_reg_ln5_axi_r1[1]),
        .I2(hs_settle_reg_ln5_axi_r1[2]),
        .I3(hs_settle_reg_ln5_axi_r1[3]),
        .O(\hs_settle_reg_ln5_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln5_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[3]),
        .I1(hs_settle_reg_ln5_axi_r1[2]),
        .I2(hs_settle_reg_ln5_axi_r1[1]),
        .I3(hs_settle_reg_ln5_axi_r1[0]),
        .I4(hs_settle_reg_ln5_axi_r1[4]),
        .O(\hs_settle_reg_ln5_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln5_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[4]),
        .I1(hs_settle_reg_ln5_axi_r1[0]),
        .I2(hs_settle_reg_ln5_axi_r1[1]),
        .I3(hs_settle_reg_ln5_axi_r1[2]),
        .I4(hs_settle_reg_ln5_axi_r1[3]),
        .I5(hs_settle_reg_ln5_axi_r1[5]),
        .O(\hs_settle_reg_ln5_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln5_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln5_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln5_axi_r1[6]),
        .O(\hs_settle_reg_ln5_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln5_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[6]),
        .I1(\hs_settle_reg_ln5_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln5_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln5_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln5_axi_r1[6]),
        .I1(\hs_settle_reg_ln5_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln5_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln5_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln5_axi_r1[4]),
        .I1(hs_settle_reg_ln5_axi_r1[0]),
        .I2(hs_settle_reg_ln5_axi_r1[1]),
        .I3(hs_settle_reg_ln5_axi_r1[2]),
        .I4(hs_settle_reg_ln5_axi_r1[3]),
        .I5(hs_settle_reg_ln5_axi_r1[5]),
        .O(\hs_settle_reg_ln5_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln5_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln5_axi_r20[0]),
        .Q(hs_settle_reg_ln5_axi_r2[0]));
  FDPE \hs_settle_reg_ln5_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln5_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln5_axi_r2[1]));
  FDCE \hs_settle_reg_ln5_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln5_axi_r20[2]),
        .Q(hs_settle_reg_ln5_axi_r2[2]));
  FDCE \hs_settle_reg_ln5_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r2[3]));
  FDPE \hs_settle_reg_ln5_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln5_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln5_axi_r2[4]));
  FDCE \hs_settle_reg_ln5_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r2[5]));
  FDCE \hs_settle_reg_ln5_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r2[6]));
  FDPE \hs_settle_reg_ln5_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln5_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln5_axi_r2[7]));
  FDCE \hs_settle_reg_ln5_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln5_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln5_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_25 hs_settle_reg_ln5_sync
       (.Q(hs_settle_reg_ln5_axi_r2),
        .core_clk(core_clk),
        .in0(hs_settle_reg_ln5_w),
        .\s_level_out_bus_d5_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'hEABB77EAA81122A8)) 
    \hs_settle_reg_ln6_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_ln6_axi_r1[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0] ),
        .I3(\hs_settle_reg_ln6_axi_r1[2]_i_2_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ),
        .I5(\hs_settle_reg_ln6_axi_r1[1]_i_1_n_0 ),
        .O(\hs_settle_reg_ln6_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_ln6_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln6_axi_r1[1]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln6_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h99B2DDFF0044B266)) 
    \hs_settle_reg_ln6_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln6_axi_r1[1]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ),
        .I4(\hs_settle_reg_ln6_axi_r1[2]_i_2_n_0 ),
        .I5(\hs_settle_reg_ln6_axi_r1[1]_i_3_n_0 ),
        .O(\hs_settle_reg_ln6_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_ln6_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln6_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h793C86C39EC76138)) 
    \hs_settle_reg_ln6_axi_r1[1]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln6_axi_r1[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln6_axi_r1[2]_i_1 
       (.I0(\hs_settle_reg_ln6_axi_r1[2]_i_2_n_0 ),
        .O(\hs_settle_reg_ln6_axi_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E451755175D8D8)) 
    \hs_settle_reg_ln6_axi_r1[2]_i_2 
       (.I0(\hs_settle_reg_ln6_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln6_axi_r1[1]_i_2_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .I5(\hs_settle_reg_ln6_axi_r1[4]_i_1_n_0 ),
        .O(\hs_settle_reg_ln6_axi_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_ln6_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln6_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_ln6_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln6_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_ln6_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln6_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln6_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln6_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln6_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln6_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln6_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r1[0]));
  FDPE \hs_settle_reg_ln6_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln6_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln6_axi_r1[1]));
  FDCE \hs_settle_reg_ln6_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r1[2]));
  FDCE \hs_settle_reg_ln6_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r1[3]));
  FDPE \hs_settle_reg_ln6_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln6_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln6_axi_r1[4]));
  FDCE \hs_settle_reg_ln6_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r1[5]));
  FDCE \hs_settle_reg_ln6_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln6_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[0]),
        .O(hs_settle_reg_ln6_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln6_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[0]),
        .I1(hs_settle_reg_ln6_axi_r1[1]),
        .O(\hs_settle_reg_ln6_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln6_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[1]),
        .I1(hs_settle_reg_ln6_axi_r1[0]),
        .I2(hs_settle_reg_ln6_axi_r1[2]),
        .O(hs_settle_reg_ln6_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln6_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[0]),
        .I1(hs_settle_reg_ln6_axi_r1[1]),
        .I2(hs_settle_reg_ln6_axi_r1[2]),
        .I3(hs_settle_reg_ln6_axi_r1[3]),
        .O(\hs_settle_reg_ln6_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln6_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[3]),
        .I1(hs_settle_reg_ln6_axi_r1[2]),
        .I2(hs_settle_reg_ln6_axi_r1[1]),
        .I3(hs_settle_reg_ln6_axi_r1[0]),
        .I4(hs_settle_reg_ln6_axi_r1[4]),
        .O(\hs_settle_reg_ln6_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln6_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[4]),
        .I1(hs_settle_reg_ln6_axi_r1[0]),
        .I2(hs_settle_reg_ln6_axi_r1[1]),
        .I3(hs_settle_reg_ln6_axi_r1[2]),
        .I4(hs_settle_reg_ln6_axi_r1[3]),
        .I5(hs_settle_reg_ln6_axi_r1[5]),
        .O(\hs_settle_reg_ln6_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln6_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln6_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln6_axi_r1[6]),
        .O(\hs_settle_reg_ln6_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln6_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[6]),
        .I1(\hs_settle_reg_ln6_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln6_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln6_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln6_axi_r1[6]),
        .I1(\hs_settle_reg_ln6_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln6_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln6_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln6_axi_r1[4]),
        .I1(hs_settle_reg_ln6_axi_r1[0]),
        .I2(hs_settle_reg_ln6_axi_r1[1]),
        .I3(hs_settle_reg_ln6_axi_r1[2]),
        .I4(hs_settle_reg_ln6_axi_r1[3]),
        .I5(hs_settle_reg_ln6_axi_r1[5]),
        .O(\hs_settle_reg_ln6_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln6_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln6_axi_r20[0]),
        .Q(hs_settle_reg_ln6_axi_r2[0]));
  FDPE \hs_settle_reg_ln6_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln6_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln6_axi_r2[1]));
  FDCE \hs_settle_reg_ln6_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln6_axi_r20[2]),
        .Q(hs_settle_reg_ln6_axi_r2[2]));
  FDCE \hs_settle_reg_ln6_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r2[3]));
  FDPE \hs_settle_reg_ln6_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln6_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln6_axi_r2[4]));
  FDCE \hs_settle_reg_ln6_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r2[5]));
  FDCE \hs_settle_reg_ln6_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r2[6]));
  FDPE \hs_settle_reg_ln6_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln6_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln6_axi_r2[7]));
  FDCE \hs_settle_reg_ln6_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln6_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln6_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_26 hs_settle_reg_ln6_sync
       (.Q(hs_settle_reg_ln6_axi_r2),
        .core_clk(core_clk),
        .in0(hs_settle_reg_ln6_w),
        .\s_level_out_bus_d6_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  LUT6 #(
    .INIT(64'hEABB77EAA81122A8)) 
    \hs_settle_reg_ln7_axi_r1[0]_i_1 
       (.I0(\hs_settle_reg_ln7_axi_r1[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0] ),
        .I3(\hs_settle_reg_ln7_axi_r1[2]_i_2_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ),
        .I5(\hs_settle_reg_ln7_axi_r1[1]_i_1_n_0 ),
        .O(\hs_settle_reg_ln7_axi_r1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \hs_settle_reg_ln7_axi_r1[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .I1(\hs_settle_reg_ln7_axi_r1[1]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ),
        .O(\hs_settle_reg_ln7_axi_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA271BBAA2271BA2)) 
    \hs_settle_reg_ln7_axi_r1[1]_i_1 
       (.I0(\hs_settle_reg_ln7_axi_r1[1]_i_2_n_0 ),
        .I1(\hs_settle_reg_ln7_axi_r1[2]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ),
        .I3(\hs_settle_reg_ln7_axi_r1[1]_i_3_n_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1] ),
        .O(\hs_settle_reg_ln7_axi_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5AA596A9A95A6A96)) 
    \hs_settle_reg_ln7_axi_r1[1]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln7_axi_r1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1C770F10F1CC70F)) 
    \hs_settle_reg_ln7_axi_r1[1]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln7_axi_r1[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln7_axi_r1[2]_i_1 
       (.I0(\hs_settle_reg_ln7_axi_r1[2]_i_2_n_0 ),
        .O(\hs_settle_reg_ln7_axi_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E451755175D8D8)) 
    \hs_settle_reg_ln7_axi_r1[2]_i_2 
       (.I0(\hs_settle_reg_ln7_axi_r1[2]_i_3_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .I2(\hs_settle_reg_ln7_axi_r1[1]_i_3_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .I5(\hs_settle_reg_ln7_axi_r1[4]_i_1_n_0 ),
        .O(\hs_settle_reg_ln7_axi_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hDB65249A)) 
    \hs_settle_reg_ln7_axi_r1[2]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln7_axi_r1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65BA5DA645A25924)) 
    \hs_settle_reg_ln7_axi_r1[3]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .I5(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3] ),
        .O(\hs_settle_reg_ln7_axi_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h3C9E1C86)) 
    \hs_settle_reg_ln7_axi_r1[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .I4(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4] ),
        .O(\hs_settle_reg_ln7_axi_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA624)) 
    \hs_settle_reg_ln7_axi_r1[5]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I3(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5] ),
        .O(\hs_settle_reg_ln7_axi_r1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hs_settle_reg_ln7_axi_r1[6]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8] ),
        .I1(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .I2(\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7] ),
        .O(\hs_settle_reg_ln7_axi_r1[6]_i_1_n_0 ));
  FDCE \hs_settle_reg_ln7_axi_r1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r1[0]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r1[0]));
  FDPE \hs_settle_reg_ln7_axi_r1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln7_axi_r1[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln7_axi_r1[1]));
  FDCE \hs_settle_reg_ln7_axi_r1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r1[2]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r1[2]));
  FDCE \hs_settle_reg_ln7_axi_r1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r1[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r1[3]));
  FDPE \hs_settle_reg_ln7_axi_r1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln7_axi_r1[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln7_axi_r1[4]));
  FDCE \hs_settle_reg_ln7_axi_r1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r1[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r1[5]));
  FDCE \hs_settle_reg_ln7_axi_r1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r1[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_settle_reg_ln7_axi_r2[0]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[0]),
        .O(hs_settle_reg_ln7_axi_r20[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln7_axi_r2[1]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[0]),
        .I1(hs_settle_reg_ln7_axi_r1[1]),
        .O(\hs_settle_reg_ln7_axi_r2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \hs_settle_reg_ln7_axi_r2[2]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[1]),
        .I1(hs_settle_reg_ln7_axi_r1[0]),
        .I2(hs_settle_reg_ln7_axi_r1[2]),
        .O(hs_settle_reg_ln7_axi_r20[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    \hs_settle_reg_ln7_axi_r2[3]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[0]),
        .I1(hs_settle_reg_ln7_axi_r1[1]),
        .I2(hs_settle_reg_ln7_axi_r1[2]),
        .I3(hs_settle_reg_ln7_axi_r1[3]),
        .O(\hs_settle_reg_ln7_axi_r2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    \hs_settle_reg_ln7_axi_r2[4]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[3]),
        .I1(hs_settle_reg_ln7_axi_r1[2]),
        .I2(hs_settle_reg_ln7_axi_r1[1]),
        .I3(hs_settle_reg_ln7_axi_r1[0]),
        .I4(hs_settle_reg_ln7_axi_r1[4]),
        .O(\hs_settle_reg_ln7_axi_r2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    \hs_settle_reg_ln7_axi_r2[5]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[4]),
        .I1(hs_settle_reg_ln7_axi_r1[0]),
        .I2(hs_settle_reg_ln7_axi_r1[1]),
        .I3(hs_settle_reg_ln7_axi_r1[2]),
        .I4(hs_settle_reg_ln7_axi_r1[3]),
        .I5(hs_settle_reg_ln7_axi_r1[5]),
        .O(\hs_settle_reg_ln7_axi_r2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hs_settle_reg_ln7_axi_r2[6]_i_1 
       (.I0(\hs_settle_reg_ln7_axi_r2[8]_i_2_n_0 ),
        .I1(hs_settle_reg_ln7_axi_r1[6]),
        .O(\hs_settle_reg_ln7_axi_r2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \hs_settle_reg_ln7_axi_r2[7]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[6]),
        .I1(\hs_settle_reg_ln7_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln7_axi_r2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \hs_settle_reg_ln7_axi_r2[8]_i_1 
       (.I0(hs_settle_reg_ln7_axi_r1[6]),
        .I1(\hs_settle_reg_ln7_axi_r2[8]_i_2_n_0 ),
        .I2(hs_settle_reg_axi_r1[7]),
        .O(\hs_settle_reg_ln7_axi_r2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \hs_settle_reg_ln7_axi_r2[8]_i_2 
       (.I0(hs_settle_reg_ln7_axi_r1[4]),
        .I1(hs_settle_reg_ln7_axi_r1[0]),
        .I2(hs_settle_reg_ln7_axi_r1[1]),
        .I3(hs_settle_reg_ln7_axi_r1[2]),
        .I4(hs_settle_reg_ln7_axi_r1[3]),
        .I5(hs_settle_reg_ln7_axi_r1[5]),
        .O(\hs_settle_reg_ln7_axi_r2[8]_i_2_n_0 ));
  FDCE \hs_settle_reg_ln7_axi_r2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln7_axi_r20[0]),
        .Q(hs_settle_reg_ln7_axi_r2[0]));
  FDPE \hs_settle_reg_ln7_axi_r2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln7_axi_r2[1]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln7_axi_r2[1]));
  FDCE \hs_settle_reg_ln7_axi_r2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(hs_settle_reg_ln7_axi_r20[2]),
        .Q(hs_settle_reg_ln7_axi_r2[2]));
  FDCE \hs_settle_reg_ln7_axi_r2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r2[3]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r2[3]));
  FDPE \hs_settle_reg_ln7_axi_r2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln7_axi_r2[4]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln7_axi_r2[4]));
  FDCE \hs_settle_reg_ln7_axi_r2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r2[5]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r2[5]));
  FDCE \hs_settle_reg_ln7_axi_r2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r2[6]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r2[6]));
  FDPE \hs_settle_reg_ln7_axi_r2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\hs_settle_reg_ln7_axi_r2[7]_i_1_n_0 ),
        .PRE(mode_sync_n_2),
        .Q(hs_settle_reg_ln7_axi_r2[7]));
  FDCE \hs_settle_reg_ln7_axi_r2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(\hs_settle_reg_ln7_axi_r2[8]_i_1_n_0 ),
        .Q(hs_settle_reg_ln7_axi_r2[8]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_27 hs_settle_reg_ln7_sync
       (.Q(hs_settle_reg_ln7_axi_r2),
        .core_clk(core_clk),
        .in0(hs_settle_reg_ln7_w),
        .\s_level_out_bus_d5_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_28 hs_settle_reg_sync
       (.D(D),
        .Q(hs_settle_reg_axi_r2),
        .core_clk(core_clk),
        .\s_level_out_bus_d6_reg[0]_0 (\s_level_out_bus_d5_reg[0] ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized7 idelay_value_sync
       (.D({\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[28] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[27] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[26] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[25] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[20] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[19] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[18] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[17] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[16] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[12] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[11] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[10] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[9] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[8] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[4] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[3] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[2] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[1] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[0] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[28] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[27] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[26] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[25] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[20] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[19] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[18] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[17] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[16] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[12] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[11] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[10] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[9] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[8] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[4] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[3] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[2] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[1] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[0] }),
        .core_clk(core_clk),
        .\s_level_out_bus_d5_reg[0]_0 (\s_level_out_bus_d5_reg[0] ),
        .tap_val_dyn_out(tap_val_dyn_out));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__3 init_done_sync
       (.prmry_ack(NLW_init_done_sync_prmry_ack_UNCONNECTED),
        .prmry_aclk(1'b0),
        .prmry_in(s_level_out_d1_cdc_to_reg),
        .prmry_rst_n(1'b0),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(s_axi_aclk),
        .scndry_out(cl_init_done_axi),
        .scndry_rst_n(s_axi_aresetn),
        .scndry_vect_out(NLW_init_done_sync_scndry_vect_out_UNCONNECTED[1:0]));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized8_29 init_reg_sync
       (.Q({\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0] }),
        .core_clk(core_clk),
        .\s_level_out_bus_d3_reg[20]_0 (\s_level_out_bus_d3_reg[20] ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized5 mode_sync
       (.D(p_1_in__0[1:0]),
        .Q(sel0),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_0 ({\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[1] ,\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[0] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_1 ({\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1] ,\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0] }),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0] (\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] (\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2 (\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3 ({\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1] ,\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0] }),
        .rd_req(rd_req),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_level_out_bus_d1_cdc_to_reg[16]_0 ({dl_status_reg[0],dl_status_reg[3],cl_mode}));
  LUT4 #(
    .INIT(16'h0020)) 
    \rd_addr[6]_i_1 
       (.I0(s_axi_arvalid),
        .I1(wr_req),
        .I2(reset_released_r),
        .I3(rd_req),
        .O(rd_req0));
  FDCE \rd_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_req0),
        .CLR(mode_sync_n_2),
        .D(s_axi_araddr[0]),
        .Q(sel0[0]));
  FDCE \rd_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_req0),
        .CLR(mode_sync_n_2),
        .D(s_axi_araddr[1]),
        .Q(sel0[1]));
  FDCE \rd_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(rd_req0),
        .CLR(mode_sync_n_2),
        .D(s_axi_araddr[2]),
        .Q(sel0[2]));
  FDCE \rd_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(rd_req0),
        .CLR(mode_sync_n_2),
        .D(s_axi_araddr[3]),
        .Q(sel0[3]));
  FDCE \rd_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(rd_req0),
        .CLR(mode_sync_n_2),
        .D(s_axi_araddr[4]),
        .Q(sel0[4]));
  LUT6 #(
    .INIT(64'h0400AEAAAEAAAEAA)) 
    rd_req_i_1
       (.I0(rd_req),
        .I1(reset_released_r),
        .I2(wr_req),
        .I3(s_axi_arvalid),
        .I4(s_axi_rready),
        .I5(axi_rvalid),
        .O(rd_req_i_1_n_0));
  FDCE rd_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(rd_req_i_1_n_0),
        .Q(rd_req));
  FDCE reset_released_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(reset_released),
        .Q(reset_released_r));
  FDCE reset_released_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(mode_sync_n_2),
        .D(1'b1),
        .Q(reset_released));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_arready_INST_0
       (.I0(rd_req),
        .I1(reset_released_r),
        .I2(wr_req),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_awready_INST_0
       (.I0(wr_req),
        .I1(reset_released_r),
        .I2(rd_req),
        .I3(s_axi_arvalid),
        .O(s_axi_awready));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(wr_req),
        .I1(axi_bvalid_reg_0),
        .O(s_axi_wready));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_30 stopstate_sync
       (.D({p_1_in__0[6],p_1_in__0[4]}),
        .Q(sel0),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_0 (\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[4] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_0 (\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4] (\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_2 (\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_3 (\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6] (\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2 ({\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6] ,\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4] }),
        .rd_req(rd_req),
        .s_axi_aclk(s_axi_aclk),
        .\s_level_out_bus_d1_cdc_to_reg[8]_0 ({dl_status_reg[2],dl_status_reg[5],cl_stopstate}));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_31 ulps_sync
       (.D(p_1_in__0[2]),
        .Q(sel0),
        .SR(mode_sync_n_2),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_0 (\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[2] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_1 (\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2] (\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0 (\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1 (\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2 (\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_6_n_0 ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3 (\gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2] ),
        .\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4 (\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_5_n_0 ),
        .rd_req(rd_req),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[2]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(wr_req),
        .I2(reset_released_r),
        .I3(rd_req),
        .I4(s_axi_arvalid),
        .I5(s_axi_awvalid),
        .O(\wr_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(wr_req),
        .I2(reset_released_r),
        .I3(rd_req),
        .I4(s_axi_arvalid),
        .I5(s_axi_awvalid),
        .O(\wr_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[4]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(wr_req),
        .I2(reset_released_r),
        .I3(rd_req),
        .I4(s_axi_arvalid),
        .I5(s_axi_awvalid),
        .O(\wr_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[5]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(wr_req),
        .I2(reset_released_r),
        .I3(rd_req),
        .I4(s_axi_arvalid),
        .I5(s_axi_awvalid),
        .O(\wr_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \wr_addr[6]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(wr_req),
        .I2(reset_released_r),
        .I3(rd_req),
        .I4(s_axi_arvalid),
        .I5(s_axi_awvalid),
        .O(\wr_addr[6]_i_1_n_0 ));
  FDCE \wr_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(wr_req_i_1_n_0),
        .CLR(mode_sync_n_2),
        .D(\wr_addr[2]_i_1_n_0 ),
        .Q(p_0_in[0]));
  FDCE \wr_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(wr_req_i_1_n_0),
        .CLR(mode_sync_n_2),
        .D(\wr_addr[3]_i_1_n_0 ),
        .Q(p_0_in[1]));
  FDCE \wr_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(wr_req_i_1_n_0),
        .CLR(mode_sync_n_2),
        .D(\wr_addr[4]_i_1_n_0 ),
        .Q(p_0_in[2]));
  FDCE \wr_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(wr_req_i_1_n_0),
        .CLR(mode_sync_n_2),
        .D(\wr_addr[5]_i_1_n_0 ),
        .Q(p_0_in[3]));
  FDCE \wr_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(wr_req_i_1_n_0),
        .CLR(mode_sync_n_2),
        .D(\wr_addr[6]_i_1_n_0 ),
        .Q(p_0_in[4]));
  LUT3 #(
    .INIT(8'hEA)) 
    wr_req_i_1
       (.I0(wr_req07_out),
        .I1(s_axi_bready),
        .I2(axi_bvalid_reg_0),
        .O(wr_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    wr_req_i_2
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(rd_req),
        .I3(reset_released_r),
        .I4(wr_req),
        .O(wr_req07_out));
  FDCE wr_req_reg
       (.C(s_axi_aclk),
        .CE(wr_req_i_1_n_0),
        .CLR(mode_sync_n_2),
        .D(wr_req07_out),
        .Q(wr_req));
endmodule

(* BYTE_UI = "8" *) (* CL_ACTIVE_BYTE_UI = "1" *) (* C_CAL_MODE = "FIXED" *) 
(* C_CLK_PREPARE_VAL = "40" *) (* C_CLK_SETTLE_VAL = "95" *) (* C_CLK_TERMEN_VAL = "38" *) 
(* C_CLK_ZERO_VAL = "205" *) (* C_COMP_CYCLES = "5" *) (* C_DPHY_LANES = "2" *) 
(* C_DPHY_MODE = "SLAVE" *) (* C_D_TERMEN_VAL = "35" *) (* C_EN_DEBUG_REGS = "0" *) 
(* C_EN_REGISTER = "1" *) (* C_EN_TIMEOUT_REGS = "0" *) (* C_EN_ULPS_WAKEUP_CNT = "FALSE" *) 
(* C_ESC_TIMEOUT = "25600" *) (* C_HS_LINE_RATE = "900" *) (* C_HS_RX_TIMEOUT = "65541" *) 
(* C_HS_SETTLE_VAL = "146" *) (* C_HS_SKIP_VAL = "40" *) (* C_IDLY_TAP = "10" *) 
(* C_INIT = "100000" *) (* C_IO_ADDR = "8'b00010100" *) (* C_IS_7SERIES = "TRUE" *) 
(* C_LPX_PERIOD = "50" *) (* C_NO_INCR_TAPS = "2" *) (* C_RCVE_ALT_DESKEW_SEQ = "false" *) 
(* C_RCVE_DESKEW_SEQ = "false" *) (* C_STABLE_CLK_PERIOD = "5.000000" *) (* C_UI_IN_TAPS = "64" *) 
(* C_WAKEUP = "1000000" *) (* DPHY_PRESET = "CSI2RX_XLNX" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* INIT_TIMEOUT_L = "19998" *) (* LPX_PERIOD_MIN = "25" *) (* LP_STATE_CNT = "2" *) 
(* MTBF_SYNC_STAGES = "3" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_fab_top" *) (* RESET_PULSE_EXTN = "4'b0001" *) 
(* SETTLE_TIMEOUT_L = "24" *) (* SUPPORT_LEVEL = "1" *) (* UI10_VAL = "11" *) 
(* UI_VAL = "1111" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_fab_top
   (rx_div4_clk,
    clk_200m,
    core_clk,
    core_rst,
    core_ref_clk,
    system_rst_in,
    dphy_srst_out,
    dphy_en_out,
    system_rst_phybyteclk_in,
    system_rst_byteclk_in,
    phy_rst,
    phy_ready,
    sys_rst_byteclk_out,
    init_done,
    idelay_tap_value,
    idelay_load,
    idelay_ready,
    tap_val_dyn_out,
    tap_comp_res,
    tap_comp_rst,
    cal_pass,
    cal_done,
    dly_ctrl_rdy,
    idly_tap_val,
    reg_cal_start,
    alt_skew_calb,
    init_periodic_skew_calb,
    rx_dl0_en_hs_lpn,
    rx_dl0_disable_ibuf,
    rx_dl0_lp_dp,
    rx_dl0_lp_dn,
    rx_dl0_hs_dp,
    rx_dl0_fifo_empty,
    rx_dl0_fifo_rd_en,
    rx_dl0_fifo_rd_clk,
    dl0_rxdatahs,
    dl0_rxvalidhs,
    dl0_rxactivehs,
    dl0_rxskewcalhs,
    dl0_rxsynchs,
    dl0_forcerxmode,
    dl0_stopstate,
    dl0_enable,
    dl0_ulpsactivenot,
    dl0_rxclkesc,
    dl0_rxlpdtesc,
    dl0_rxulpsesc,
    dl0_rxtriggeresc,
    dl0_rxdataesc,
    dl0_rxvalidesc,
    dl0_errsoths,
    dl0_errsotsynchs,
    dl0_erresc,
    dl0_errsyncesc,
    dl0_errcontrol,
    rx_dl1_en_hs_lpn,
    rx_dl1_disable_ibuf,
    rx_dl1_lp_dp,
    rx_dl1_lp_dn,
    rx_dl1_hs_dp,
    rx_dl1_fifo_empty,
    rx_dl1_fifo_rd_en,
    rx_dl1_fifo_rd_clk,
    dl1_rxdatahs,
    dl1_rxvalidhs,
    dl1_rxactivehs,
    dl1_rxskewcalhs,
    dl1_rxsynchs,
    dl1_forcerxmode,
    dl1_stopstate,
    dl1_enable,
    dl1_ulpsactivenot,
    dl1_rxclkesc,
    dl1_rxlpdtesc,
    dl1_rxulpsesc,
    dl1_rxtriggeresc,
    dl1_rxdataesc,
    dl1_rxvalidesc,
    dl1_errsoths,
    dl1_errsotsynchs,
    dl1_erresc,
    dl1_errsyncesc,
    dl1_errcontrol,
    rx_dl2_en_hs_lpn,
    rx_dl2_disable_ibuf,
    rx_dl2_lp_dp,
    rx_dl2_lp_dn,
    rx_dl2_hs_dp,
    rx_dl2_fifo_empty,
    rx_dl2_fifo_rd_en,
    rx_dl2_fifo_rd_clk,
    dl2_rxdatahs,
    dl2_rxvalidhs,
    dl2_rxactivehs,
    dl2_rxskewcalhs,
    dl2_rxsynchs,
    dl2_forcerxmode,
    dl2_stopstate,
    dl2_enable,
    dl2_ulpsactivenot,
    dl2_rxclkesc,
    dl2_rxlpdtesc,
    dl2_rxulpsesc,
    dl2_rxtriggeresc,
    dl2_rxdataesc,
    dl2_rxvalidesc,
    dl2_errsoths,
    dl2_errsotsynchs,
    dl2_erresc,
    dl2_errsyncesc,
    dl2_errcontrol,
    rx_dl3_en_hs_lpn,
    rx_dl3_disable_ibuf,
    rx_dl3_lp_dp,
    rx_dl3_lp_dn,
    rx_dl3_hs_dp,
    rx_dl3_fifo_empty,
    rx_dl3_fifo_rd_en,
    rx_dl3_fifo_rd_clk,
    dl3_rxdatahs,
    dl3_rxvalidhs,
    dl3_rxactivehs,
    dl3_rxskewcalhs,
    dl3_rxsynchs,
    dl3_forcerxmode,
    dl3_stopstate,
    dl3_enable,
    dl3_ulpsactivenot,
    dl3_rxclkesc,
    dl3_rxlpdtesc,
    dl3_rxulpsesc,
    dl3_rxtriggeresc,
    dl3_rxdataesc,
    dl3_rxvalidesc,
    dl3_errsoths,
    dl3_errsotsynchs,
    dl3_erresc,
    dl3_errsyncesc,
    dl3_errcontrol,
    rx_dl4_en_hs_lpn,
    rx_dl4_disable_ibuf,
    rx_dl4_lp_dp,
    rx_dl4_lp_dn,
    rx_dl4_hs_dp,
    rx_dl4_fifo_empty,
    rx_dl4_fifo_rd_en,
    rx_dl4_fifo_rd_clk,
    dl4_rxdatahs,
    dl4_rxvalidhs,
    dl4_rxactivehs,
    dl4_rxskewcalhs,
    dl4_rxsynchs,
    dl4_forcerxmode,
    dl4_stopstate,
    dl4_enable,
    dl4_ulpsactivenot,
    dl4_rxclkesc,
    dl4_rxlpdtesc,
    dl4_rxulpsesc,
    dl4_rxtriggeresc,
    dl4_rxdataesc,
    dl4_rxvalidesc,
    dl4_errsoths,
    dl4_errsotsynchs,
    dl4_erresc,
    dl4_errsyncesc,
    dl4_errcontrol,
    rx_dl5_en_hs_lpn,
    rx_dl5_disable_ibuf,
    rx_dl5_lp_dp,
    rx_dl5_lp_dn,
    rx_dl5_hs_dp,
    rx_dl5_fifo_empty,
    rx_dl5_fifo_rd_en,
    rx_dl5_fifo_rd_clk,
    dl5_rxdatahs,
    dl5_rxvalidhs,
    dl5_rxactivehs,
    dl5_rxskewcalhs,
    dl5_rxsynchs,
    dl5_forcerxmode,
    dl5_stopstate,
    dl5_enable,
    dl5_ulpsactivenot,
    dl5_rxclkesc,
    dl5_rxlpdtesc,
    dl5_rxulpsesc,
    dl5_rxtriggeresc,
    dl5_rxdataesc,
    dl5_rxvalidesc,
    dl5_errsoths,
    dl5_errsotsynchs,
    dl5_erresc,
    dl5_errsyncesc,
    dl5_errcontrol,
    rx_dl6_en_hs_lpn,
    rx_dl6_disable_ibuf,
    rx_dl6_lp_dp,
    rx_dl6_lp_dn,
    rx_dl6_hs_dp,
    rx_dl6_fifo_empty,
    rx_dl6_fifo_rd_en,
    rx_dl6_fifo_rd_clk,
    dl6_rxdatahs,
    dl6_rxvalidhs,
    dl6_rxactivehs,
    dl6_rxskewcalhs,
    dl6_rxsynchs,
    dl6_forcerxmode,
    dl6_stopstate,
    dl6_enable,
    dl6_ulpsactivenot,
    dl6_rxclkesc,
    dl6_rxlpdtesc,
    dl6_rxulpsesc,
    dl6_rxtriggeresc,
    dl6_rxdataesc,
    dl6_rxvalidesc,
    dl6_errsoths,
    dl6_errsotsynchs,
    dl6_erresc,
    dl6_errsyncesc,
    dl6_errcontrol,
    rx_dl7_en_hs_lpn,
    rx_dl7_disable_ibuf,
    rx_dl7_lp_dp,
    rx_dl7_lp_dn,
    rx_dl7_hs_dp,
    rx_dl7_fifo_empty,
    rx_dl7_fifo_rd_en,
    rx_dl7_fifo_rd_clk,
    dl7_rxdatahs,
    dl7_rxvalidhs,
    dl7_rxactivehs,
    dl7_rxskewcalhs,
    dl7_rxsynchs,
    dl7_forcerxmode,
    dl7_stopstate,
    dl7_enable,
    dl7_ulpsactivenot,
    dl7_rxclkesc,
    dl7_rxlpdtesc,
    dl7_rxulpsesc,
    dl7_rxtriggeresc,
    dl7_rxdataesc,
    dl7_rxvalidesc,
    dl7_errsoths,
    dl7_errsotsynchs,
    dl7_erresc,
    dl7_errsyncesc,
    dl7_errcontrol,
    cl_rxclkactivehs,
    cl_stopstate,
    cl_enable,
    cl_rxulpsclknot,
    cl_ulpsactivenot,
    rx_cl_en_hs_lpn,
    rx_cl_disable_ibuf,
    rx_cl_lp_dp,
    rx_cl_lp_dn,
    rx_cl_hs_dp,
    rx_cl_fifo_empty,
    rx_cl_fifo_rd_en,
    rx_cl_fifo_rd_clk,
    bit_slc_rst,
    riu_valid_l0,
    riu_rd_data_l0,
    riu_addr_l0,
    riu_wr_data_l0,
    riu_wr_en_l0,
    riu_nibble_sel_l0,
    calib_status_l0,
    riu_valid_l1,
    riu_rd_data_l1,
    riu_addr_l1,
    riu_wr_data_l1,
    riu_wr_en_l1,
    riu_nibble_sel_l1,
    calib_status_l1,
    riu_valid_l2,
    riu_rd_data_l2,
    riu_addr_l2,
    riu_wr_data_l2,
    riu_wr_en_l2,
    riu_nibble_sel_l2,
    calib_status_l2,
    riu_valid_l3,
    riu_rd_data_l3,
    riu_addr_l3,
    riu_wr_data_l3,
    riu_wr_en_l3,
    riu_nibble_sel_l3,
    calib_status_l3,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_wvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_bvalid);
  input rx_div4_clk;
  input clk_200m;
  input core_clk;
  input core_rst;
  output core_ref_clk;
  input system_rst_in;
  output dphy_srst_out;
  output dphy_en_out;
  input system_rst_phybyteclk_in;
  input system_rst_byteclk_in;
  output phy_rst;
  input phy_ready;
  output sys_rst_byteclk_out;
  output init_done;
  output [8:0]idelay_tap_value;
  output idelay_load;
  input idelay_ready;
  output [63:0]tap_val_dyn_out;
  output [7:0]tap_comp_res;
  input tap_comp_rst;
  input cal_pass;
  input cal_done;
  input dly_ctrl_rdy;
  input [4:0]idly_tap_val;
  output reg_cal_start;
  output [1:0]alt_skew_calb;
  output [1:0]init_periodic_skew_calb;
  output rx_dl0_en_hs_lpn;
  output rx_dl0_disable_ibuf;
  input rx_dl0_lp_dp;
  input rx_dl0_lp_dn;
  input [7:0]rx_dl0_hs_dp;
  input rx_dl0_fifo_empty;
  output rx_dl0_fifo_rd_en;
  output rx_dl0_fifo_rd_clk;
  output [7:0]dl0_rxdatahs;
  output dl0_rxvalidhs;
  output dl0_rxactivehs;
  output dl0_rxskewcalhs;
  output dl0_rxsynchs;
  input dl0_forcerxmode;
  output dl0_stopstate;
  input dl0_enable;
  output dl0_ulpsactivenot;
  output dl0_rxclkesc;
  output dl0_rxlpdtesc;
  output dl0_rxulpsesc;
  output [3:0]dl0_rxtriggeresc;
  output [7:0]dl0_rxdataesc;
  output dl0_rxvalidesc;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output dl0_erresc;
  output dl0_errsyncesc;
  output dl0_errcontrol;
  output rx_dl1_en_hs_lpn;
  output rx_dl1_disable_ibuf;
  input rx_dl1_lp_dp;
  input rx_dl1_lp_dn;
  input [7:0]rx_dl1_hs_dp;
  input rx_dl1_fifo_empty;
  output rx_dl1_fifo_rd_en;
  output rx_dl1_fifo_rd_clk;
  output [7:0]dl1_rxdatahs;
  output dl1_rxvalidhs;
  output dl1_rxactivehs;
  output dl1_rxskewcalhs;
  output dl1_rxsynchs;
  input dl1_forcerxmode;
  output dl1_stopstate;
  input dl1_enable;
  output dl1_ulpsactivenot;
  output dl1_rxclkesc;
  output dl1_rxlpdtesc;
  output dl1_rxulpsesc;
  output [3:0]dl1_rxtriggeresc;
  output [7:0]dl1_rxdataesc;
  output dl1_rxvalidesc;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output dl1_erresc;
  output dl1_errsyncesc;
  output dl1_errcontrol;
  output rx_dl2_en_hs_lpn;
  output rx_dl2_disable_ibuf;
  input rx_dl2_lp_dp;
  input rx_dl2_lp_dn;
  input [7:0]rx_dl2_hs_dp;
  input rx_dl2_fifo_empty;
  output rx_dl2_fifo_rd_en;
  output rx_dl2_fifo_rd_clk;
  output [7:0]dl2_rxdatahs;
  output dl2_rxvalidhs;
  output dl2_rxactivehs;
  output dl2_rxskewcalhs;
  output dl2_rxsynchs;
  input dl2_forcerxmode;
  output dl2_stopstate;
  input dl2_enable;
  output dl2_ulpsactivenot;
  output dl2_rxclkesc;
  output dl2_rxlpdtesc;
  output dl2_rxulpsesc;
  output [3:0]dl2_rxtriggeresc;
  output [7:0]dl2_rxdataesc;
  output dl2_rxvalidesc;
  output dl2_errsoths;
  output dl2_errsotsynchs;
  output dl2_erresc;
  output dl2_errsyncesc;
  output dl2_errcontrol;
  output rx_dl3_en_hs_lpn;
  output rx_dl3_disable_ibuf;
  input rx_dl3_lp_dp;
  input rx_dl3_lp_dn;
  input [7:0]rx_dl3_hs_dp;
  input rx_dl3_fifo_empty;
  output rx_dl3_fifo_rd_en;
  output rx_dl3_fifo_rd_clk;
  output [7:0]dl3_rxdatahs;
  output dl3_rxvalidhs;
  output dl3_rxactivehs;
  output dl3_rxskewcalhs;
  output dl3_rxsynchs;
  input dl3_forcerxmode;
  output dl3_stopstate;
  input dl3_enable;
  output dl3_ulpsactivenot;
  output dl3_rxclkesc;
  output dl3_rxlpdtesc;
  output dl3_rxulpsesc;
  output [3:0]dl3_rxtriggeresc;
  output [7:0]dl3_rxdataesc;
  output dl3_rxvalidesc;
  output dl3_errsoths;
  output dl3_errsotsynchs;
  output dl3_erresc;
  output dl3_errsyncesc;
  output dl3_errcontrol;
  output rx_dl4_en_hs_lpn;
  output rx_dl4_disable_ibuf;
  input rx_dl4_lp_dp;
  input rx_dl4_lp_dn;
  input [7:0]rx_dl4_hs_dp;
  input rx_dl4_fifo_empty;
  output rx_dl4_fifo_rd_en;
  output rx_dl4_fifo_rd_clk;
  output [7:0]dl4_rxdatahs;
  output dl4_rxvalidhs;
  output dl4_rxactivehs;
  output dl4_rxskewcalhs;
  output dl4_rxsynchs;
  input dl4_forcerxmode;
  output dl4_stopstate;
  input dl4_enable;
  output dl4_ulpsactivenot;
  output dl4_rxclkesc;
  output dl4_rxlpdtesc;
  output dl4_rxulpsesc;
  output [3:0]dl4_rxtriggeresc;
  output [7:0]dl4_rxdataesc;
  output dl4_rxvalidesc;
  output dl4_errsoths;
  output dl4_errsotsynchs;
  output dl4_erresc;
  output dl4_errsyncesc;
  output dl4_errcontrol;
  output rx_dl5_en_hs_lpn;
  output rx_dl5_disable_ibuf;
  input rx_dl5_lp_dp;
  input rx_dl5_lp_dn;
  input [7:0]rx_dl5_hs_dp;
  input rx_dl5_fifo_empty;
  output rx_dl5_fifo_rd_en;
  output rx_dl5_fifo_rd_clk;
  output [7:0]dl5_rxdatahs;
  output dl5_rxvalidhs;
  output dl5_rxactivehs;
  output dl5_rxskewcalhs;
  output dl5_rxsynchs;
  input dl5_forcerxmode;
  output dl5_stopstate;
  input dl5_enable;
  output dl5_ulpsactivenot;
  output dl5_rxclkesc;
  output dl5_rxlpdtesc;
  output dl5_rxulpsesc;
  output [3:0]dl5_rxtriggeresc;
  output [7:0]dl5_rxdataesc;
  output dl5_rxvalidesc;
  output dl5_errsoths;
  output dl5_errsotsynchs;
  output dl5_erresc;
  output dl5_errsyncesc;
  output dl5_errcontrol;
  output rx_dl6_en_hs_lpn;
  output rx_dl6_disable_ibuf;
  input rx_dl6_lp_dp;
  input rx_dl6_lp_dn;
  input [7:0]rx_dl6_hs_dp;
  input rx_dl6_fifo_empty;
  output rx_dl6_fifo_rd_en;
  output rx_dl6_fifo_rd_clk;
  output [7:0]dl6_rxdatahs;
  output dl6_rxvalidhs;
  output dl6_rxactivehs;
  output dl6_rxskewcalhs;
  output dl6_rxsynchs;
  input dl6_forcerxmode;
  output dl6_stopstate;
  input dl6_enable;
  output dl6_ulpsactivenot;
  output dl6_rxclkesc;
  output dl6_rxlpdtesc;
  output dl6_rxulpsesc;
  output [3:0]dl6_rxtriggeresc;
  output [7:0]dl6_rxdataesc;
  output dl6_rxvalidesc;
  output dl6_errsoths;
  output dl6_errsotsynchs;
  output dl6_erresc;
  output dl6_errsyncesc;
  output dl6_errcontrol;
  output rx_dl7_en_hs_lpn;
  output rx_dl7_disable_ibuf;
  input rx_dl7_lp_dp;
  input rx_dl7_lp_dn;
  input [7:0]rx_dl7_hs_dp;
  input rx_dl7_fifo_empty;
  output rx_dl7_fifo_rd_en;
  output rx_dl7_fifo_rd_clk;
  output [7:0]dl7_rxdatahs;
  output dl7_rxvalidhs;
  output dl7_rxactivehs;
  output dl7_rxskewcalhs;
  output dl7_rxsynchs;
  input dl7_forcerxmode;
  output dl7_stopstate;
  input dl7_enable;
  output dl7_ulpsactivenot;
  output dl7_rxclkesc;
  output dl7_rxlpdtesc;
  output dl7_rxulpsesc;
  output [3:0]dl7_rxtriggeresc;
  output [7:0]dl7_rxdataesc;
  output dl7_rxvalidesc;
  output dl7_errsoths;
  output dl7_errsotsynchs;
  output dl7_erresc;
  output dl7_errsyncesc;
  output dl7_errcontrol;
  output cl_rxclkactivehs;
  output cl_stopstate;
  input cl_enable;
  output cl_rxulpsclknot;
  output cl_ulpsactivenot;
  output rx_cl_en_hs_lpn;
  output rx_cl_disable_ibuf;
  input rx_cl_lp_dp;
  input rx_cl_lp_dn;
  input [7:0]rx_cl_hs_dp;
  input rx_cl_fifo_empty;
  output rx_cl_fifo_rd_en;
  output rx_cl_fifo_rd_clk;
  output bit_slc_rst;
  input riu_valid_l0;
  input [15:0]riu_rd_data_l0;
  output [5:0]riu_addr_l0;
  output [15:0]riu_wr_data_l0;
  output riu_wr_en_l0;
  output riu_nibble_sel_l0;
  output calib_status_l0;
  input riu_valid_l1;
  input [15:0]riu_rd_data_l1;
  output [5:0]riu_addr_l1;
  output [15:0]riu_wr_data_l1;
  output riu_wr_en_l1;
  output riu_nibble_sel_l1;
  output calib_status_l1;
  input riu_valid_l2;
  input [15:0]riu_rd_data_l2;
  output [5:0]riu_addr_l2;
  output [15:0]riu_wr_data_l2;
  output riu_wr_en_l2;
  output riu_nibble_sel_l2;
  output calib_status_l2;
  input riu_valid_l3;
  input [15:0]riu_rd_data_l3;
  output [5:0]riu_addr_l3;
  output [15:0]riu_wr_data_l3;
  output riu_wr_en_l3;
  output riu_nibble_sel_l3;
  output calib_status_l3;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [6:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_awvalid;
  input [6:0]s_axi_araddr;
  output s_axi_arready;
  input s_axi_arvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output s_axi_rvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  output s_axi_bvalid;

  wire \<const0> ;
  wire cl_enable;
  wire cl_init_done_div4clk_i;
  wire cl_rxclkactivehs;
  wire cl_stop_state;
  wire cl_stopstate;
  wire clk_active_r;
  wire core_clk;
  wire core_rst;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire dl0_rxactivehs;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxsynchs;
  wire dl0_rxvalidhs;
  wire dl0_stopstate;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire dl1_rxactivehs;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxsynchs;
  wire dl1_rxvalidhs;
  wire dl1_stopstate;
  wire [15:0]dl_pkt_cnt_0;
  wire [15:0]dl_pkt_cnt_16;
  wire [13:0]dl_status_reg;
  wire dphy_en_out;
  wire dphy_srst_out;
  wire \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4 ;
  wire \gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst_n_0 ;
  wire \gen_rx_data_lane[0].rx_data_lane_inst_n_3 ;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_ln1_w;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]hs_settle_reg_w;
  wire init_done;
  wire init_done_div4clk_sync;
  (* MAX_FANOUT = "4" *) (* RTL_MAX_FANOUT = "found" *) wire [20:8]init_value_w;
  wire maxfrm_wait_done;
  wire maxfrm_wait_done_sync_i_i_1_n_0;
  wire [15:0]p_2_in;
  wire rx_cl_lp_dn;
  wire rx_cl_lp_dp;
  wire rx_div4_clk;
  wire [7:0]rx_dl0_hs_dp;
  wire rx_dl0_lp_dn;
  wire rx_dl0_lp_dp;
  wire [7:0]rx_dl1_hs_dp;
  wire rx_dl1_lp_dn;
  wire rx_dl1_lp_dp;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire stopstate0;
  wire sys_rst_byteclk_out;
  wire system_rst_byteclk_w;
  wire system_rst_in;
  wire system_rst_w;
  wire [12:0]\^tap_val_dyn_out ;
  wire [0:0]\two_lane_hs_rx_timeout.hs_wait_count ;
  wire \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count[15]_i_7_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count[3]_i_2_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_1 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_2 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_3 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_1 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_2 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_3 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_1 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_2 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_3 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_1 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_2 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_3 ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8] ;
  wire \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9] ;
  wire u_rx_support_rst_logic_n_2;
  wire NLW_maxfrm_wait_done_sync_i_prmry_ack_UNCONNECTED;
  wire NLW_maxfrm_wait_done_sync_i_scndry_out_UNCONNECTED;
  wire [1:0]NLW_maxfrm_wait_done_sync_i_scndry_vect_out_UNCONNECTED;
  wire [3:3]\NLW_two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_CO_UNCONNECTED ;

  assign alt_skew_calb[1] = \<const0> ;
  assign alt_skew_calb[0] = \<const0> ;
  assign bit_slc_rst = \<const0> ;
  assign calib_status_l0 = \<const0> ;
  assign calib_status_l1 = \<const0> ;
  assign calib_status_l2 = \<const0> ;
  assign calib_status_l3 = \<const0> ;
  assign cl_rxulpsclknot = \<const0> ;
  assign cl_ulpsactivenot = \<const0> ;
  assign core_ref_clk = \<const0> ;
  assign dl0_errcontrol = \<const0> ;
  assign dl0_erresc = \<const0> ;
  assign dl0_errsyncesc = \<const0> ;
  assign dl0_rxclkesc = \<const0> ;
  assign dl0_rxdataesc[7] = \<const0> ;
  assign dl0_rxdataesc[6] = \<const0> ;
  assign dl0_rxdataesc[5] = \<const0> ;
  assign dl0_rxdataesc[4] = \<const0> ;
  assign dl0_rxdataesc[3] = \<const0> ;
  assign dl0_rxdataesc[2] = \<const0> ;
  assign dl0_rxdataesc[1] = \<const0> ;
  assign dl0_rxdataesc[0] = \<const0> ;
  assign dl0_rxlpdtesc = \<const0> ;
  assign dl0_rxskewcalhs = \<const0> ;
  assign dl0_rxtriggeresc[3] = \<const0> ;
  assign dl0_rxtriggeresc[2] = \<const0> ;
  assign dl0_rxtriggeresc[1] = \<const0> ;
  assign dl0_rxtriggeresc[0] = \<const0> ;
  assign dl0_rxulpsesc = \<const0> ;
  assign dl0_rxvalidesc = \<const0> ;
  assign dl0_ulpsactivenot = \<const0> ;
  assign dl1_errcontrol = \<const0> ;
  assign dl1_erresc = \<const0> ;
  assign dl1_errsyncesc = \<const0> ;
  assign dl1_rxclkesc = \<const0> ;
  assign dl1_rxdataesc[7] = \<const0> ;
  assign dl1_rxdataesc[6] = \<const0> ;
  assign dl1_rxdataesc[5] = \<const0> ;
  assign dl1_rxdataesc[4] = \<const0> ;
  assign dl1_rxdataesc[3] = \<const0> ;
  assign dl1_rxdataesc[2] = \<const0> ;
  assign dl1_rxdataesc[1] = \<const0> ;
  assign dl1_rxdataesc[0] = \<const0> ;
  assign dl1_rxlpdtesc = \<const0> ;
  assign dl1_rxskewcalhs = \<const0> ;
  assign dl1_rxtriggeresc[3] = \<const0> ;
  assign dl1_rxtriggeresc[2] = \<const0> ;
  assign dl1_rxtriggeresc[1] = \<const0> ;
  assign dl1_rxtriggeresc[0] = \<const0> ;
  assign dl1_rxulpsesc = \<const0> ;
  assign dl1_rxvalidesc = \<const0> ;
  assign dl1_ulpsactivenot = \<const0> ;
  assign dl2_errcontrol = \<const0> ;
  assign dl2_erresc = \<const0> ;
  assign dl2_errsoths = \<const0> ;
  assign dl2_errsotsynchs = \<const0> ;
  assign dl2_errsyncesc = \<const0> ;
  assign dl2_rxactivehs = \<const0> ;
  assign dl2_rxclkesc = \<const0> ;
  assign dl2_rxdataesc[7] = \<const0> ;
  assign dl2_rxdataesc[6] = \<const0> ;
  assign dl2_rxdataesc[5] = \<const0> ;
  assign dl2_rxdataesc[4] = \<const0> ;
  assign dl2_rxdataesc[3] = \<const0> ;
  assign dl2_rxdataesc[2] = \<const0> ;
  assign dl2_rxdataesc[1] = \<const0> ;
  assign dl2_rxdataesc[0] = \<const0> ;
  assign dl2_rxdatahs[7] = \<const0> ;
  assign dl2_rxdatahs[6] = \<const0> ;
  assign dl2_rxdatahs[5] = \<const0> ;
  assign dl2_rxdatahs[4] = \<const0> ;
  assign dl2_rxdatahs[3] = \<const0> ;
  assign dl2_rxdatahs[2] = \<const0> ;
  assign dl2_rxdatahs[1] = \<const0> ;
  assign dl2_rxdatahs[0] = \<const0> ;
  assign dl2_rxlpdtesc = \<const0> ;
  assign dl2_rxskewcalhs = \<const0> ;
  assign dl2_rxsynchs = \<const0> ;
  assign dl2_rxtriggeresc[3] = \<const0> ;
  assign dl2_rxtriggeresc[2] = \<const0> ;
  assign dl2_rxtriggeresc[1] = \<const0> ;
  assign dl2_rxtriggeresc[0] = \<const0> ;
  assign dl2_rxulpsesc = \<const0> ;
  assign dl2_rxvalidesc = \<const0> ;
  assign dl2_rxvalidhs = \<const0> ;
  assign dl2_stopstate = \<const0> ;
  assign dl2_ulpsactivenot = \<const0> ;
  assign dl3_errcontrol = \<const0> ;
  assign dl3_erresc = \<const0> ;
  assign dl3_errsoths = \<const0> ;
  assign dl3_errsotsynchs = \<const0> ;
  assign dl3_errsyncesc = \<const0> ;
  assign dl3_rxactivehs = \<const0> ;
  assign dl3_rxclkesc = \<const0> ;
  assign dl3_rxdataesc[7] = \<const0> ;
  assign dl3_rxdataesc[6] = \<const0> ;
  assign dl3_rxdataesc[5] = \<const0> ;
  assign dl3_rxdataesc[4] = \<const0> ;
  assign dl3_rxdataesc[3] = \<const0> ;
  assign dl3_rxdataesc[2] = \<const0> ;
  assign dl3_rxdataesc[1] = \<const0> ;
  assign dl3_rxdataesc[0] = \<const0> ;
  assign dl3_rxdatahs[7] = \<const0> ;
  assign dl3_rxdatahs[6] = \<const0> ;
  assign dl3_rxdatahs[5] = \<const0> ;
  assign dl3_rxdatahs[4] = \<const0> ;
  assign dl3_rxdatahs[3] = \<const0> ;
  assign dl3_rxdatahs[2] = \<const0> ;
  assign dl3_rxdatahs[1] = \<const0> ;
  assign dl3_rxdatahs[0] = \<const0> ;
  assign dl3_rxlpdtesc = \<const0> ;
  assign dl3_rxskewcalhs = \<const0> ;
  assign dl3_rxsynchs = \<const0> ;
  assign dl3_rxtriggeresc[3] = \<const0> ;
  assign dl3_rxtriggeresc[2] = \<const0> ;
  assign dl3_rxtriggeresc[1] = \<const0> ;
  assign dl3_rxtriggeresc[0] = \<const0> ;
  assign dl3_rxulpsesc = \<const0> ;
  assign dl3_rxvalidesc = \<const0> ;
  assign dl3_rxvalidhs = \<const0> ;
  assign dl3_stopstate = \<const0> ;
  assign dl3_ulpsactivenot = \<const0> ;
  assign dl4_errcontrol = \<const0> ;
  assign dl4_erresc = \<const0> ;
  assign dl4_errsoths = \<const0> ;
  assign dl4_errsotsynchs = \<const0> ;
  assign dl4_errsyncesc = \<const0> ;
  assign dl4_rxactivehs = \<const0> ;
  assign dl4_rxclkesc = \<const0> ;
  assign dl4_rxdataesc[7] = \<const0> ;
  assign dl4_rxdataesc[6] = \<const0> ;
  assign dl4_rxdataesc[5] = \<const0> ;
  assign dl4_rxdataesc[4] = \<const0> ;
  assign dl4_rxdataesc[3] = \<const0> ;
  assign dl4_rxdataesc[2] = \<const0> ;
  assign dl4_rxdataesc[1] = \<const0> ;
  assign dl4_rxdataesc[0] = \<const0> ;
  assign dl4_rxdatahs[7] = \<const0> ;
  assign dl4_rxdatahs[6] = \<const0> ;
  assign dl4_rxdatahs[5] = \<const0> ;
  assign dl4_rxdatahs[4] = \<const0> ;
  assign dl4_rxdatahs[3] = \<const0> ;
  assign dl4_rxdatahs[2] = \<const0> ;
  assign dl4_rxdatahs[1] = \<const0> ;
  assign dl4_rxdatahs[0] = \<const0> ;
  assign dl4_rxlpdtesc = \<const0> ;
  assign dl4_rxskewcalhs = \<const0> ;
  assign dl4_rxsynchs = \<const0> ;
  assign dl4_rxtriggeresc[3] = \<const0> ;
  assign dl4_rxtriggeresc[2] = \<const0> ;
  assign dl4_rxtriggeresc[1] = \<const0> ;
  assign dl4_rxtriggeresc[0] = \<const0> ;
  assign dl4_rxulpsesc = \<const0> ;
  assign dl4_rxvalidesc = \<const0> ;
  assign dl4_rxvalidhs = \<const0> ;
  assign dl4_stopstate = \<const0> ;
  assign dl4_ulpsactivenot = \<const0> ;
  assign dl5_errcontrol = \<const0> ;
  assign dl5_erresc = \<const0> ;
  assign dl5_errsoths = \<const0> ;
  assign dl5_errsotsynchs = \<const0> ;
  assign dl5_errsyncesc = \<const0> ;
  assign dl5_rxactivehs = \<const0> ;
  assign dl5_rxclkesc = \<const0> ;
  assign dl5_rxdataesc[7] = \<const0> ;
  assign dl5_rxdataesc[6] = \<const0> ;
  assign dl5_rxdataesc[5] = \<const0> ;
  assign dl5_rxdataesc[4] = \<const0> ;
  assign dl5_rxdataesc[3] = \<const0> ;
  assign dl5_rxdataesc[2] = \<const0> ;
  assign dl5_rxdataesc[1] = \<const0> ;
  assign dl5_rxdataesc[0] = \<const0> ;
  assign dl5_rxdatahs[7] = \<const0> ;
  assign dl5_rxdatahs[6] = \<const0> ;
  assign dl5_rxdatahs[5] = \<const0> ;
  assign dl5_rxdatahs[4] = \<const0> ;
  assign dl5_rxdatahs[3] = \<const0> ;
  assign dl5_rxdatahs[2] = \<const0> ;
  assign dl5_rxdatahs[1] = \<const0> ;
  assign dl5_rxdatahs[0] = \<const0> ;
  assign dl5_rxlpdtesc = \<const0> ;
  assign dl5_rxskewcalhs = \<const0> ;
  assign dl5_rxsynchs = \<const0> ;
  assign dl5_rxtriggeresc[3] = \<const0> ;
  assign dl5_rxtriggeresc[2] = \<const0> ;
  assign dl5_rxtriggeresc[1] = \<const0> ;
  assign dl5_rxtriggeresc[0] = \<const0> ;
  assign dl5_rxulpsesc = \<const0> ;
  assign dl5_rxvalidesc = \<const0> ;
  assign dl5_rxvalidhs = \<const0> ;
  assign dl5_stopstate = \<const0> ;
  assign dl5_ulpsactivenot = \<const0> ;
  assign dl6_errcontrol = \<const0> ;
  assign dl6_erresc = \<const0> ;
  assign dl6_errsoths = \<const0> ;
  assign dl6_errsotsynchs = \<const0> ;
  assign dl6_errsyncesc = \<const0> ;
  assign dl6_rxactivehs = \<const0> ;
  assign dl6_rxclkesc = \<const0> ;
  assign dl6_rxdataesc[7] = \<const0> ;
  assign dl6_rxdataesc[6] = \<const0> ;
  assign dl6_rxdataesc[5] = \<const0> ;
  assign dl6_rxdataesc[4] = \<const0> ;
  assign dl6_rxdataesc[3] = \<const0> ;
  assign dl6_rxdataesc[2] = \<const0> ;
  assign dl6_rxdataesc[1] = \<const0> ;
  assign dl6_rxdataesc[0] = \<const0> ;
  assign dl6_rxdatahs[7] = \<const0> ;
  assign dl6_rxdatahs[6] = \<const0> ;
  assign dl6_rxdatahs[5] = \<const0> ;
  assign dl6_rxdatahs[4] = \<const0> ;
  assign dl6_rxdatahs[3] = \<const0> ;
  assign dl6_rxdatahs[2] = \<const0> ;
  assign dl6_rxdatahs[1] = \<const0> ;
  assign dl6_rxdatahs[0] = \<const0> ;
  assign dl6_rxlpdtesc = \<const0> ;
  assign dl6_rxskewcalhs = \<const0> ;
  assign dl6_rxsynchs = \<const0> ;
  assign dl6_rxtriggeresc[3] = \<const0> ;
  assign dl6_rxtriggeresc[2] = \<const0> ;
  assign dl6_rxtriggeresc[1] = \<const0> ;
  assign dl6_rxtriggeresc[0] = \<const0> ;
  assign dl6_rxulpsesc = \<const0> ;
  assign dl6_rxvalidesc = \<const0> ;
  assign dl6_rxvalidhs = \<const0> ;
  assign dl6_stopstate = \<const0> ;
  assign dl6_ulpsactivenot = \<const0> ;
  assign dl7_errcontrol = \<const0> ;
  assign dl7_erresc = \<const0> ;
  assign dl7_errsoths = \<const0> ;
  assign dl7_errsotsynchs = \<const0> ;
  assign dl7_errsyncesc = \<const0> ;
  assign dl7_rxactivehs = \<const0> ;
  assign dl7_rxclkesc = \<const0> ;
  assign dl7_rxdataesc[7] = \<const0> ;
  assign dl7_rxdataesc[6] = \<const0> ;
  assign dl7_rxdataesc[5] = \<const0> ;
  assign dl7_rxdataesc[4] = \<const0> ;
  assign dl7_rxdataesc[3] = \<const0> ;
  assign dl7_rxdataesc[2] = \<const0> ;
  assign dl7_rxdataesc[1] = \<const0> ;
  assign dl7_rxdataesc[0] = \<const0> ;
  assign dl7_rxdatahs[7] = \<const0> ;
  assign dl7_rxdatahs[6] = \<const0> ;
  assign dl7_rxdatahs[5] = \<const0> ;
  assign dl7_rxdatahs[4] = \<const0> ;
  assign dl7_rxdatahs[3] = \<const0> ;
  assign dl7_rxdatahs[2] = \<const0> ;
  assign dl7_rxdatahs[1] = \<const0> ;
  assign dl7_rxdatahs[0] = \<const0> ;
  assign dl7_rxlpdtesc = \<const0> ;
  assign dl7_rxskewcalhs = \<const0> ;
  assign dl7_rxsynchs = \<const0> ;
  assign dl7_rxtriggeresc[3] = \<const0> ;
  assign dl7_rxtriggeresc[2] = \<const0> ;
  assign dl7_rxtriggeresc[1] = \<const0> ;
  assign dl7_rxtriggeresc[0] = \<const0> ;
  assign dl7_rxulpsesc = \<const0> ;
  assign dl7_rxvalidesc = \<const0> ;
  assign dl7_rxvalidhs = \<const0> ;
  assign dl7_stopstate = \<const0> ;
  assign dl7_ulpsactivenot = \<const0> ;
  assign idelay_load = \<const0> ;
  assign idelay_tap_value[8] = \<const0> ;
  assign idelay_tap_value[7] = \<const0> ;
  assign idelay_tap_value[6] = \<const0> ;
  assign idelay_tap_value[5] = \<const0> ;
  assign idelay_tap_value[4] = \<const0> ;
  assign idelay_tap_value[3] = \<const0> ;
  assign idelay_tap_value[2] = \<const0> ;
  assign idelay_tap_value[1] = \<const0> ;
  assign idelay_tap_value[0] = \<const0> ;
  assign init_periodic_skew_calb[1] = \<const0> ;
  assign init_periodic_skew_calb[0] = \<const0> ;
  assign phy_rst = \<const0> ;
  assign reg_cal_start = \<const0> ;
  assign riu_addr_l0[5] = \<const0> ;
  assign riu_addr_l0[4] = \<const0> ;
  assign riu_addr_l0[3] = \<const0> ;
  assign riu_addr_l0[2] = \<const0> ;
  assign riu_addr_l0[1] = \<const0> ;
  assign riu_addr_l0[0] = \<const0> ;
  assign riu_addr_l1[5] = \<const0> ;
  assign riu_addr_l1[4] = \<const0> ;
  assign riu_addr_l1[3] = \<const0> ;
  assign riu_addr_l1[2] = \<const0> ;
  assign riu_addr_l1[1] = \<const0> ;
  assign riu_addr_l1[0] = \<const0> ;
  assign riu_addr_l2[5] = \<const0> ;
  assign riu_addr_l2[4] = \<const0> ;
  assign riu_addr_l2[3] = \<const0> ;
  assign riu_addr_l2[2] = \<const0> ;
  assign riu_addr_l2[1] = \<const0> ;
  assign riu_addr_l2[0] = \<const0> ;
  assign riu_addr_l3[5] = \<const0> ;
  assign riu_addr_l3[4] = \<const0> ;
  assign riu_addr_l3[3] = \<const0> ;
  assign riu_addr_l3[2] = \<const0> ;
  assign riu_addr_l3[1] = \<const0> ;
  assign riu_addr_l3[0] = \<const0> ;
  assign riu_nibble_sel_l0 = \<const0> ;
  assign riu_nibble_sel_l1 = \<const0> ;
  assign riu_nibble_sel_l2 = \<const0> ;
  assign riu_nibble_sel_l3 = \<const0> ;
  assign riu_wr_data_l0[15] = \<const0> ;
  assign riu_wr_data_l0[14] = \<const0> ;
  assign riu_wr_data_l0[13] = \<const0> ;
  assign riu_wr_data_l0[12] = \<const0> ;
  assign riu_wr_data_l0[11] = \<const0> ;
  assign riu_wr_data_l0[10] = \<const0> ;
  assign riu_wr_data_l0[9] = \<const0> ;
  assign riu_wr_data_l0[8] = \<const0> ;
  assign riu_wr_data_l0[7] = \<const0> ;
  assign riu_wr_data_l0[6] = \<const0> ;
  assign riu_wr_data_l0[5] = \<const0> ;
  assign riu_wr_data_l0[4] = \<const0> ;
  assign riu_wr_data_l0[3] = \<const0> ;
  assign riu_wr_data_l0[2] = \<const0> ;
  assign riu_wr_data_l0[1] = \<const0> ;
  assign riu_wr_data_l0[0] = \<const0> ;
  assign riu_wr_data_l1[15] = \<const0> ;
  assign riu_wr_data_l1[14] = \<const0> ;
  assign riu_wr_data_l1[13] = \<const0> ;
  assign riu_wr_data_l1[12] = \<const0> ;
  assign riu_wr_data_l1[11] = \<const0> ;
  assign riu_wr_data_l1[10] = \<const0> ;
  assign riu_wr_data_l1[9] = \<const0> ;
  assign riu_wr_data_l1[8] = \<const0> ;
  assign riu_wr_data_l1[7] = \<const0> ;
  assign riu_wr_data_l1[6] = \<const0> ;
  assign riu_wr_data_l1[5] = \<const0> ;
  assign riu_wr_data_l1[4] = \<const0> ;
  assign riu_wr_data_l1[3] = \<const0> ;
  assign riu_wr_data_l1[2] = \<const0> ;
  assign riu_wr_data_l1[1] = \<const0> ;
  assign riu_wr_data_l1[0] = \<const0> ;
  assign riu_wr_data_l2[15] = \<const0> ;
  assign riu_wr_data_l2[14] = \<const0> ;
  assign riu_wr_data_l2[13] = \<const0> ;
  assign riu_wr_data_l2[12] = \<const0> ;
  assign riu_wr_data_l2[11] = \<const0> ;
  assign riu_wr_data_l2[10] = \<const0> ;
  assign riu_wr_data_l2[9] = \<const0> ;
  assign riu_wr_data_l2[8] = \<const0> ;
  assign riu_wr_data_l2[7] = \<const0> ;
  assign riu_wr_data_l2[6] = \<const0> ;
  assign riu_wr_data_l2[5] = \<const0> ;
  assign riu_wr_data_l2[4] = \<const0> ;
  assign riu_wr_data_l2[3] = \<const0> ;
  assign riu_wr_data_l2[2] = \<const0> ;
  assign riu_wr_data_l2[1] = \<const0> ;
  assign riu_wr_data_l2[0] = \<const0> ;
  assign riu_wr_data_l3[15] = \<const0> ;
  assign riu_wr_data_l3[14] = \<const0> ;
  assign riu_wr_data_l3[13] = \<const0> ;
  assign riu_wr_data_l3[12] = \<const0> ;
  assign riu_wr_data_l3[11] = \<const0> ;
  assign riu_wr_data_l3[10] = \<const0> ;
  assign riu_wr_data_l3[9] = \<const0> ;
  assign riu_wr_data_l3[8] = \<const0> ;
  assign riu_wr_data_l3[7] = \<const0> ;
  assign riu_wr_data_l3[6] = \<const0> ;
  assign riu_wr_data_l3[5] = \<const0> ;
  assign riu_wr_data_l3[4] = \<const0> ;
  assign riu_wr_data_l3[3] = \<const0> ;
  assign riu_wr_data_l3[2] = \<const0> ;
  assign riu_wr_data_l3[1] = \<const0> ;
  assign riu_wr_data_l3[0] = \<const0> ;
  assign riu_wr_en_l0 = \<const0> ;
  assign riu_wr_en_l1 = \<const0> ;
  assign riu_wr_en_l2 = \<const0> ;
  assign riu_wr_en_l3 = \<const0> ;
  assign rx_cl_disable_ibuf = \<const0> ;
  assign rx_cl_en_hs_lpn = \<const0> ;
  assign rx_cl_fifo_rd_clk = \<const0> ;
  assign rx_cl_fifo_rd_en = \<const0> ;
  assign rx_dl0_disable_ibuf = \<const0> ;
  assign rx_dl0_en_hs_lpn = \<const0> ;
  assign rx_dl0_fifo_rd_clk = \<const0> ;
  assign rx_dl0_fifo_rd_en = \<const0> ;
  assign rx_dl1_disable_ibuf = \<const0> ;
  assign rx_dl1_en_hs_lpn = \<const0> ;
  assign rx_dl1_fifo_rd_clk = \<const0> ;
  assign rx_dl1_fifo_rd_en = \<const0> ;
  assign rx_dl2_disable_ibuf = \<const0> ;
  assign rx_dl2_en_hs_lpn = \<const0> ;
  assign rx_dl2_fifo_rd_clk = \<const0> ;
  assign rx_dl2_fifo_rd_en = \<const0> ;
  assign rx_dl3_disable_ibuf = \<const0> ;
  assign rx_dl3_en_hs_lpn = \<const0> ;
  assign rx_dl3_fifo_rd_clk = \<const0> ;
  assign rx_dl3_fifo_rd_en = \<const0> ;
  assign rx_dl4_disable_ibuf = \<const0> ;
  assign rx_dl4_en_hs_lpn = \<const0> ;
  assign rx_dl4_fifo_rd_clk = \<const0> ;
  assign rx_dl4_fifo_rd_en = \<const0> ;
  assign rx_dl5_disable_ibuf = \<const0> ;
  assign rx_dl5_en_hs_lpn = \<const0> ;
  assign rx_dl5_fifo_rd_clk = \<const0> ;
  assign rx_dl5_fifo_rd_en = \<const0> ;
  assign rx_dl6_disable_ibuf = \<const0> ;
  assign rx_dl6_en_hs_lpn = \<const0> ;
  assign rx_dl6_fifo_rd_clk = \<const0> ;
  assign rx_dl6_fifo_rd_en = \<const0> ;
  assign rx_dl7_disable_ibuf = \<const0> ;
  assign rx_dl7_en_hs_lpn = \<const0> ;
  assign rx_dl7_fifo_rd_clk = \<const0> ;
  assign rx_dl7_fifo_rd_en = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign tap_comp_res[7] = \<const0> ;
  assign tap_comp_res[6] = \<const0> ;
  assign tap_comp_res[5] = \<const0> ;
  assign tap_comp_res[4] = \<const0> ;
  assign tap_comp_res[3] = \<const0> ;
  assign tap_comp_res[2] = \<const0> ;
  assign tap_comp_res[1] = \<const0> ;
  assign tap_comp_res[0] = \<const0> ;
  assign tap_val_dyn_out[63] = \<const0> ;
  assign tap_val_dyn_out[62] = \<const0> ;
  assign tap_val_dyn_out[61] = \<const0> ;
  assign tap_val_dyn_out[60] = \<const0> ;
  assign tap_val_dyn_out[59] = \<const0> ;
  assign tap_val_dyn_out[58] = \<const0> ;
  assign tap_val_dyn_out[57] = \<const0> ;
  assign tap_val_dyn_out[56] = \<const0> ;
  assign tap_val_dyn_out[55] = \<const0> ;
  assign tap_val_dyn_out[54] = \<const0> ;
  assign tap_val_dyn_out[53] = \<const0> ;
  assign tap_val_dyn_out[52] = \<const0> ;
  assign tap_val_dyn_out[51] = \<const0> ;
  assign tap_val_dyn_out[50] = \<const0> ;
  assign tap_val_dyn_out[49] = \<const0> ;
  assign tap_val_dyn_out[48] = \<const0> ;
  assign tap_val_dyn_out[47] = \<const0> ;
  assign tap_val_dyn_out[46] = \<const0> ;
  assign tap_val_dyn_out[45] = \<const0> ;
  assign tap_val_dyn_out[44] = \<const0> ;
  assign tap_val_dyn_out[43] = \<const0> ;
  assign tap_val_dyn_out[42] = \<const0> ;
  assign tap_val_dyn_out[41] = \<const0> ;
  assign tap_val_dyn_out[40] = \<const0> ;
  assign tap_val_dyn_out[39] = \<const0> ;
  assign tap_val_dyn_out[38] = \<const0> ;
  assign tap_val_dyn_out[37] = \<const0> ;
  assign tap_val_dyn_out[36] = \<const0> ;
  assign tap_val_dyn_out[35] = \<const0> ;
  assign tap_val_dyn_out[34] = \<const0> ;
  assign tap_val_dyn_out[33] = \<const0> ;
  assign tap_val_dyn_out[32] = \<const0> ;
  assign tap_val_dyn_out[31] = \<const0> ;
  assign tap_val_dyn_out[30] = \<const0> ;
  assign tap_val_dyn_out[29] = \<const0> ;
  assign tap_val_dyn_out[28] = \<const0> ;
  assign tap_val_dyn_out[27] = \<const0> ;
  assign tap_val_dyn_out[26] = \<const0> ;
  assign tap_val_dyn_out[25] = \<const0> ;
  assign tap_val_dyn_out[24] = \<const0> ;
  assign tap_val_dyn_out[23] = \<const0> ;
  assign tap_val_dyn_out[22] = \<const0> ;
  assign tap_val_dyn_out[21] = \<const0> ;
  assign tap_val_dyn_out[20] = \<const0> ;
  assign tap_val_dyn_out[19] = \<const0> ;
  assign tap_val_dyn_out[18] = \<const0> ;
  assign tap_val_dyn_out[17] = \<const0> ;
  assign tap_val_dyn_out[16] = \<const0> ;
  assign tap_val_dyn_out[15] = \<const0> ;
  assign tap_val_dyn_out[14] = \<const0> ;
  assign tap_val_dyn_out[13] = \<const0> ;
  assign tap_val_dyn_out[12:8] = \^tap_val_dyn_out [12:8];
  assign tap_val_dyn_out[7] = \<const0> ;
  assign tap_val_dyn_out[6] = \<const0> ;
  assign tap_val_dyn_out[5] = \<const0> ;
  assign tap_val_dyn_out[4:0] = \^tap_val_dyn_out [4:0];
  GND GND
       (.G(\<const0> ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0 cl_enable_sync_fab_top_i
       (.cl_enable(cl_enable),
        .core_clk(core_clk));
  FDCE clk_active_r_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .CLR(sys_rst_byteclk_out),
        .D(1'b1),
        .Q(clk_active_r));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_0 clk_active_r_sync
       (.clk_active_r(clk_active_r),
        .core_clk(core_clk));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync__parameterized0 \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i 
       (.rx_div4_clk(rx_div4_clk),
        .sys_rst_byteclk_out(sys_rst_byteclk_out),
        .system_rst_byteclk(system_rst_byteclk_w));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_csi_rx_clk_lane \gen_csi_rx_clk_lane.dphy_rx_clk_lane 
       (.D(\gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4 ),
        .cl_init_done_div4clk(cl_init_done_div4clk_i),
        .\cl_rx_state_reg[1]_0 (u_rx_support_rst_logic_n_2),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .cl_status_reg(cl_stop_state),
        .cl_stopstate(cl_stopstate),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .dphy_en(dphy_en_out),
        .\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 (init_done),
        .init_value_w(init_value_w),
        .rx_cl_lp_dn(rx_cl_lp_dn),
        .rx_cl_lp_dp(rx_cl_lp_dp),
        .system_rst(system_rst_w));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_dphy_reg \gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst 
       (.D(hs_settle_reg_w),
        .axi_bvalid_reg_0(s_axi_bvalid),
        .axi_rvalid(s_axi_rvalid),
        .cl_enable(cl_enable),
        .cl_mode(\gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4 ),
        .cl_stopstate(cl_stop_state),
        .core_clk(core_clk),
        .dl_status_reg({dl_status_reg[13],dl_status_reg[11],dl_status_reg[7:6],dl_status_reg[4],dl_status_reg[0]}),
        .out({dphy_en_out,dphy_srst_out}),
        .pkt_cnt(dl_pkt_cnt_0),
        .rx_div4_clk(rx_div4_clk),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[6:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[6:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\s_level_out_bus_d1_cdc_to_reg[15] (dl_pkt_cnt_16),
        .\s_level_out_bus_d3_reg[0] (\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst_n_0 ),
        .\s_level_out_bus_d3_reg[20] (init_value_w),
        .\s_level_out_bus_d3_reg[8] (hs_settle_reg_ln1_w),
        .\s_level_out_bus_d5_reg[0] (system_rst_w),
        .s_level_out_d1_cdc_to_reg(init_done),
        .tap_val_dyn_out({\^tap_val_dyn_out [12:8],\^tap_val_dyn_out [4:0]}));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_data_lane \gen_rx_data_lane[0].rx_data_lane_inst 
       (.SR(\two_lane_hs_rx_timeout.hs_wait_count ),
        .align_done_reg(dl0_rxactivehs),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .dl0_errsoths(dl0_errsoths),
        .dl0_errsotsynchs(dl0_errsotsynchs),
        .dl0_rxdatahs(dl0_rxdatahs),
        .dl0_rxsynchs(dl0_rxsynchs),
        .dl0_stopstate(dl0_stopstate),
        .dl_status_reg({dl_status_reg[6],dl_status_reg[4],dl_status_reg[0]}),
        .dl_status_reg_bit_0_reg(init_done),
        .dl_status_reg_bit_0_reg_0(system_rst_w),
        .dl_status_reg_bit_4_reg(u_rx_support_rst_logic_n_2),
        .hs_dvalid_reg(dl0_rxvalidhs),
        .hs_settle_reg(hs_settle_reg_w),
        .out(init_done_div4clk_sync),
        .pkt_cnt(dl_pkt_cnt_0),
        .prmry_in(maxfrm_wait_done),
        .rx_div4_clk(rx_div4_clk),
        .rx_dl0_hs_dp(rx_dl0_hs_dp),
        .rx_dl0_lp_dn(rx_dl0_lp_dn),
        .rx_dl0_lp_dp(rx_dl0_lp_dp),
        .s_level_out_d3_reg(\gen_rx_data_lane[0].rx_data_lane_inst_n_3 ),
        .stopstate0(stopstate0),
        .sys_rst_byteclk_out(sys_rst_byteclk_out),
        .\two_lane_hs_rx_timeout.maxfrm_wait_done_reg (\two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0 ));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_data_lane_1 \gen_rx_data_lane[1].rx_data_lane_inst 
       (.align_done_reg(dl1_rxactivehs),
        .cl_rxclkactivehs(cl_rxclkactivehs),
        .core_clk(core_clk),
        .core_rst(core_rst),
        .dl1_errsoths(dl1_errsoths),
        .dl1_errsotsynchs(dl1_errsotsynchs),
        .dl1_rxdatahs(dl1_rxdatahs),
        .dl1_rxsynchs(dl1_rxsynchs),
        .dl1_rxvalidhs(dl1_rxvalidhs),
        .dl1_stopstate(dl1_stopstate),
        .dl_status_reg({dl_status_reg[13],dl_status_reg[11],dl_status_reg[7]}),
        .dl_status_reg_bit_0_reg(init_done),
        .dl_status_reg_bit_4_reg(u_rx_support_rst_logic_n_2),
        .hs_settle_reg(hs_settle_reg_ln1_w),
        .out(system_rst_w),
        .pkt_cnt(dl_pkt_cnt_16),
        .rx_div4_clk(rx_div4_clk),
        .rx_dl1_hs_dp(rx_dl1_hs_dp),
        .rx_dl1_lp_dn(rx_dl1_lp_dn),
        .rx_dl1_lp_dp(rx_dl1_lp_dp),
        .stopstate0(stopstate0),
        .sys_rst_byteclk_out(sys_rst_byteclk_out));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized9 init_done_div4clk_sync_i
       (.cl_init_done_div4clk(cl_init_done_div4clk_i),
        .out(init_done_div4clk_sync),
        .rx_div4_clk(rx_div4_clk));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell maxfrm_wait_done_sync_i
       (.prmry_ack(NLW_maxfrm_wait_done_sync_i_prmry_ack_UNCONNECTED),
        .prmry_aclk(1'b0),
        .prmry_in(maxfrm_wait_done),
        .prmry_rst_n(1'b1),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(core_clk),
        .scndry_out(NLW_maxfrm_wait_done_sync_i_scndry_out_UNCONNECTED),
        .scndry_rst_n(maxfrm_wait_done_sync_i_i_1_n_0),
        .scndry_vect_out(NLW_maxfrm_wait_done_sync_i_scndry_vect_out_UNCONNECTED[1:0]));
  LUT1 #(
    .INIT(2'h1)) 
    maxfrm_wait_done_sync_i_i_1
       (.I0(core_rst),
        .O(maxfrm_wait_done_sync_i_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2 
       (.I0(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0 ),
        .O(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4 
       (.I0(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0 ),
        .I1(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14] ),
        .I2(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13] ),
        .I3(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12] ),
        .I4(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11] ),
        .I5(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0 ),
        .O(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5 
       (.I0(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8] ),
        .I1(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7] ),
        .I2(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10] ),
        .I3(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9] ),
        .O(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6 
       (.I0(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1] ),
        .I1(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15] ),
        .I2(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0] ),
        .I3(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2] ),
        .I4(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_7_n_0 ),
        .O(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \two_lane_hs_rx_timeout.hs_wait_count[15]_i_7 
       (.I0(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6] ),
        .I1(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5] ),
        .I2(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4] ),
        .I3(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3] ),
        .O(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_lane_hs_rx_timeout.hs_wait_count[3]_i_2 
       (.I0(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0] ),
        .O(\two_lane_hs_rx_timeout.hs_wait_count[3]_i_2_n_0 ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[0] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[10] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[11] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  CARRY4 \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1 
       (.CI(\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0 ),
        .CO({\two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_0 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_1 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_2 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[11:8]),
        .S({\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8] }));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[12] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[13] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[13]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[14] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[14]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[15] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[15]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  CARRY4 \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3 
       (.CI(\two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_0 ),
        .CO({\NLW_two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_CO_UNCONNECTED [3],\two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_1 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_2 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[15:12]),
        .S({\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12] }));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[1] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[2] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[3] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  CARRY4 \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_0 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_1 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_2 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0] }),
        .O(p_2_in[3:0]),
        .S({\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1] ,\two_lane_hs_rx_timeout.hs_wait_count[3]_i_2_n_0 }));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[4] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[5] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[6] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[7] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  CARRY4 \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1 
       (.CI(\two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_0 ),
        .CO({\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_1 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_2 ,\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[7:4]),
        .S({\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5] ,\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4] }));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[8] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.hs_wait_count_reg[9] 
       (.C(rx_div4_clk),
        .CE(\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(\two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9] ),
        .R(\two_lane_hs_rx_timeout.hs_wait_count ));
  FDRE \two_lane_hs_rx_timeout.maxfrm_wait_done_reg 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\gen_rx_data_lane[0].rx_data_lane_inst_n_3 ),
        .Q(maxfrm_wait_done),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_support_rst_logic u_rx_support_rst_logic
       (.\FSM_sequential_rst_blk_state_reg[2]_0 ({dphy_en_out,dphy_srst_out}),
        .\FSM_sequential_rst_blk_state_reg[2]_1 (\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst_n_0 ),
        .cl_enable(cl_enable),
        .core_clk(core_clk),
        .dl_status_reg_bit_4_reg(init_done),
        .out(system_rst_byteclk_w),
        .stopstate0(stopstate0),
        .system_rst_in(system_rst_in),
        .system_rst_reg_0(system_rst_w),
        .system_rst_reg_1(u_rx_support_rst_logic_n_2));
endmodule

(* CAL_CHECK_TAP_MAX = "5'b11111" *) (* CAL_CHECK_TAP_MIN = "5'b00001" *) (* CAL_CHECK_TAP_MIN_INT = "5'b00000" *) 
(* C_CAL_MODE = "FIXED" *) (* C_DL0_IO_SWAP = "0" *) (* C_DL1_IO_SWAP = "0" *) 
(* C_DL2_IO_SWAP = "0" *) (* C_DL3_IO_SWAP = "0" *) (* C_DL4_IO_SWAP = "0" *) 
(* C_DL5_IO_SWAP = "0" *) (* C_DL6_IO_SWAP = "0" *) (* C_DL7_IO_SWAP = "0" *) 
(* C_DPHY_LANES = "2" *) (* C_IDLY_GRP_NAME = "mipi_csi2rx_idly_group" *) (* C_IDLY_TAP = "10" *) 
(* C_SHARE_IDLYCTRL = "true" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* GEN_LD = "2'b01" *) 
(* GEN_PASS_RST = "2'b10" *) (* IDLE = "2'b00" *) (* ISERDES_IOBDELAY = "BOTH" *) 
(* MTBF_SYNC_STAGES = "3" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_ioi_7series" *) (* PASS_IN_WAIT_TIME = "32'b00000000000000010000000000000000" *) 
(* PASS_RST_WAIT_TIME = "6'b101000" *) (* PASS_WAIT = "2'b11" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_ioi_7series
   (core_clk,
    div4_clk_out,
    system_reset,
    clk_reset,
    io_reset,
    data_in_to_device,
    data_hs_rxp,
    data_hs_rxn,
    clk_hs_rxp,
    clk_hs_rxn,
    rx_clk_active,
    cal_start,
    dlyctrl_rdy_in,
    tap_val_pass_in,
    tap_ioi_dyn,
    idelay_tap_dyn_val_out,
    pass_in_rst,
    dlyctrl_rdy,
    cal_pass,
    cal_done);
  input core_clk;
  output div4_clk_out;
  input system_reset;
  input clk_reset;
  input io_reset;
  output [15:0]data_in_to_device;
  input [1:0]data_hs_rxp;
  input [1:0]data_hs_rxn;
  input clk_hs_rxp;
  input clk_hs_rxn;
  input rx_clk_active;
  input cal_start;
  input dlyctrl_rdy_in;
  input [7:0]tap_val_pass_in;
  input [63:0]tap_ioi_dyn;
  output [4:0]idelay_tap_dyn_val_out;
  output pass_in_rst;
  output dlyctrl_rdy;
  output cal_pass;
  output cal_done;

  wire \<const0> ;
  wire calib_reset;
  wire clk_hs_rxn;
  wire clk_hs_rxp;
  wire clk_in_int;
  wire clk_in_int_buf;
  wire core_clk;
  wire [1:0]data_hs_rxn;
  wire [1:0]data_hs_rxp;
  wire data_in_from_pins_delay_0;
  wire data_in_from_pins_delay_1;
  wire data_in_from_pins_int_0;
  wire data_in_from_pins_int_1;
  wire [15:0]data_in_to_device;
  wire div4_clk_out;
  wire dlyctrl_rdy;
  (* async_reg = "true" *) wire io_rst_2clks_r;
  wire io_rst_2clks_r_i_1_n_0;
  wire \m_count[0]_i_1_n_0 ;
  wire \m_count[3]_i_1_n_0 ;
  wire [3:0]m_count_reg;
  wire [3:1]p_0_in;
  wire system_reset;
  wire [63:0]tap_ioi_dyn;
  wire NLW_dl0_iserdese2_master_O_UNCONNECTED;
  wire NLW_dl0_iserdese2_master_SHIFTOUT1_UNCONNECTED;
  wire NLW_dl0_iserdese2_master_SHIFTOUT2_UNCONNECTED;
  wire [4:0]\NLW_dl0_with_delay.idelaye2_bus_0_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_dl1_ibufds_inst.dl1_iserdese2_master_O_UNCONNECTED ;
  wire \NLW_dl1_ibufds_inst.dl1_iserdese2_master_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_dl1_ibufds_inst.dl1_iserdese2_master_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_dl1_ibufds_inst.idelaye2_bus_1_CNTVALUEOUT_UNCONNECTED ;

  assign cal_done = \<const0> ;
  assign cal_pass = \<const0> ;
  assign idelay_tap_dyn_val_out[4] = \<const0> ;
  assign idelay_tap_dyn_val_out[3] = \<const0> ;
  assign idelay_tap_dyn_val_out[2] = \<const0> ;
  assign idelay_tap_dyn_val_out[1] = \<const0> ;
  assign idelay_tap_dyn_val_out[0] = \<const0> ;
  assign pass_in_rst = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFIO bufio_inst
       (.I(clk_in_int),
        .O(clk_in_int_buf));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFR #(
    .BUFR_DIVIDE("4"),
    .SIM_DEVICE("7SERIES")) 
    clkout_buf_inst
       (.CE(1'b1),
        .CLR(1'b0),
        .I(clk_in_int),
        .O(div4_clk_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(8),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("BOTH"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    dl0_iserdese2_master
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(clk_in_int_buf),
        .CLKB(clk_in_int_buf),
        .CLKDIV(div4_clk_out),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(data_in_from_pins_delay_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_dl0_iserdese2_master_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(data_in_to_device[7]),
        .Q2(data_in_to_device[6]),
        .Q3(data_in_to_device[5]),
        .Q4(data_in_to_device[4]),
        .Q5(data_in_to_device[3]),
        .Q6(data_in_to_device[2]),
        .Q7(data_in_to_device[1]),
        .Q8(data_in_to_device[0]),
        .RST(io_rst_2clks_r),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dl0_iserdese2_master_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dl0_iserdese2_master_SHIFTOUT2_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "mipi_csi2rx_idly_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(10),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \dl0_with_delay.idelaye2_bus_0 
       (.C(core_clk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(tap_ioi_dyn[4:0]),
        .CNTVALUEOUT(\NLW_dl0_with_delay.idelaye2_bus_0_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_from_pins_delay_0),
        .IDATAIN(data_in_from_pins_int_0),
        .INC(1'b0),
        .LD(1'b1),
        .LDPIPEEN(1'b0),
        .REGRST(system_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(8),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("BOTH"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \dl1_ibufds_inst.dl1_iserdese2_master 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(clk_in_int_buf),
        .CLKB(clk_in_int_buf),
        .CLKDIV(div4_clk_out),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(data_in_from_pins_delay_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_dl1_ibufds_inst.dl1_iserdese2_master_O_UNCONNECTED ),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(data_in_to_device[15]),
        .Q2(data_in_to_device[14]),
        .Q3(data_in_to_device[13]),
        .Q4(data_in_to_device[12]),
        .Q5(data_in_to_device[11]),
        .Q6(data_in_to_device[10]),
        .Q7(data_in_to_device[9]),
        .Q8(data_in_to_device[8]),
        .RST(io_rst_2clks_r),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_dl1_ibufds_inst.dl1_iserdese2_master_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_dl1_ibufds_inst.dl1_iserdese2_master_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \dl1_ibufds_inst.ibufds_dl1_inst 
       (.I(data_hs_rxp[1]),
        .IB(data_hs_rxn[1]),
        .O(data_in_from_pins_int_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "mipi_csi2rx_idly_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("FALSE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(10),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \dl1_ibufds_inst.idelaye2_bus_1 
       (.C(core_clk),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(tap_ioi_dyn[12:8]),
        .CNTVALUEOUT(\NLW_dl1_ibufds_inst.idelaye2_bus_1_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_from_pins_delay_1),
        .IDATAIN(data_in_from_pins_int_1),
        .INC(1'b0),
        .LD(1'b1),
        .LDPIPEEN(1'b0),
        .REGRST(system_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    ibufds_clk_inst
       (.I(clk_hs_rxp),
        .IB(clk_hs_rxn),
        .O(clk_in_int));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    ibufds_dl0_inst
       (.I(data_hs_rxp[0]),
        .IB(data_hs_rxn[0]),
        .O(data_in_from_pins_int_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "mipi_csi2rx_idly_group" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    \idly_ctrl.delayctrl 
       (.RDY(dlyctrl_rdy),
        .REFCLK(core_clk),
        .RST(system_reset));
  LUT4 #(
    .INIT(16'h1000)) 
    io_rst_2clks_r_i_1
       (.I0(m_count_reg[3]),
        .I1(m_count_reg[1]),
        .I2(m_count_reg[0]),
        .I3(m_count_reg[2]),
        .O(io_rst_2clks_r_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    io_rst_2clks_r_i_2
       (.I0(system_reset),
        .I1(dlyctrl_rdy),
        .O(calib_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    io_rst_2clks_r_reg
       (.C(div4_clk_out),
        .CE(io_rst_2clks_r_i_1_n_0),
        .D(1'b0),
        .PRE(calib_reset),
        .Q(io_rst_2clks_r));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \m_count[0]_i_1 
       (.I0(m_count_reg[0]),
        .O(\m_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m_count[1]_i_1 
       (.I0(m_count_reg[0]),
        .I1(m_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \m_count[2]_i_1 
       (.I0(m_count_reg[0]),
        .I1(m_count_reg[1]),
        .I2(m_count_reg[2]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \m_count[3]_i_1 
       (.I0(m_count_reg[0]),
        .I1(m_count_reg[2]),
        .I2(m_count_reg[1]),
        .I3(m_count_reg[3]),
        .O(\m_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \m_count[3]_i_2 
       (.I0(m_count_reg[1]),
        .I1(m_count_reg[0]),
        .I2(m_count_reg[2]),
        .I3(m_count_reg[3]),
        .O(p_0_in[3]));
  FDCE \m_count_reg[0] 
       (.C(div4_clk_out),
        .CE(\m_count[3]_i_1_n_0 ),
        .CLR(calib_reset),
        .D(\m_count[0]_i_1_n_0 ),
        .Q(m_count_reg[0]));
  FDCE \m_count_reg[1] 
       (.C(div4_clk_out),
        .CE(\m_count[3]_i_1_n_0 ),
        .CLR(calib_reset),
        .D(p_0_in[1]),
        .Q(m_count_reg[1]));
  FDCE \m_count_reg[2] 
       (.C(div4_clk_out),
        .CE(\m_count[3]_i_1_n_0 ),
        .CLR(calib_reset),
        .D(p_0_in[2]),
        .Q(m_count_reg[2]));
  FDCE \m_count_reg[3] 
       (.C(div4_clk_out),
        .CE(\m_count[3]_i_1_n_0 ),
        .CLR(calib_reset),
        .D(p_0_in[3]),
        .Q(m_count_reg[3]));
endmodule

(* DPHY_PRESET = "CSI2RX_XLNX" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* MTBF_SYNC_STAGES = "3" *) 
(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_rst_logic_7series" *) (* RESET_FSM_DONE = "2'b10" *) (* RST_BEGIN = "2'b00" *) 
(* STABLE_CLK_PERIOD = "5.000000" *) (* WAIT_FOR_ENABLE = "2'b01" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_logic_7series
   (core_clk,
    core_rst,
    cl_enable,
    srst,
    dphyen,
    system_rst_byteclk,
    system_rst);
  input core_clk;
  input core_rst;
  input cl_enable;
  input srst;
  input dphyen;
  (* keep = "true" *) output system_rst_byteclk;
  (* keep = "true" *) output system_rst;

  wire \FSM_sequential_rst_blk_state[0]_i_1_n_0 ;
  wire \FSM_sequential_rst_blk_state[1]_i_1_n_0 ;
  wire cl_enable;
  wire core_clk;
  wire core_rst;
  wire core_rst_sync;
  wire dphyen;
  wire [1:0]rst_blk_state;
  wire srst;
  (* RTL_KEEP = "true" *) wire system_rst;
  (* RTL_KEEP = "true" *) wire system_rst_byteclk;
  wire system_rst_byteclk_i_1_n_0;
  wire system_rst_i_1_n_0;
  wire system_rst_i_2_n_0;
  wire NLW_core_rst_sync_i_prmry_ack_UNCONNECTED;
  wire [1:0]NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAEAA0C00)) 
    \FSM_sequential_rst_blk_state[0]_i_1 
       (.I0(rst_blk_state[1]),
        .I1(dphyen),
        .I2(srst),
        .I3(cl_enable),
        .I4(rst_blk_state[0]),
        .O(\FSM_sequential_rst_blk_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFBFFF3FF)) 
    \FSM_sequential_rst_blk_state[1]_i_1 
       (.I0(rst_blk_state[1]),
        .I1(dphyen),
        .I2(srst),
        .I3(cl_enable),
        .I4(rst_blk_state[0]),
        .O(\FSM_sequential_rst_blk_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RST_BEGIN:00,RESET_FSM_DONE:01,WAIT_FOR_ENABLE:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_rst_blk_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst_sync),
        .D(\FSM_sequential_rst_blk_state[0]_i_1_n_0 ),
        .Q(rst_blk_state[0]));
  (* FSM_ENCODED_STATES = "RST_BEGIN:00,RESET_FSM_DONE:01,WAIT_FOR_ENABLE:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_rst_blk_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst_sync),
        .D(\FSM_sequential_rst_blk_state[1]_i_1_n_0 ),
        .Q(rst_blk_state[1]));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__2 core_rst_sync_i
       (.prmry_ack(NLW_core_rst_sync_i_prmry_ack_UNCONNECTED),
        .prmry_aclk(1'b0),
        .prmry_in(core_rst),
        .prmry_rst_n(1'b1),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(core_clk),
        .scndry_out(core_rst_sync),
        .scndry_rst_n(1'b1),
        .scndry_vect_out(NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED[1:0]));
  LUT5 #(
    .INIT(32'hF8AA08AA)) 
    system_rst_byteclk_i_1
       (.I0(system_rst_i_2_n_0),
        .I1(system_rst_byteclk),
        .I2(rst_blk_state[0]),
        .I3(rst_blk_state[1]),
        .I4(system_rst_byteclk),
        .O(system_rst_byteclk_i_1_n_0));
  (* KEEP = "yes" *) 
  FDPE system_rst_byteclk_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(system_rst_byteclk_i_1_n_0),
        .PRE(core_rst_sync),
        .Q(system_rst_byteclk));
  LUT5 #(
    .INIT(32'hF8AA08AA)) 
    system_rst_i_1
       (.I0(system_rst_i_2_n_0),
        .I1(system_rst),
        .I2(rst_blk_state[0]),
        .I3(rst_blk_state[1]),
        .I4(system_rst),
        .O(system_rst_i_1_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    system_rst_i_2
       (.I0(cl_enable),
        .I1(srst),
        .I2(dphyen),
        .O(system_rst_i_2_n_0));
  (* KEEP = "yes" *) 
  FDPE system_rst_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(system_rst_i_1_n_0),
        .PRE(core_rst_sync),
        .Q(system_rst));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_rst_sync" *) (* c_init_val = "1'b1" *) (* c_mtbf_stages = "5'b00010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync
   (prmry_in,
    scndry_aclk,
    scndry_out);
  input prmry_in;
  input scndry_aclk;
  output scndry_out;

  wire prmry_in;
  wire scndry_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_mipi_dphy_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  assign scndry_out = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_mipi_dphy_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(stg1_mipi_dphy_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(stg1_mipi_dphy_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_rst_sync" *) (* c_init_val = "1'b1" *) (* c_mtbf_stages = "5'b00010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync__1
   (prmry_in,
    scndry_aclk,
    scndry_out);
  input prmry_in;
  input scndry_aclk;
  output scndry_out;

  wire prmry_in;
  wire scndry_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_mipi_dphy_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  assign scndry_out = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_mipi_dphy_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(stg1_mipi_dphy_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(stg1_mipi_dphy_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_rst_sync" *) (* c_init_val = "1'b1" *) (* c_mtbf_stages = "5'b00010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync__2
   (prmry_in,
    scndry_aclk,
    scndry_out);
  input prmry_in;
  input scndry_aclk;
  output scndry_out;

  wire prmry_in;
  wire scndry_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_mipi_dphy_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  assign scndry_out = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_mipi_dphy_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(stg1_mipi_dphy_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(stg1_mipi_dphy_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_rst_sync" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_rst_sync__parameterized0
   (sys_rst_byteclk_out,
    system_rst_byteclk,
    rx_div4_clk);
  output sys_rst_byteclk_out;
  input system_rst_byteclk;
  input rx_div4_clk;

  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_mipi_dphy_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire system_rst_byteclk;

  assign sys_rst_byteclk_out = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg1_mipi_dphy_cdc_to_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(system_rst_byteclk),
        .Q(stg1_mipi_dphy_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(stg1_mipi_dphy_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    stg3_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sot_det_align" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sot_det_align
   (E,
    dl1_rxvalidhs,
    dl1_rxsynchs,
    dl1_errsoths,
    dl1_errsotsynchs,
    pkt_cnt_r0,
    dl1_rxdatahs,
    dl_en_hs_lpn_i,
    rx_div4_clk,
    rx_dl1_hs_dp);
  output [0:0]E;
  output dl1_rxvalidhs;
  output dl1_rxsynchs;
  output dl1_errsoths;
  output dl1_errsotsynchs;
  output pkt_cnt_r0;
  output [7:0]dl1_rxdatahs;
  input dl_en_hs_lpn_i;
  input rx_div4_clk;
  input [7:0]rx_dl1_hs_dp;

  wire [0:0]E;
  wire align_done_i_10__0_n_0;
  wire align_done_i_11__0_n_0;
  wire align_done_i_12__0_n_0;
  wire align_done_i_13__0_n_0;
  wire align_done_i_14__0_n_0;
  wire align_done_i_15__0_n_0;
  wire align_done_i_16__0_n_0;
  wire align_done_i_17__0_n_0;
  wire align_done_i_18__0_n_0;
  wire align_done_i_19__0_n_0;
  wire align_done_i_1__0_n_0;
  wire align_done_i_20__0_n_0;
  wire align_done_i_21__0_n_0;
  wire align_done_i_2__0_n_0;
  wire align_done_i_3__0_n_0;
  wire align_done_i_4__0_n_0;
  wire align_done_i_5__0_n_0;
  wire align_done_i_6__0_n_0;
  wire align_done_i_7__0_n_0;
  wire align_done_i_8__0_n_0;
  wire align_done_i_9__0_n_0;
  wire dl1_errsoths;
  wire dl1_errsotsynchs;
  wire [7:0]dl1_rxdatahs;
  wire dl1_rxsynchs;
  wire dl1_rxvalidhs;
  wire dl_en_hs_lpn_i;
  wire en_hs_lpn_sync;
  wire en_hs_lpn_sync_r;
  wire errsoths_i_10__0_n_0;
  wire errsoths_i_11__0_n_0;
  wire errsoths_i_12__0_n_0;
  wire errsoths_i_13__0_n_0;
  wire errsoths_i_14__0_n_0;
  wire errsoths_i_15__0_n_0;
  wire errsoths_i_16__0_n_0;
  wire errsoths_i_17__0_n_0;
  wire errsoths_i_18__0_n_0;
  wire errsoths_i_1__0_n_0;
  wire errsoths_i_2__0_n_0;
  wire errsoths_i_3__0_n_0;
  wire errsoths_i_4__0_n_0;
  wire errsoths_i_5__0_n_0;
  wire errsoths_i_6__0_n_0;
  wire errsoths_i_7__0_n_0;
  wire errsoths_i_8__0_n_0;
  wire errsoths_i_9__0_n_0;
  wire errsotsynchs_i_10__0_n_0;
  wire errsotsynchs_i_11__0_n_0;
  wire errsotsynchs_i_12__0_n_0;
  wire errsotsynchs_i_13__0_n_0;
  wire errsotsynchs_i_14__0_n_0;
  wire errsotsynchs_i_15__0_n_0;
  wire errsotsynchs_i_16__0_n_0;
  wire errsotsynchs_i_17__0_n_0;
  wire errsotsynchs_i_18__0_n_0;
  wire errsotsynchs_i_1__0_n_0;
  wire errsotsynchs_i_2__0_n_0;
  wire errsotsynchs_i_3__0_n_0;
  wire errsotsynchs_i_4__0_n_0;
  wire errsotsynchs_i_5__0_n_0;
  wire errsotsynchs_i_6__0_n_0;
  wire errsotsynchs_i_7__0_n_0;
  wire errsotsynchs_i_8__0_n_0;
  wire errsotsynchs_i_9__0_n_0;
  (* DONT_TOUCH *) wire [15:0]h_reg;
  wire [7:0]hs_data;
  wire \hs_data[0]_i_2__0_n_0 ;
  wire \hs_data[1]_i_2__0_n_0 ;
  wire \hs_data[2]_i_2__0_n_0 ;
  wire \hs_data[3]_i_2__0_n_0 ;
  wire \hs_data[4]_i_2__0_n_0 ;
  wire \hs_data[4]_i_3__0_n_0 ;
  wire \hs_data[5]_i_2__0_n_0 ;
  wire \hs_data[5]_i_3__0_n_0 ;
  wire \hs_data[6]_i_2__0_n_0 ;
  wire \hs_data[6]_i_3__0_n_0 ;
  wire \hs_data[7]_i_1__0_n_0 ;
  wire \hs_data[7]_i_3__0_n_0 ;
  wire \hs_data[7]_i_4__0_n_0 ;
  wire hs_dvalid_i_1__0_n_0;
  wire pkt_cnt_r0;
  wire rx_div4_clk;
  wire [7:0]rx_dl1_hs_dp;
  wire [7:0]rx_hs_dp_r;
  wire rxsynchs_i_1__0_n_0;
  wire rxsynchs_i_2__0_n_0;
  wire rxsynchs_i_3__0_n_0;
  wire rxsynchs_i_4__0_n_0;
  wire rxsynchs_i_5__0_n_0;
  wire rxsynchs_i_6__0_n_0;
  wire rxsynchs_i_7__0_n_0;
  wire \start_bit[0]_i_10__0_n_0 ;
  wire \start_bit[0]_i_11__0_n_0 ;
  wire \start_bit[0]_i_12__0_n_0 ;
  wire \start_bit[0]_i_1__0_n_0 ;
  wire \start_bit[0]_i_2__0_n_0 ;
  wire \start_bit[0]_i_3__0_n_0 ;
  wire \start_bit[0]_i_4__0_n_0 ;
  wire \start_bit[0]_i_5__0_n_0 ;
  wire \start_bit[0]_i_6__0_n_0 ;
  wire \start_bit[0]_i_7__0_n_0 ;
  wire \start_bit[0]_i_8__0_n_0 ;
  wire \start_bit[0]_i_9__0_n_0 ;
  wire \start_bit[1]_i_1__0_n_0 ;
  wire \start_bit[1]_i_2__0_n_0 ;
  wire \start_bit[1]_i_3__0_n_0 ;
  wire \start_bit[2]_i_10__0_n_0 ;
  wire \start_bit[2]_i_11__0_n_0 ;
  wire \start_bit[2]_i_12__0_n_0 ;
  wire \start_bit[2]_i_1__0_n_0 ;
  wire \start_bit[2]_i_2__0_n_0 ;
  wire \start_bit[2]_i_3__0_n_0 ;
  wire \start_bit[2]_i_4__0_n_0 ;
  wire \start_bit[2]_i_5__0_n_0 ;
  wire \start_bit[2]_i_6__0_n_0 ;
  wire \start_bit[2]_i_7__0_n_0 ;
  wire \start_bit[2]_i_8__0_n_0 ;
  wire \start_bit[2]_i_9__0_n_0 ;
  wire \start_bit_reg_n_0_[0] ;
  wire \start_bit_reg_n_0_[1] ;
  wire \start_bit_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'h080000008E080800)) 
    align_done_i_10__0
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[13]),
        .I3(h_reg[12]),
        .I4(h_reg[14]),
        .I5(h_reg[9]),
        .O(align_done_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hABABABAAABABABAB)) 
    align_done_i_11__0
       (.I0(rxsynchs_i_6__0_n_0),
        .I1(errsotsynchs_i_6__0_n_0),
        .I2(align_done_i_18__0_n_0),
        .I3(align_done_i_19__0_n_0),
        .I4(align_done_i_20__0_n_0),
        .I5(align_done_i_21__0_n_0),
        .O(align_done_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h51555555)) 
    align_done_i_12__0
       (.I0(h_reg[8]),
        .I1(h_reg[13]),
        .I2(h_reg[11]),
        .I3(h_reg[10]),
        .I4(h_reg[12]),
        .O(align_done_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h1F1F1F10)) 
    align_done_i_13__0
       (.I0(h_reg[11]),
        .I1(h_reg[12]),
        .I2(h_reg[10]),
        .I3(h_reg[7]),
        .I4(h_reg[6]),
        .O(align_done_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h03BF)) 
    align_done_i_14__0
       (.I0(h_reg[12]),
        .I1(h_reg[13]),
        .I2(h_reg[11]),
        .I3(h_reg[10]),
        .O(align_done_i_14__0_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    align_done_i_15__0
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(h_reg[11]),
        .O(align_done_i_15__0_n_0));
  LUT5 #(
    .INIT(32'h44044C4C)) 
    align_done_i_16__0
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(h_reg[12]),
        .I3(h_reg[13]),
        .I4(h_reg[14]),
        .O(align_done_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h000000000E0E0EFE)) 
    align_done_i_17__0
       (.I0(h_reg[7]),
        .I1(h_reg[8]),
        .I2(h_reg[11]),
        .I3(h_reg[12]),
        .I4(h_reg[13]),
        .I5(h_reg[10]),
        .O(align_done_i_17__0_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    align_done_i_18__0
       (.I0(h_reg[9]),
        .I1(h_reg[7]),
        .I2(h_reg[8]),
        .I3(h_reg[5]),
        .I4(h_reg[6]),
        .O(align_done_i_18__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    align_done_i_19__0
       (.I0(h_reg[4]),
        .I1(h_reg[3]),
        .I2(h_reg[2]),
        .I3(h_reg[6]),
        .I4(h_reg[5]),
        .O(align_done_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FDFF0000)) 
    align_done_i_1__0
       (.I0(align_done_i_2__0_n_0),
        .I1(align_done_i_3__0_n_0),
        .I2(align_done_i_4__0_n_0),
        .I3(align_done_i_5__0_n_0),
        .I4(en_hs_lpn_sync_r),
        .I5(E),
        .O(align_done_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h08000B00)) 
    align_done_i_20__0
       (.I0(h_reg[9]),
        .I1(h_reg[8]),
        .I2(h_reg[7]),
        .I3(h_reg[6]),
        .I4(h_reg[5]),
        .O(align_done_i_20__0_n_0));
  LUT5 #(
    .INIT(32'hF7F3F333)) 
    align_done_i_21__0
       (.I0(h_reg[8]),
        .I1(h_reg[5]),
        .I2(h_reg[6]),
        .I3(h_reg[9]),
        .I4(h_reg[7]),
        .O(align_done_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hBF2BFFBFFFBFFFFF)) 
    align_done_i_2__0
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[13]),
        .I3(h_reg[14]),
        .I4(h_reg[15]),
        .I5(h_reg[12]),
        .O(align_done_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000101F)) 
    align_done_i_3__0
       (.I0(h_reg[14]),
        .I1(h_reg[13]),
        .I2(h_reg[12]),
        .I3(align_done_i_6__0_n_0),
        .I4(h_reg[11]),
        .I5(align_done_i_7__0_n_0),
        .O(align_done_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFF5D)) 
    align_done_i_4__0
       (.I0(align_done_i_8__0_n_0),
        .I1(align_done_i_2__0_n_0),
        .I2(align_done_i_9__0_n_0),
        .I3(align_done_i_10__0_n_0),
        .O(align_done_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    align_done_i_5__0
       (.I0(\start_bit[0]_i_4__0_n_0 ),
        .I1(align_done_i_11__0_n_0),
        .O(align_done_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    align_done_i_6__0
       (.I0(h_reg[9]),
        .I1(h_reg[8]),
        .O(align_done_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hAFAAAEAEEEAEEEEE)) 
    align_done_i_7__0
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[13]),
        .I3(h_reg[14]),
        .I4(h_reg[15]),
        .I5(h_reg[12]),
        .O(align_done_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h4444445454544454)) 
    align_done_i_8__0
       (.I0(\start_bit[2]_i_12__0_n_0 ),
        .I1(align_done_i_10__0_n_0),
        .I2(align_done_i_12__0_n_0),
        .I3(align_done_i_13__0_n_0),
        .I4(h_reg[9]),
        .I5(align_done_i_14__0_n_0),
        .O(align_done_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h0000000D)) 
    align_done_i_9__0
       (.I0(h_reg[14]),
        .I1(align_done_i_15__0_n_0),
        .I2(h_reg[9]),
        .I3(align_done_i_16__0_n_0),
        .I4(align_done_i_17__0_n_0),
        .O(align_done_i_9__0_n_0));
  FDRE align_done_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(align_done_i_1__0_n_0),
        .Q(E),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 en_hs_lpn_sync_i
       (.dl_en_hs_lpn_i(dl_en_hs_lpn_i),
        .out(en_hs_lpn_sync),
        .rx_div4_clk(rx_div4_clk));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    en_hs_lpn_sync_r_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(en_hs_lpn_sync),
        .Q(en_hs_lpn_sync_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000E0E0EFE)) 
    errsoths_i_10__0
       (.I0(h_reg[3]),
        .I1(h_reg[4]),
        .I2(h_reg[7]),
        .I3(h_reg[8]),
        .I4(h_reg[9]),
        .I5(h_reg[6]),
        .O(errsoths_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hF7F3F333)) 
    errsoths_i_11__0
       (.I0(h_reg[9]),
        .I1(h_reg[6]),
        .I2(h_reg[7]),
        .I3(h_reg[10]),
        .I4(h_reg[8]),
        .O(errsoths_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    errsoths_i_12__0
       (.I0(h_reg[5]),
        .I1(h_reg[10]),
        .I2(h_reg[7]),
        .I3(h_reg[9]),
        .I4(h_reg[8]),
        .O(errsoths_i_12__0_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    errsoths_i_13__0
       (.I0(h_reg[10]),
        .I1(h_reg[8]),
        .I2(h_reg[9]),
        .O(errsoths_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h77F7F7FF)) 
    errsoths_i_14__0
       (.I0(h_reg[7]),
        .I1(h_reg[6]),
        .I2(h_reg[9]),
        .I3(h_reg[8]),
        .I4(h_reg[10]),
        .O(errsoths_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h0000800080006880)) 
    errsoths_i_15__0
       (.I0(h_reg[7]),
        .I1(h_reg[11]),
        .I2(h_reg[8]),
        .I3(h_reg[9]),
        .I4(h_reg[10]),
        .I5(h_reg[6]),
        .O(errsoths_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h2000000092202000)) 
    errsoths_i_16__0
       (.I0(h_reg[14]),
        .I1(h_reg[13]),
        .I2(h_reg[12]),
        .I3(h_reg[11]),
        .I4(h_reg[10]),
        .I5(h_reg[9]),
        .O(errsoths_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h2000000092202000)) 
    errsoths_i_17__0
       (.I0(h_reg[13]),
        .I1(h_reg[14]),
        .I2(h_reg[15]),
        .I3(h_reg[12]),
        .I4(h_reg[11]),
        .I5(h_reg[10]),
        .O(errsoths_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h2000000092202000)) 
    errsoths_i_18__0
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(h_reg[10]),
        .I3(h_reg[11]),
        .I4(h_reg[9]),
        .I5(h_reg[8]),
        .O(errsoths_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    errsoths_i_1__0
       (.I0(errsoths_i_2__0_n_0),
        .I1(errsoths_i_3__0_n_0),
        .I2(errsoths_i_4__0_n_0),
        .I3(errsoths_i_5__0_n_0),
        .I4(rxsynchs_i_3__0_n_0),
        .I5(dl1_errsoths),
        .O(errsoths_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    errsoths_i_2__0
       (.I0(en_hs_lpn_sync_r),
        .I1(E),
        .O(errsoths_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h4000000094404000)) 
    errsoths_i_3__0
       (.I0(h_reg[8]),
        .I1(h_reg[7]),
        .I2(h_reg[6]),
        .I3(h_reg[9]),
        .I4(h_reg[5]),
        .I5(h_reg[4]),
        .O(errsoths_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0080000080680080)) 
    errsoths_i_4__0
       (.I0(h_reg[4]),
        .I1(h_reg[5]),
        .I2(h_reg[8]),
        .I3(h_reg[7]),
        .I4(h_reg[6]),
        .I5(h_reg[3]),
        .O(errsoths_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0E0E0E00FFFFFFFF)) 
    errsoths_i_5__0
       (.I0(errsoths_i_6__0_n_0),
        .I1(errsoths_i_7__0_n_0),
        .I2(errsoths_i_8__0_n_0),
        .I3(rxsynchs_i_4__0_n_0),
        .I4(errsoths_i_9__0_n_0),
        .I5(align_done_i_5__0_n_0),
        .O(errsoths_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hBF6BFFBFFFBFFFFF)) 
    errsoths_i_6__0
       (.I0(h_reg[7]),
        .I1(h_reg[9]),
        .I2(h_reg[8]),
        .I3(h_reg[11]),
        .I4(h_reg[10]),
        .I5(h_reg[12]),
        .O(errsoths_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAFFEF)) 
    errsoths_i_7__0
       (.I0(errsotsynchs_i_6__0_n_0),
        .I1(errsoths_i_10__0_n_0),
        .I2(errsoths_i_11__0_n_0),
        .I3(errsoths_i_12__0_n_0),
        .I4(errsotsynchs_i_9__0_n_0),
        .O(errsoths_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF94009455)) 
    errsoths_i_8__0
       (.I0(h_reg[5]),
        .I1(h_reg[7]),
        .I2(h_reg[6]),
        .I3(errsoths_i_13__0_n_0),
        .I4(errsoths_i_14__0_n_0),
        .I5(errsoths_i_15__0_n_0),
        .O(errsoths_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h0015)) 
    errsoths_i_9__0
       (.I0(errsoths_i_16__0_n_0),
        .I1(align_done_i_8__0_n_0),
        .I2(errsoths_i_17__0_n_0),
        .I3(errsoths_i_18__0_n_0),
        .O(errsoths_i_9__0_n_0));
  FDRE errsoths_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(errsoths_i_1__0_n_0),
        .Q(dl1_errsoths),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    errsotsynchs_i_10__0
       (.I0(h_reg[9]),
        .I1(h_reg[11]),
        .I2(h_reg[10]),
        .I3(h_reg[12]),
        .I4(h_reg[13]),
        .O(errsotsynchs_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0000000707070007)) 
    errsotsynchs_i_11__0
       (.I0(errsotsynchs_i_14__0_n_0),
        .I1(h_reg[13]),
        .I2(h_reg[8]),
        .I3(align_done_i_13__0_n_0),
        .I4(h_reg[9]),
        .I5(align_done_i_14__0_n_0),
        .O(errsotsynchs_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFFEEEEFFFF)) 
    errsotsynchs_i_12__0
       (.I0(errsotsynchs_i_15__0_n_0),
        .I1(align_done_i_9__0_n_0),
        .I2(errsotsynchs_i_16__0_n_0),
        .I3(align_done_i_3__0_n_0),
        .I4(align_done_i_8__0_n_0),
        .I5(errsotsynchs_i_17__0_n_0),
        .O(errsotsynchs_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    errsotsynchs_i_13__0
       (.I0(h_reg[10]),
        .I1(h_reg[7]),
        .O(errsotsynchs_i_13__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    errsotsynchs_i_14__0
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(h_reg[12]),
        .O(errsotsynchs_i_14__0_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    errsotsynchs_i_15__0
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[12]),
        .I3(h_reg[13]),
        .I4(h_reg[14]),
        .O(errsotsynchs_i_15__0_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    errsotsynchs_i_16__0
       (.I0(h_reg[15]),
        .I1(h_reg[14]),
        .I2(h_reg[13]),
        .I3(h_reg[11]),
        .I4(h_reg[12]),
        .O(errsotsynchs_i_16__0_n_0));
  LUT5 #(
    .INIT(32'h00045555)) 
    errsotsynchs_i_17__0
       (.I0(align_done_i_10__0_n_0),
        .I1(errsotsynchs_i_18__0_n_0),
        .I2(align_done_i_16__0_n_0),
        .I3(align_done_i_17__0_n_0),
        .I4(align_done_i_2__0_n_0),
        .O(errsotsynchs_i_17__0_n_0));
  LUT5 #(
    .INIT(32'h51555555)) 
    errsotsynchs_i_18__0
       (.I0(h_reg[9]),
        .I1(h_reg[13]),
        .I2(h_reg[12]),
        .I3(h_reg[11]),
        .I4(h_reg[14]),
        .O(errsotsynchs_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h888AFFFF888A0000)) 
    errsotsynchs_i_1__0
       (.I0(errsoths_i_2__0_n_0),
        .I1(errsotsynchs_i_2__0_n_0),
        .I2(errsotsynchs_i_3__0_n_0),
        .I3(errsotsynchs_i_4__0_n_0),
        .I4(rxsynchs_i_3__0_n_0),
        .I5(dl1_errsotsynchs),
        .O(errsotsynchs_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h005D)) 
    errsotsynchs_i_2__0
       (.I0(\start_bit[0]_i_4__0_n_0 ),
        .I1(errsotsynchs_i_5__0_n_0),
        .I2(errsotsynchs_i_6__0_n_0),
        .I3(rxsynchs_i_7__0_n_0),
        .O(errsotsynchs_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    errsotsynchs_i_3__0
       (.I0(errsotsynchs_i_7__0_n_0),
        .I1(errsotsynchs_i_8__0_n_0),
        .I2(errsotsynchs_i_9__0_n_0),
        .I3(errsotsynchs_i_6__0_n_0),
        .O(errsotsynchs_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h55540000FFFFFFFF)) 
    errsotsynchs_i_4__0
       (.I0(rxsynchs_i_4__0_n_0),
        .I1(errsotsynchs_i_10__0_n_0),
        .I2(errsotsynchs_i_11__0_n_0),
        .I3(align_done_i_10__0_n_0),
        .I4(errsotsynchs_i_12__0_n_0),
        .I5(align_done_i_5__0_n_0),
        .O(errsotsynchs_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAEFE2ABEAEEEAEFE)) 
    errsotsynchs_i_5__0
       (.I0(align_done_i_19__0_n_0),
        .I1(h_reg[5]),
        .I2(h_reg[6]),
        .I3(h_reg[7]),
        .I4(h_reg[8]),
        .I5(h_reg[9]),
        .O(errsotsynchs_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    errsotsynchs_i_6__0
       (.I0(h_reg[6]),
        .I1(h_reg[9]),
        .I2(h_reg[8]),
        .I3(h_reg[10]),
        .I4(h_reg[7]),
        .I5(h_reg[5]),
        .O(errsotsynchs_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hF771FFF7FFF7FFFF)) 
    errsotsynchs_i_7__0
       (.I0(h_reg[12]),
        .I1(h_reg[10]),
        .I2(h_reg[11]),
        .I3(h_reg[7]),
        .I4(h_reg[8]),
        .I5(h_reg[9]),
        .O(errsotsynchs_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000040444444)) 
    errsotsynchs_i_8__0
       (.I0(errsoths_i_10__0_n_0),
        .I1(errsoths_i_11__0_n_0),
        .I2(h_reg[8]),
        .I3(h_reg[9]),
        .I4(errsotsynchs_i_13__0_n_0),
        .I5(h_reg[5]),
        .O(errsotsynchs_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    errsotsynchs_i_9__0
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(h_reg[9]),
        .I3(h_reg[7]),
        .I4(h_reg[8]),
        .I5(h_reg[6]),
        .O(errsotsynchs_i_9__0_n_0));
  FDRE errsotsynchs_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(errsotsynchs_i_1__0_n_0),
        .Q(dl1_errsotsynchs),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[8]),
        .Q(h_reg[0]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[2]),
        .Q(h_reg[10]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[3]),
        .Q(h_reg[11]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[4]),
        .Q(h_reg[12]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[5]),
        .Q(h_reg[13]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[6]),
        .Q(h_reg[14]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[7]),
        .Q(h_reg[15]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[9]),
        .Q(h_reg[1]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[10]),
        .Q(h_reg[2]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[11]),
        .Q(h_reg[3]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[12]),
        .Q(h_reg[4]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[13]),
        .Q(h_reg[5]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[14]),
        .Q(h_reg[6]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[15]),
        .Q(h_reg[7]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[0]),
        .Q(h_reg[8]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[1]),
        .Q(h_reg[9]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[0]_i_1__0 
       (.I0(\hs_data[4]_i_3__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[0]_i_2__0_n_0 ),
        .O(hs_data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[0]_i_2__0 
       (.I0(h_reg[4]),
        .I1(h_reg[3]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[2]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[1]),
        .O(\hs_data[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[1]_i_1__0 
       (.I0(\hs_data[5]_i_3__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[1]_i_2__0_n_0 ),
        .O(hs_data[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[1]_i_2__0 
       (.I0(h_reg[5]),
        .I1(h_reg[4]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[3]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[2]),
        .O(\hs_data[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[2]_i_1__0 
       (.I0(\hs_data[6]_i_3__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[2]_i_2__0_n_0 ),
        .O(hs_data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[2]_i_2__0 
       (.I0(h_reg[6]),
        .I1(h_reg[5]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[4]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[3]),
        .O(\hs_data[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[3]_i_1__0 
       (.I0(\hs_data[7]_i_4__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[3]_i_2__0_n_0 ),
        .O(hs_data[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[3]_i_2__0 
       (.I0(h_reg[7]),
        .I1(h_reg[6]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[5]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[4]),
        .O(\hs_data[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[4]_i_1__0 
       (.I0(\hs_data[4]_i_2__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[4]_i_3__0_n_0 ),
        .O(hs_data[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[4]_i_2__0 
       (.I0(h_reg[12]),
        .I1(h_reg[11]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[10]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[9]),
        .O(\hs_data[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[4]_i_3__0 
       (.I0(h_reg[8]),
        .I1(h_reg[7]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[6]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[5]),
        .O(\hs_data[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[5]_i_1__0 
       (.I0(\hs_data[5]_i_2__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[5]_i_3__0_n_0 ),
        .O(hs_data[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[5]_i_2__0 
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[11]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[10]),
        .O(\hs_data[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[5]_i_3__0 
       (.I0(h_reg[9]),
        .I1(h_reg[8]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[7]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[6]),
        .O(\hs_data[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[6]_i_1__0 
       (.I0(\hs_data[6]_i_2__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[6]_i_3__0_n_0 ),
        .O(hs_data[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[6]_i_2__0 
       (.I0(h_reg[14]),
        .I1(h_reg[13]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[12]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[11]),
        .O(\hs_data[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[6]_i_3__0 
       (.I0(h_reg[10]),
        .I1(h_reg[9]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[8]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[7]),
        .O(\hs_data[6]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_data[7]_i_1__0 
       (.I0(en_hs_lpn_sync_r),
        .O(\hs_data[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[7]_i_2__0 
       (.I0(\hs_data[7]_i_3__0_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[7]_i_4__0_n_0 ),
        .O(hs_data[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[7]_i_3__0 
       (.I0(h_reg[15]),
        .I1(h_reg[14]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[13]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[12]),
        .O(\hs_data[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[7]_i_4__0 
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[9]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[8]),
        .O(\hs_data[7]_i_4__0_n_0 ));
  FDRE \hs_data_reg[0] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[0]),
        .Q(dl1_rxdatahs[0]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[1] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[1]),
        .Q(dl1_rxdatahs[1]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[2] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[2]),
        .Q(dl1_rxdatahs[2]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[3] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[3]),
        .Q(dl1_rxdatahs[3]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[4] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[4]),
        .Q(dl1_rxdatahs[4]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[5] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[5]),
        .Q(dl1_rxdatahs[5]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[6] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[6]),
        .Q(dl1_rxdatahs[6]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  FDRE \hs_data_reg[7] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[7]),
        .Q(dl1_rxdatahs[7]),
        .R(\hs_data[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    hs_dvalid_i_1__0
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .I2(dl1_rxvalidhs),
        .O(hs_dvalid_i_1__0_n_0));
  FDRE hs_dvalid_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(hs_dvalid_i_1__0_n_0),
        .Q(dl1_rxvalidhs),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \pkt_cnt_r[0]_i_1__0 
       (.I0(E),
        .I1(dl1_rxsynchs),
        .I2(dl1_errsoths),
        .I3(dl1_errsotsynchs),
        .O(pkt_cnt_r0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[0]),
        .Q(rx_hs_dp_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[1]),
        .Q(rx_hs_dp_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[2]),
        .Q(rx_hs_dp_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[3]),
        .Q(rx_hs_dp_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[4]),
        .Q(rx_hs_dp_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[5]),
        .Q(rx_hs_dp_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[6]),
        .Q(rx_hs_dp_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl1_hs_dp[7]),
        .Q(rx_hs_dp_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    rxsynchs_i_1__0
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .I2(rxsynchs_i_2__0_n_0),
        .I3(rxsynchs_i_3__0_n_0),
        .I4(dl1_rxsynchs),
        .O(rxsynchs_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000004FEF)) 
    rxsynchs_i_2__0
       (.I0(rxsynchs_i_4__0_n_0),
        .I1(rxsynchs_i_5__0_n_0),
        .I2(align_done_i_5__0_n_0),
        .I3(errsotsynchs_i_3__0_n_0),
        .I4(rxsynchs_i_6__0_n_0),
        .I5(rxsynchs_i_7__0_n_0),
        .O(rxsynchs_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    rxsynchs_i_3__0
       (.I0(align_done_i_2__0_n_0),
        .I1(align_done_i_3__0_n_0),
        .I2(align_done_i_5__0_n_0),
        .I3(align_done_i_4__0_n_0),
        .I4(E),
        .I5(en_hs_lpn_sync_r),
        .O(rxsynchs_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rxsynchs_i_4__0
       (.I0(\start_bit[2]_i_3__0_n_0 ),
        .I1(\start_bit[0]_i_5__0_n_0 ),
        .I2(errsoths_i_7__0_n_0),
        .O(rxsynchs_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h000B)) 
    rxsynchs_i_5__0
       (.I0(align_done_i_2__0_n_0),
        .I1(errsotsynchs_i_11__0_n_0),
        .I2(align_done_i_10__0_n_0),
        .I3(\start_bit[2]_i_12__0_n_0 ),
        .O(rxsynchs_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    rxsynchs_i_6__0
       (.I0(h_reg[7]),
        .I1(h_reg[8]),
        .I2(h_reg[5]),
        .I3(h_reg[6]),
        .I4(h_reg[9]),
        .I5(h_reg[4]),
        .O(rxsynchs_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0080000080E80080)) 
    rxsynchs_i_7__0
       (.I0(h_reg[4]),
        .I1(h_reg[5]),
        .I2(h_reg[8]),
        .I3(h_reg[7]),
        .I4(h_reg[6]),
        .I5(h_reg[3]),
        .O(rxsynchs_i_7__0_n_0));
  FDRE rxsynchs_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rxsynchs_i_1__0_n_0),
        .Q(dl1_rxsynchs),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \start_bit[0]_i_10__0 
       (.I0(h_reg[7]),
        .I1(h_reg[11]),
        .I2(h_reg[8]),
        .I3(h_reg[9]),
        .I4(h_reg[10]),
        .O(\start_bit[0]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \start_bit[0]_i_11__0 
       (.I0(h_reg[6]),
        .I1(h_reg[8]),
        .I2(h_reg[7]),
        .I3(h_reg[5]),
        .I4(h_reg[4]),
        .O(\start_bit[0]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hCFEFFFEF)) 
    \start_bit[0]_i_12__0 
       (.I0(h_reg[7]),
        .I1(h_reg[9]),
        .I2(h_reg[8]),
        .I3(h_reg[10]),
        .I4(h_reg[11]),
        .O(\start_bit[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F00000DD000000)) 
    \start_bit[0]_i_1__0 
       (.I0(\start_bit[0]_i_2__0_n_0 ),
        .I1(\start_bit[0]_i_3__0_n_0 ),
        .I2(\start_bit_reg_n_0_[0] ),
        .I3(\start_bit[0]_i_4__0_n_0 ),
        .I4(en_hs_lpn_sync_r),
        .I5(E),
        .O(\start_bit[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFF2F0F0)) 
    \start_bit[0]_i_2__0 
       (.I0(align_done_i_2__0_n_0),
        .I1(align_done_i_3__0_n_0),
        .I2(rxsynchs_i_4__0_n_0),
        .I3(align_done_i_4__0_n_0),
        .I4(align_done_i_8__0_n_0),
        .O(\start_bit[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \start_bit[0]_i_3__0 
       (.I0(errsoths_i_7__0_n_0),
        .I1(\start_bit[0]_i_5__0_n_0 ),
        .I2(align_done_i_11__0_n_0),
        .O(\start_bit[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF005D)) 
    \start_bit[0]_i_4__0 
       (.I0(\start_bit[0]_i_6__0_n_0 ),
        .I1(\start_bit[0]_i_7__0_n_0 ),
        .I2(\start_bit[0]_i_8__0_n_0 ),
        .I3(h_reg[3]),
        .I4(rxsynchs_i_6__0_n_0),
        .I5(rxsynchs_i_7__0_n_0),
        .O(\start_bit[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBBFBFAAAAAAAA)) 
    \start_bit[0]_i_5__0 
       (.I0(errsotsynchs_i_9__0_n_0),
        .I1(\start_bit[0]_i_9__0_n_0 ),
        .I2(\start_bit[0]_i_10__0_n_0 ),
        .I3(\start_bit[0]_i_11__0_n_0 ),
        .I4(\start_bit[0]_i_12__0_n_0 ),
        .I5(errsotsynchs_i_7__0_n_0),
        .O(\start_bit[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \start_bit[0]_i_6__0 
       (.I0(h_reg[6]),
        .I1(h_reg[5]),
        .O(\start_bit[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D5D55)) 
    \start_bit[0]_i_7__0 
       (.I0(h_reg[4]),
        .I1(h_reg[8]),
        .I2(h_reg[7]),
        .I3(h_reg[6]),
        .I4(h_reg[5]),
        .O(\start_bit[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F0E000E0F0E)) 
    \start_bit[0]_i_8__0 
       (.I0(h_reg[2]),
        .I1(h_reg[1]),
        .I2(h_reg[4]),
        .I3(h_reg[5]),
        .I4(h_reg[7]),
        .I5(h_reg[8]),
        .O(\start_bit[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hDCFFC0FF)) 
    \start_bit[0]_i_9__0 
       (.I0(h_reg[10]),
        .I1(h_reg[8]),
        .I2(h_reg[11]),
        .I3(h_reg[7]),
        .I4(h_reg[9]),
        .O(\start_bit[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0444444004444)) 
    \start_bit[1]_i_1__0 
       (.I0(\start_bit[1]_i_2__0_n_0 ),
        .I1(\start_bit[1]_i_3__0_n_0 ),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(align_done_i_5__0_n_0),
        .I4(en_hs_lpn_sync_r),
        .I5(E),
        .O(\start_bit[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hEFFFEFEF)) 
    \start_bit[1]_i_2__0 
       (.I0(align_done_i_11__0_n_0),
        .I1(E),
        .I2(en_hs_lpn_sync_r),
        .I3(\start_bit[2]_i_7__0_n_0 ),
        .I4(\start_bit[2]_i_3__0_n_0 ),
        .O(\start_bit[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC8CCC)) 
    \start_bit[1]_i_3__0 
       (.I0(align_done_i_3__0_n_0),
        .I1(align_done_i_8__0_n_0),
        .I2(align_done_i_2__0_n_0),
        .I3(align_done_i_9__0_n_0),
        .I4(align_done_i_10__0_n_0),
        .I5(\start_bit[2]_i_7__0_n_0 ),
        .O(\start_bit[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    \start_bit[2]_i_10__0 
       (.I0(h_reg[7]),
        .I1(h_reg[6]),
        .I2(h_reg[5]),
        .I3(h_reg[9]),
        .I4(h_reg[8]),
        .O(\start_bit[2]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hF7F7FFF3)) 
    \start_bit[2]_i_11__0 
       (.I0(h_reg[12]),
        .I1(h_reg[9]),
        .I2(h_reg[10]),
        .I3(h_reg[8]),
        .I4(h_reg[11]),
        .O(\start_bit[2]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    \start_bit[2]_i_12__0 
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(h_reg[9]),
        .I3(h_reg[10]),
        .I4(h_reg[11]),
        .I5(h_reg[8]),
        .O(\start_bit[2]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF540054)) 
    \start_bit[2]_i_1__0 
       (.I0(\start_bit[2]_i_2__0_n_0 ),
        .I1(\start_bit[2]_i_3__0_n_0 ),
        .I2(\start_bit[2]_i_4__0_n_0 ),
        .I3(\start_bit[2]_i_5__0_n_0 ),
        .I4(\start_bit_reg_n_0_[2] ),
        .I5(\start_bit[2]_i_6__0_n_0 ),
        .O(\start_bit[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \start_bit[2]_i_2__0 
       (.I0(align_done_i_11__0_n_0),
        .I1(E),
        .I2(en_hs_lpn_sync_r),
        .I3(\start_bit[2]_i_7__0_n_0 ),
        .O(\start_bit[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555557F777F7F)) 
    \start_bit[2]_i_3__0 
       (.I0(errsotsynchs_i_7__0_n_0),
        .I1(\start_bit[2]_i_8__0_n_0 ),
        .I2(\start_bit[2]_i_9__0_n_0 ),
        .I3(\start_bit[2]_i_10__0_n_0 ),
        .I4(\start_bit[2]_i_11__0_n_0 ),
        .I5(\start_bit[2]_i_12__0_n_0 ),
        .O(\start_bit[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \start_bit[2]_i_4__0 
       (.I0(align_done_i_2__0_n_0),
        .I1(align_done_i_3__0_n_0),
        .I2(align_done_i_4__0_n_0),
        .O(\start_bit[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \start_bit[2]_i_5__0 
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .O(\start_bit[2]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \start_bit[2]_i_6__0 
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .I2(\start_bit[2]_i_7__0_n_0 ),
        .I3(align_done_i_5__0_n_0),
        .O(\start_bit[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \start_bit[2]_i_7__0 
       (.I0(errsoths_i_7__0_n_0),
        .I1(\start_bit[0]_i_5__0_n_0 ),
        .O(\start_bit[2]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hDCFFC0FF)) 
    \start_bit[2]_i_8__0 
       (.I0(h_reg[11]),
        .I1(h_reg[9]),
        .I2(h_reg[10]),
        .I3(h_reg[8]),
        .I4(h_reg[12]),
        .O(\start_bit[2]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \start_bit[2]_i_9__0 
       (.I0(h_reg[8]),
        .I1(h_reg[12]),
        .I2(h_reg[9]),
        .I3(h_reg[10]),
        .I4(h_reg[11]),
        .O(\start_bit[2]_i_9__0_n_0 ));
  FDRE \start_bit_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\start_bit[0]_i_1__0_n_0 ),
        .Q(\start_bit_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \start_bit_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\start_bit[1]_i_1__0_n_0 ),
        .Q(\start_bit_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \start_bit_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\start_bit[2]_i_1__0_n_0 ),
        .Q(\start_bit_reg_n_0_[2] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sot_det_align" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sot_det_align_8
   (E,
    hs_dvalid_reg_0,
    dl0_rxsynchs,
    dl0_errsoths,
    dl0_errsotsynchs,
    SR,
    s_level_out_d3_reg,
    pkt_cnt_r0,
    dl0_rxdatahs,
    dl_en_hs_lpn_i,
    rx_div4_clk,
    out,
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg ,
    prmry_in,
    rx_dl0_hs_dp);
  output [0:0]E;
  output hs_dvalid_reg_0;
  output dl0_rxsynchs;
  output dl0_errsoths;
  output dl0_errsotsynchs;
  output [0:0]SR;
  output s_level_out_d3_reg;
  output pkt_cnt_r0;
  output [7:0]dl0_rxdatahs;
  input dl_en_hs_lpn_i;
  input rx_div4_clk;
  input out;
  input \two_lane_hs_rx_timeout.maxfrm_wait_done_reg ;
  input prmry_in;
  input [7:0]rx_dl0_hs_dp;

  wire [0:0]E;
  wire [0:0]SR;
  wire align_done_i_10_n_0;
  wire align_done_i_11_n_0;
  wire align_done_i_12_n_0;
  wire align_done_i_13_n_0;
  wire align_done_i_14_n_0;
  wire align_done_i_15_n_0;
  wire align_done_i_16_n_0;
  wire align_done_i_17_n_0;
  wire align_done_i_18_n_0;
  wire align_done_i_19_n_0;
  wire align_done_i_1_n_0;
  wire align_done_i_20_n_0;
  wire align_done_i_21_n_0;
  wire align_done_i_2_n_0;
  wire align_done_i_3_n_0;
  wire align_done_i_4_n_0;
  wire align_done_i_5_n_0;
  wire align_done_i_6_n_0;
  wire align_done_i_7_n_0;
  wire align_done_i_8_n_0;
  wire align_done_i_9_n_0;
  wire dl0_errsoths;
  wire dl0_errsotsynchs;
  wire [7:0]dl0_rxdatahs;
  wire dl0_rxsynchs;
  wire dl_en_hs_lpn_i;
  wire en_hs_lpn_sync;
  wire en_hs_lpn_sync_r;
  wire errsoths_i_10_n_0;
  wire errsoths_i_11_n_0;
  wire errsoths_i_12_n_0;
  wire errsoths_i_13_n_0;
  wire errsoths_i_14_n_0;
  wire errsoths_i_15_n_0;
  wire errsoths_i_16_n_0;
  wire errsoths_i_17_n_0;
  wire errsoths_i_18_n_0;
  wire errsoths_i_1_n_0;
  wire errsoths_i_2_n_0;
  wire errsoths_i_3_n_0;
  wire errsoths_i_4_n_0;
  wire errsoths_i_5_n_0;
  wire errsoths_i_6_n_0;
  wire errsoths_i_7_n_0;
  wire errsoths_i_8_n_0;
  wire errsoths_i_9_n_0;
  wire errsotsynchs_i_10_n_0;
  wire errsotsynchs_i_11_n_0;
  wire errsotsynchs_i_12_n_0;
  wire errsotsynchs_i_13_n_0;
  wire errsotsynchs_i_14_n_0;
  wire errsotsynchs_i_15_n_0;
  wire errsotsynchs_i_16_n_0;
  wire errsotsynchs_i_17_n_0;
  wire errsotsynchs_i_18_n_0;
  wire errsotsynchs_i_1_n_0;
  wire errsotsynchs_i_2_n_0;
  wire errsotsynchs_i_3_n_0;
  wire errsotsynchs_i_4_n_0;
  wire errsotsynchs_i_5_n_0;
  wire errsotsynchs_i_6_n_0;
  wire errsotsynchs_i_7_n_0;
  wire errsotsynchs_i_8_n_0;
  wire errsotsynchs_i_9_n_0;
  (* DONT_TOUCH *) wire [15:0]h_reg;
  wire [7:0]hs_data;
  wire \hs_data[0]_i_2_n_0 ;
  wire \hs_data[1]_i_2_n_0 ;
  wire \hs_data[2]_i_2_n_0 ;
  wire \hs_data[3]_i_2_n_0 ;
  wire \hs_data[4]_i_2_n_0 ;
  wire \hs_data[4]_i_3_n_0 ;
  wire \hs_data[5]_i_2_n_0 ;
  wire \hs_data[5]_i_3_n_0 ;
  wire \hs_data[6]_i_2_n_0 ;
  wire \hs_data[6]_i_3_n_0 ;
  wire \hs_data[7]_i_1_n_0 ;
  wire \hs_data[7]_i_3_n_0 ;
  wire \hs_data[7]_i_4_n_0 ;
  wire hs_dvalid_i_1_n_0;
  wire hs_dvalid_reg_0;
  wire out;
  wire pkt_cnt_r0;
  wire prmry_in;
  wire rx_div4_clk;
  wire [7:0]rx_dl0_hs_dp;
  wire [7:0]rx_hs_dp_r;
  wire rxsynchs_i_1_n_0;
  wire rxsynchs_i_2_n_0;
  wire rxsynchs_i_3_n_0;
  wire rxsynchs_i_4_n_0;
  wire rxsynchs_i_5_n_0;
  wire rxsynchs_i_6_n_0;
  wire rxsynchs_i_7_n_0;
  wire s_level_out_d3_reg;
  wire \start_bit[0]_i_10_n_0 ;
  wire \start_bit[0]_i_11_n_0 ;
  wire \start_bit[0]_i_12_n_0 ;
  wire \start_bit[0]_i_1_n_0 ;
  wire \start_bit[0]_i_2_n_0 ;
  wire \start_bit[0]_i_3_n_0 ;
  wire \start_bit[0]_i_4_n_0 ;
  wire \start_bit[0]_i_5_n_0 ;
  wire \start_bit[0]_i_6_n_0 ;
  wire \start_bit[0]_i_7_n_0 ;
  wire \start_bit[0]_i_8_n_0 ;
  wire \start_bit[0]_i_9_n_0 ;
  wire \start_bit[1]_i_1_n_0 ;
  wire \start_bit[1]_i_2_n_0 ;
  wire \start_bit[1]_i_3_n_0 ;
  wire \start_bit[2]_i_10_n_0 ;
  wire \start_bit[2]_i_11_n_0 ;
  wire \start_bit[2]_i_12_n_0 ;
  wire \start_bit[2]_i_1_n_0 ;
  wire \start_bit[2]_i_2_n_0 ;
  wire \start_bit[2]_i_3_n_0 ;
  wire \start_bit[2]_i_4_n_0 ;
  wire \start_bit[2]_i_5_n_0 ;
  wire \start_bit[2]_i_6_n_0 ;
  wire \start_bit[2]_i_7_n_0 ;
  wire \start_bit[2]_i_8_n_0 ;
  wire \start_bit[2]_i_9_n_0 ;
  wire \start_bit_reg_n_0_[0] ;
  wire \start_bit_reg_n_0_[1] ;
  wire \start_bit_reg_n_0_[2] ;
  wire \two_lane_hs_rx_timeout.maxfrm_wait_done_reg ;

  LUT6 #(
    .INIT(64'hFFFF0000FDFF0000)) 
    align_done_i_1
       (.I0(align_done_i_2_n_0),
        .I1(align_done_i_3_n_0),
        .I2(align_done_i_4_n_0),
        .I3(align_done_i_5_n_0),
        .I4(en_hs_lpn_sync_r),
        .I5(E),
        .O(align_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h080000008E080800)) 
    align_done_i_10
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[13]),
        .I3(h_reg[12]),
        .I4(h_reg[14]),
        .I5(h_reg[9]),
        .O(align_done_i_10_n_0));
  LUT6 #(
    .INIT(64'hABABABAAABABABAB)) 
    align_done_i_11
       (.I0(rxsynchs_i_6_n_0),
        .I1(errsotsynchs_i_6_n_0),
        .I2(align_done_i_18_n_0),
        .I3(align_done_i_19_n_0),
        .I4(align_done_i_20_n_0),
        .I5(align_done_i_21_n_0),
        .O(align_done_i_11_n_0));
  LUT5 #(
    .INIT(32'h51555555)) 
    align_done_i_12
       (.I0(h_reg[8]),
        .I1(h_reg[13]),
        .I2(h_reg[11]),
        .I3(h_reg[10]),
        .I4(h_reg[12]),
        .O(align_done_i_12_n_0));
  LUT5 #(
    .INIT(32'h1F1F1F10)) 
    align_done_i_13
       (.I0(h_reg[11]),
        .I1(h_reg[12]),
        .I2(h_reg[10]),
        .I3(h_reg[7]),
        .I4(h_reg[6]),
        .O(align_done_i_13_n_0));
  LUT4 #(
    .INIT(16'h03BF)) 
    align_done_i_14
       (.I0(h_reg[12]),
        .I1(h_reg[13]),
        .I2(h_reg[11]),
        .I3(h_reg[10]),
        .O(align_done_i_14_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    align_done_i_15
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(h_reg[11]),
        .O(align_done_i_15_n_0));
  LUT5 #(
    .INIT(32'h44044C4C)) 
    align_done_i_16
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(h_reg[12]),
        .I3(h_reg[13]),
        .I4(h_reg[14]),
        .O(align_done_i_16_n_0));
  LUT6 #(
    .INIT(64'h000000000E0E0EFE)) 
    align_done_i_17
       (.I0(h_reg[7]),
        .I1(h_reg[8]),
        .I2(h_reg[11]),
        .I3(h_reg[12]),
        .I4(h_reg[13]),
        .I5(h_reg[10]),
        .O(align_done_i_17_n_0));
  LUT5 #(
    .INIT(32'h08000000)) 
    align_done_i_18
       (.I0(h_reg[9]),
        .I1(h_reg[7]),
        .I2(h_reg[8]),
        .I3(h_reg[5]),
        .I4(h_reg[6]),
        .O(align_done_i_18_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    align_done_i_19
       (.I0(h_reg[4]),
        .I1(h_reg[3]),
        .I2(h_reg[2]),
        .I3(h_reg[6]),
        .I4(h_reg[5]),
        .O(align_done_i_19_n_0));
  LUT6 #(
    .INIT(64'hBF2BFFBFFFBFFFFF)) 
    align_done_i_2
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[13]),
        .I3(h_reg[14]),
        .I4(h_reg[15]),
        .I5(h_reg[12]),
        .O(align_done_i_2_n_0));
  LUT5 #(
    .INIT(32'h08000B00)) 
    align_done_i_20
       (.I0(h_reg[9]),
        .I1(h_reg[8]),
        .I2(h_reg[7]),
        .I3(h_reg[6]),
        .I4(h_reg[5]),
        .O(align_done_i_20_n_0));
  LUT5 #(
    .INIT(32'hF7F3F333)) 
    align_done_i_21
       (.I0(h_reg[8]),
        .I1(h_reg[5]),
        .I2(h_reg[6]),
        .I3(h_reg[9]),
        .I4(h_reg[7]),
        .O(align_done_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000101F)) 
    align_done_i_3
       (.I0(h_reg[14]),
        .I1(h_reg[13]),
        .I2(h_reg[12]),
        .I3(align_done_i_6_n_0),
        .I4(h_reg[11]),
        .I5(align_done_i_7_n_0),
        .O(align_done_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF5D)) 
    align_done_i_4
       (.I0(align_done_i_8_n_0),
        .I1(align_done_i_2_n_0),
        .I2(align_done_i_9_n_0),
        .I3(align_done_i_10_n_0),
        .O(align_done_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    align_done_i_5
       (.I0(\start_bit[0]_i_4_n_0 ),
        .I1(align_done_i_11_n_0),
        .O(align_done_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    align_done_i_6
       (.I0(h_reg[9]),
        .I1(h_reg[8]),
        .O(align_done_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFAAAEAEEEAEEEEE)) 
    align_done_i_7
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[13]),
        .I3(h_reg[14]),
        .I4(h_reg[15]),
        .I5(h_reg[12]),
        .O(align_done_i_7_n_0));
  LUT6 #(
    .INIT(64'h4444445454544454)) 
    align_done_i_8
       (.I0(\start_bit[2]_i_12_n_0 ),
        .I1(align_done_i_10_n_0),
        .I2(align_done_i_12_n_0),
        .I3(align_done_i_13_n_0),
        .I4(h_reg[9]),
        .I5(align_done_i_14_n_0),
        .O(align_done_i_8_n_0));
  LUT5 #(
    .INIT(32'h0000000D)) 
    align_done_i_9
       (.I0(h_reg[14]),
        .I1(align_done_i_15_n_0),
        .I2(h_reg[9]),
        .I3(align_done_i_16_n_0),
        .I4(align_done_i_17_n_0),
        .O(align_done_i_9_n_0));
  FDRE align_done_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(align_done_i_1_n_0),
        .Q(E),
        .R(1'b0));
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_10 en_hs_lpn_sync_i
       (.dl_en_hs_lpn_i(dl_en_hs_lpn_i),
        .out(en_hs_lpn_sync),
        .rx_div4_clk(rx_div4_clk));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    en_hs_lpn_sync_r_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(en_hs_lpn_sync),
        .Q(en_hs_lpn_sync_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    errsoths_i_1
       (.I0(errsoths_i_2_n_0),
        .I1(errsoths_i_3_n_0),
        .I2(errsoths_i_4_n_0),
        .I3(errsoths_i_5_n_0),
        .I4(rxsynchs_i_3_n_0),
        .I5(dl0_errsoths),
        .O(errsoths_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000E0E0EFE)) 
    errsoths_i_10
       (.I0(h_reg[3]),
        .I1(h_reg[4]),
        .I2(h_reg[7]),
        .I3(h_reg[8]),
        .I4(h_reg[9]),
        .I5(h_reg[6]),
        .O(errsoths_i_10_n_0));
  LUT5 #(
    .INIT(32'hF7F3F333)) 
    errsoths_i_11
       (.I0(h_reg[9]),
        .I1(h_reg[6]),
        .I2(h_reg[7]),
        .I3(h_reg[10]),
        .I4(h_reg[8]),
        .O(errsoths_i_11_n_0));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    errsoths_i_12
       (.I0(h_reg[5]),
        .I1(h_reg[10]),
        .I2(h_reg[7]),
        .I3(h_reg[9]),
        .I4(h_reg[8]),
        .O(errsoths_i_12_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    errsoths_i_13
       (.I0(h_reg[10]),
        .I1(h_reg[8]),
        .I2(h_reg[9]),
        .O(errsoths_i_13_n_0));
  LUT5 #(
    .INIT(32'h77F7F7FF)) 
    errsoths_i_14
       (.I0(h_reg[7]),
        .I1(h_reg[6]),
        .I2(h_reg[9]),
        .I3(h_reg[8]),
        .I4(h_reg[10]),
        .O(errsoths_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000800080006880)) 
    errsoths_i_15
       (.I0(h_reg[7]),
        .I1(h_reg[11]),
        .I2(h_reg[8]),
        .I3(h_reg[9]),
        .I4(h_reg[10]),
        .I5(h_reg[6]),
        .O(errsoths_i_15_n_0));
  LUT6 #(
    .INIT(64'h2000000092202000)) 
    errsoths_i_16
       (.I0(h_reg[14]),
        .I1(h_reg[13]),
        .I2(h_reg[12]),
        .I3(h_reg[11]),
        .I4(h_reg[10]),
        .I5(h_reg[9]),
        .O(errsoths_i_16_n_0));
  LUT6 #(
    .INIT(64'h2000000092202000)) 
    errsoths_i_17
       (.I0(h_reg[13]),
        .I1(h_reg[14]),
        .I2(h_reg[15]),
        .I3(h_reg[12]),
        .I4(h_reg[11]),
        .I5(h_reg[10]),
        .O(errsoths_i_17_n_0));
  LUT6 #(
    .INIT(64'h2000000092202000)) 
    errsoths_i_18
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(h_reg[10]),
        .I3(h_reg[11]),
        .I4(h_reg[9]),
        .I5(h_reg[8]),
        .O(errsoths_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    errsoths_i_2
       (.I0(en_hs_lpn_sync_r),
        .I1(E),
        .O(errsoths_i_2_n_0));
  LUT6 #(
    .INIT(64'h4000000094404000)) 
    errsoths_i_3
       (.I0(h_reg[8]),
        .I1(h_reg[7]),
        .I2(h_reg[6]),
        .I3(h_reg[9]),
        .I4(h_reg[5]),
        .I5(h_reg[4]),
        .O(errsoths_i_3_n_0));
  LUT6 #(
    .INIT(64'h0080000080680080)) 
    errsoths_i_4
       (.I0(h_reg[4]),
        .I1(h_reg[5]),
        .I2(h_reg[8]),
        .I3(h_reg[7]),
        .I4(h_reg[6]),
        .I5(h_reg[3]),
        .O(errsoths_i_4_n_0));
  LUT6 #(
    .INIT(64'h0E0E0E00FFFFFFFF)) 
    errsoths_i_5
       (.I0(errsoths_i_6_n_0),
        .I1(errsoths_i_7_n_0),
        .I2(errsoths_i_8_n_0),
        .I3(rxsynchs_i_4_n_0),
        .I4(errsoths_i_9_n_0),
        .I5(align_done_i_5_n_0),
        .O(errsoths_i_5_n_0));
  LUT6 #(
    .INIT(64'hBF6BFFBFFFBFFFFF)) 
    errsoths_i_6
       (.I0(h_reg[7]),
        .I1(h_reg[9]),
        .I2(h_reg[8]),
        .I3(h_reg[11]),
        .I4(h_reg[10]),
        .I5(h_reg[12]),
        .O(errsoths_i_6_n_0));
  LUT5 #(
    .INIT(32'hAAAAFFEF)) 
    errsoths_i_7
       (.I0(errsotsynchs_i_6_n_0),
        .I1(errsoths_i_10_n_0),
        .I2(errsoths_i_11_n_0),
        .I3(errsoths_i_12_n_0),
        .I4(errsotsynchs_i_9_n_0),
        .O(errsoths_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF94009455)) 
    errsoths_i_8
       (.I0(h_reg[5]),
        .I1(h_reg[7]),
        .I2(h_reg[6]),
        .I3(errsoths_i_13_n_0),
        .I4(errsoths_i_14_n_0),
        .I5(errsoths_i_15_n_0),
        .O(errsoths_i_8_n_0));
  LUT4 #(
    .INIT(16'h0015)) 
    errsoths_i_9
       (.I0(errsoths_i_16_n_0),
        .I1(align_done_i_8_n_0),
        .I2(errsoths_i_17_n_0),
        .I3(errsoths_i_18_n_0),
        .O(errsoths_i_9_n_0));
  FDRE errsoths_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(errsoths_i_1_n_0),
        .Q(dl0_errsoths),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888AFFFF888A0000)) 
    errsotsynchs_i_1
       (.I0(errsoths_i_2_n_0),
        .I1(errsotsynchs_i_2_n_0),
        .I2(errsotsynchs_i_3_n_0),
        .I3(errsotsynchs_i_4_n_0),
        .I4(rxsynchs_i_3_n_0),
        .I5(dl0_errsotsynchs),
        .O(errsotsynchs_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    errsotsynchs_i_10
       (.I0(h_reg[9]),
        .I1(h_reg[11]),
        .I2(h_reg[10]),
        .I3(h_reg[12]),
        .I4(h_reg[13]),
        .O(errsotsynchs_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000707070007)) 
    errsotsynchs_i_11
       (.I0(errsotsynchs_i_14_n_0),
        .I1(h_reg[13]),
        .I2(h_reg[8]),
        .I3(align_done_i_13_n_0),
        .I4(h_reg[9]),
        .I5(align_done_i_14_n_0),
        .O(errsotsynchs_i_11_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFFEEEEFFFF)) 
    errsotsynchs_i_12
       (.I0(errsotsynchs_i_15_n_0),
        .I1(align_done_i_9_n_0),
        .I2(errsotsynchs_i_16_n_0),
        .I3(align_done_i_3_n_0),
        .I4(align_done_i_8_n_0),
        .I5(errsotsynchs_i_17_n_0),
        .O(errsotsynchs_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    errsotsynchs_i_13
       (.I0(h_reg[10]),
        .I1(h_reg[7]),
        .O(errsotsynchs_i_13_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    errsotsynchs_i_14
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(h_reg[12]),
        .O(errsotsynchs_i_14_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    errsotsynchs_i_15
       (.I0(h_reg[10]),
        .I1(h_reg[11]),
        .I2(h_reg[12]),
        .I3(h_reg[13]),
        .I4(h_reg[14]),
        .O(errsotsynchs_i_15_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    errsotsynchs_i_16
       (.I0(h_reg[15]),
        .I1(h_reg[14]),
        .I2(h_reg[13]),
        .I3(h_reg[11]),
        .I4(h_reg[12]),
        .O(errsotsynchs_i_16_n_0));
  LUT5 #(
    .INIT(32'h00045555)) 
    errsotsynchs_i_17
       (.I0(align_done_i_10_n_0),
        .I1(errsotsynchs_i_18_n_0),
        .I2(align_done_i_16_n_0),
        .I3(align_done_i_17_n_0),
        .I4(align_done_i_2_n_0),
        .O(errsotsynchs_i_17_n_0));
  LUT5 #(
    .INIT(32'h51555555)) 
    errsotsynchs_i_18
       (.I0(h_reg[9]),
        .I1(h_reg[13]),
        .I2(h_reg[12]),
        .I3(h_reg[11]),
        .I4(h_reg[14]),
        .O(errsotsynchs_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h005D)) 
    errsotsynchs_i_2
       (.I0(\start_bit[0]_i_4_n_0 ),
        .I1(errsotsynchs_i_5_n_0),
        .I2(errsotsynchs_i_6_n_0),
        .I3(rxsynchs_i_7_n_0),
        .O(errsotsynchs_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    errsotsynchs_i_3
       (.I0(errsotsynchs_i_7_n_0),
        .I1(errsotsynchs_i_8_n_0),
        .I2(errsotsynchs_i_9_n_0),
        .I3(errsotsynchs_i_6_n_0),
        .O(errsotsynchs_i_3_n_0));
  LUT6 #(
    .INIT(64'h55540000FFFFFFFF)) 
    errsotsynchs_i_4
       (.I0(rxsynchs_i_4_n_0),
        .I1(errsotsynchs_i_10_n_0),
        .I2(errsotsynchs_i_11_n_0),
        .I3(align_done_i_10_n_0),
        .I4(errsotsynchs_i_12_n_0),
        .I5(align_done_i_5_n_0),
        .O(errsotsynchs_i_4_n_0));
  LUT6 #(
    .INIT(64'hAEFE2ABEAEEEAEFE)) 
    errsotsynchs_i_5
       (.I0(align_done_i_19_n_0),
        .I1(h_reg[5]),
        .I2(h_reg[6]),
        .I3(h_reg[7]),
        .I4(h_reg[8]),
        .I5(h_reg[9]),
        .O(errsotsynchs_i_5_n_0));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    errsotsynchs_i_6
       (.I0(h_reg[6]),
        .I1(h_reg[9]),
        .I2(h_reg[8]),
        .I3(h_reg[10]),
        .I4(h_reg[7]),
        .I5(h_reg[5]),
        .O(errsotsynchs_i_6_n_0));
  LUT6 #(
    .INIT(64'hF771FFF7FFF7FFFF)) 
    errsotsynchs_i_7
       (.I0(h_reg[12]),
        .I1(h_reg[10]),
        .I2(h_reg[11]),
        .I3(h_reg[7]),
        .I4(h_reg[8]),
        .I5(h_reg[9]),
        .O(errsotsynchs_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000040444444)) 
    errsotsynchs_i_8
       (.I0(errsoths_i_10_n_0),
        .I1(errsoths_i_11_n_0),
        .I2(h_reg[8]),
        .I3(h_reg[9]),
        .I4(errsotsynchs_i_13_n_0),
        .I5(h_reg[5]),
        .O(errsotsynchs_i_8_n_0));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    errsotsynchs_i_9
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(h_reg[9]),
        .I3(h_reg[7]),
        .I4(h_reg[8]),
        .I5(h_reg[6]),
        .O(errsotsynchs_i_9_n_0));
  FDRE errsotsynchs_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(errsotsynchs_i_1_n_0),
        .Q(dl0_errsotsynchs),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[8]),
        .Q(h_reg[0]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[2]),
        .Q(h_reg[10]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[3]),
        .Q(h_reg[11]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[4]),
        .Q(h_reg[12]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[5]),
        .Q(h_reg[13]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[6]),
        .Q(h_reg[14]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[7]),
        .Q(h_reg[15]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[9]),
        .Q(h_reg[1]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[10]),
        .Q(h_reg[2]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[11]),
        .Q(h_reg[3]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[12]),
        .Q(h_reg[4]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[13]),
        .Q(h_reg[5]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[14]),
        .Q(h_reg[6]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(h_reg[15]),
        .Q(h_reg[7]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[0]),
        .Q(h_reg[8]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE \h_reg_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_hs_dp_r[1]),
        .Q(h_reg[9]),
        .R(\hs_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[0]_i_1 
       (.I0(\hs_data[4]_i_3_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[0]_i_2_n_0 ),
        .O(hs_data[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[0]_i_2 
       (.I0(h_reg[4]),
        .I1(h_reg[3]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[2]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[1]),
        .O(\hs_data[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[1]_i_1 
       (.I0(\hs_data[5]_i_3_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[1]_i_2_n_0 ),
        .O(hs_data[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[1]_i_2 
       (.I0(h_reg[5]),
        .I1(h_reg[4]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[3]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[2]),
        .O(\hs_data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[2]_i_1 
       (.I0(\hs_data[6]_i_3_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[2]_i_2_n_0 ),
        .O(hs_data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[2]_i_2 
       (.I0(h_reg[6]),
        .I1(h_reg[5]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[4]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[3]),
        .O(\hs_data[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[3]_i_1 
       (.I0(\hs_data[7]_i_4_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[3]_i_2_n_0 ),
        .O(hs_data[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[3]_i_2 
       (.I0(h_reg[7]),
        .I1(h_reg[6]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[5]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[4]),
        .O(\hs_data[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[4]_i_1 
       (.I0(\hs_data[4]_i_2_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[4]_i_3_n_0 ),
        .O(hs_data[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[4]_i_2 
       (.I0(h_reg[12]),
        .I1(h_reg[11]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[10]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[9]),
        .O(\hs_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[4]_i_3 
       (.I0(h_reg[8]),
        .I1(h_reg[7]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[6]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[5]),
        .O(\hs_data[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[5]_i_1 
       (.I0(\hs_data[5]_i_2_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[5]_i_3_n_0 ),
        .O(hs_data[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[5]_i_2 
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[11]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[10]),
        .O(\hs_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[5]_i_3 
       (.I0(h_reg[9]),
        .I1(h_reg[8]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[7]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[6]),
        .O(\hs_data[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[6]_i_1 
       (.I0(\hs_data[6]_i_2_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[6]_i_3_n_0 ),
        .O(hs_data[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[6]_i_2 
       (.I0(h_reg[14]),
        .I1(h_reg[13]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[12]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[11]),
        .O(\hs_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[6]_i_3 
       (.I0(h_reg[10]),
        .I1(h_reg[9]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[8]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[7]),
        .O(\hs_data[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hs_data[7]_i_1 
       (.I0(en_hs_lpn_sync_r),
        .O(\hs_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hs_data[7]_i_2 
       (.I0(\hs_data[7]_i_3_n_0 ),
        .I1(\start_bit_reg_n_0_[2] ),
        .I2(\hs_data[7]_i_4_n_0 ),
        .O(hs_data[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[7]_i_3 
       (.I0(h_reg[15]),
        .I1(h_reg[14]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[13]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[12]),
        .O(\hs_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hs_data[7]_i_4 
       (.I0(h_reg[11]),
        .I1(h_reg[10]),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(h_reg[9]),
        .I4(\start_bit_reg_n_0_[0] ),
        .I5(h_reg[8]),
        .O(\hs_data[7]_i_4_n_0 ));
  FDRE \hs_data_reg[0] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[0]),
        .Q(dl0_rxdatahs[0]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[1] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[1]),
        .Q(dl0_rxdatahs[1]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[2] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[2]),
        .Q(dl0_rxdatahs[2]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[3] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[3]),
        .Q(dl0_rxdatahs[3]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[4] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[4]),
        .Q(dl0_rxdatahs[4]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[5] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[5]),
        .Q(dl0_rxdatahs[5]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[6] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[6]),
        .Q(dl0_rxdatahs[6]),
        .R(\hs_data[7]_i_1_n_0 ));
  FDRE \hs_data_reg[7] 
       (.C(rx_div4_clk),
        .CE(E),
        .D(hs_data[7]),
        .Q(dl0_rxdatahs[7]),
        .R(\hs_data[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    hs_dvalid_i_1
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .I2(hs_dvalid_reg_0),
        .O(hs_dvalid_i_1_n_0));
  FDRE hs_dvalid_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(hs_dvalid_i_1_n_0),
        .Q(hs_dvalid_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \pkt_cnt_r[0]_i_1 
       (.I0(E),
        .I1(dl0_rxsynchs),
        .I2(dl0_errsoths),
        .I3(dl0_errsotsynchs),
        .O(pkt_cnt_r0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[0]),
        .Q(rx_hs_dp_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[1]),
        .Q(rx_hs_dp_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[2]),
        .Q(rx_hs_dp_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[3]),
        .Q(rx_hs_dp_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[4]),
        .Q(rx_hs_dp_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[5]),
        .Q(rx_hs_dp_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[6]),
        .Q(rx_hs_dp_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_hs_dp_r_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rx_dl0_hs_dp[7]),
        .Q(rx_hs_dp_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    rxsynchs_i_1
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .I2(rxsynchs_i_2_n_0),
        .I3(rxsynchs_i_3_n_0),
        .I4(dl0_rxsynchs),
        .O(rxsynchs_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000004FEF)) 
    rxsynchs_i_2
       (.I0(rxsynchs_i_4_n_0),
        .I1(rxsynchs_i_5_n_0),
        .I2(align_done_i_5_n_0),
        .I3(errsotsynchs_i_3_n_0),
        .I4(rxsynchs_i_6_n_0),
        .I5(rxsynchs_i_7_n_0),
        .O(rxsynchs_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    rxsynchs_i_3
       (.I0(align_done_i_2_n_0),
        .I1(align_done_i_3_n_0),
        .I2(align_done_i_5_n_0),
        .I3(align_done_i_4_n_0),
        .I4(E),
        .I5(en_hs_lpn_sync_r),
        .O(rxsynchs_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rxsynchs_i_4
       (.I0(\start_bit[2]_i_3_n_0 ),
        .I1(\start_bit[0]_i_5_n_0 ),
        .I2(errsoths_i_7_n_0),
        .O(rxsynchs_i_4_n_0));
  LUT4 #(
    .INIT(16'h000B)) 
    rxsynchs_i_5
       (.I0(align_done_i_2_n_0),
        .I1(errsotsynchs_i_11_n_0),
        .I2(align_done_i_10_n_0),
        .I3(\start_bit[2]_i_12_n_0 ),
        .O(rxsynchs_i_5_n_0));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    rxsynchs_i_6
       (.I0(h_reg[7]),
        .I1(h_reg[8]),
        .I2(h_reg[5]),
        .I3(h_reg[6]),
        .I4(h_reg[9]),
        .I5(h_reg[4]),
        .O(rxsynchs_i_6_n_0));
  LUT6 #(
    .INIT(64'h0080000080E80080)) 
    rxsynchs_i_7
       (.I0(h_reg[4]),
        .I1(h_reg[5]),
        .I2(h_reg[8]),
        .I3(h_reg[7]),
        .I4(h_reg[6]),
        .I5(h_reg[3]),
        .O(rxsynchs_i_7_n_0));
  FDRE rxsynchs_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(rxsynchs_i_1_n_0),
        .Q(dl0_rxsynchs),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F00000DD000000)) 
    \start_bit[0]_i_1 
       (.I0(\start_bit[0]_i_2_n_0 ),
        .I1(\start_bit[0]_i_3_n_0 ),
        .I2(\start_bit_reg_n_0_[0] ),
        .I3(\start_bit[0]_i_4_n_0 ),
        .I4(en_hs_lpn_sync_r),
        .I5(E),
        .O(\start_bit[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \start_bit[0]_i_10 
       (.I0(h_reg[7]),
        .I1(h_reg[11]),
        .I2(h_reg[8]),
        .I3(h_reg[9]),
        .I4(h_reg[10]),
        .O(\start_bit[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \start_bit[0]_i_11 
       (.I0(h_reg[6]),
        .I1(h_reg[8]),
        .I2(h_reg[7]),
        .I3(h_reg[5]),
        .I4(h_reg[4]),
        .O(\start_bit[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hCFEFFFEF)) 
    \start_bit[0]_i_12 
       (.I0(h_reg[7]),
        .I1(h_reg[9]),
        .I2(h_reg[8]),
        .I3(h_reg[10]),
        .I4(h_reg[11]),
        .O(\start_bit[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFF2F0F0)) 
    \start_bit[0]_i_2 
       (.I0(align_done_i_2_n_0),
        .I1(align_done_i_3_n_0),
        .I2(rxsynchs_i_4_n_0),
        .I3(align_done_i_4_n_0),
        .I4(align_done_i_8_n_0),
        .O(\start_bit[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \start_bit[0]_i_3 
       (.I0(errsoths_i_7_n_0),
        .I1(\start_bit[0]_i_5_n_0 ),
        .I2(align_done_i_11_n_0),
        .O(\start_bit[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF005D)) 
    \start_bit[0]_i_4 
       (.I0(\start_bit[0]_i_6_n_0 ),
        .I1(\start_bit[0]_i_7_n_0 ),
        .I2(\start_bit[0]_i_8_n_0 ),
        .I3(h_reg[3]),
        .I4(rxsynchs_i_6_n_0),
        .I5(rxsynchs_i_7_n_0),
        .O(\start_bit[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBBFBFAAAAAAAA)) 
    \start_bit[0]_i_5 
       (.I0(errsotsynchs_i_9_n_0),
        .I1(\start_bit[0]_i_9_n_0 ),
        .I2(\start_bit[0]_i_10_n_0 ),
        .I3(\start_bit[0]_i_11_n_0 ),
        .I4(\start_bit[0]_i_12_n_0 ),
        .I5(errsotsynchs_i_7_n_0),
        .O(\start_bit[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \start_bit[0]_i_6 
       (.I0(h_reg[6]),
        .I1(h_reg[5]),
        .O(\start_bit[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D5D55)) 
    \start_bit[0]_i_7 
       (.I0(h_reg[4]),
        .I1(h_reg[8]),
        .I2(h_reg[7]),
        .I3(h_reg[6]),
        .I4(h_reg[5]),
        .O(\start_bit[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F0E000E0F0E)) 
    \start_bit[0]_i_8 
       (.I0(h_reg[2]),
        .I1(h_reg[1]),
        .I2(h_reg[4]),
        .I3(h_reg[5]),
        .I4(h_reg[7]),
        .I5(h_reg[8]),
        .O(\start_bit[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDCFFC0FF)) 
    \start_bit[0]_i_9 
       (.I0(h_reg[10]),
        .I1(h_reg[8]),
        .I2(h_reg[11]),
        .I3(h_reg[7]),
        .I4(h_reg[9]),
        .O(\start_bit[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0444444004444)) 
    \start_bit[1]_i_1 
       (.I0(\start_bit[1]_i_2_n_0 ),
        .I1(\start_bit[1]_i_3_n_0 ),
        .I2(\start_bit_reg_n_0_[1] ),
        .I3(align_done_i_5_n_0),
        .I4(en_hs_lpn_sync_r),
        .I5(E),
        .O(\start_bit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hEFFFEFEF)) 
    \start_bit[1]_i_2 
       (.I0(align_done_i_11_n_0),
        .I1(E),
        .I2(en_hs_lpn_sync_r),
        .I3(\start_bit[2]_i_7_n_0 ),
        .I4(\start_bit[2]_i_3_n_0 ),
        .O(\start_bit[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC8CCC)) 
    \start_bit[1]_i_3 
       (.I0(align_done_i_3_n_0),
        .I1(align_done_i_8_n_0),
        .I2(align_done_i_2_n_0),
        .I3(align_done_i_9_n_0),
        .I4(align_done_i_10_n_0),
        .I5(\start_bit[2]_i_7_n_0 ),
        .O(\start_bit[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF540054)) 
    \start_bit[2]_i_1 
       (.I0(\start_bit[2]_i_2_n_0 ),
        .I1(\start_bit[2]_i_3_n_0 ),
        .I2(\start_bit[2]_i_4_n_0 ),
        .I3(\start_bit[2]_i_5_n_0 ),
        .I4(\start_bit_reg_n_0_[2] ),
        .I5(\start_bit[2]_i_6_n_0 ),
        .O(\start_bit[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    \start_bit[2]_i_10 
       (.I0(h_reg[7]),
        .I1(h_reg[6]),
        .I2(h_reg[5]),
        .I3(h_reg[9]),
        .I4(h_reg[8]),
        .O(\start_bit[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF7F7FFF3)) 
    \start_bit[2]_i_11 
       (.I0(h_reg[12]),
        .I1(h_reg[9]),
        .I2(h_reg[10]),
        .I3(h_reg[8]),
        .I4(h_reg[11]),
        .O(\start_bit[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h20000000B2202000)) 
    \start_bit[2]_i_12 
       (.I0(h_reg[13]),
        .I1(h_reg[12]),
        .I2(h_reg[9]),
        .I3(h_reg[10]),
        .I4(h_reg[11]),
        .I5(h_reg[8]),
        .O(\start_bit[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \start_bit[2]_i_2 
       (.I0(align_done_i_11_n_0),
        .I1(E),
        .I2(en_hs_lpn_sync_r),
        .I3(\start_bit[2]_i_7_n_0 ),
        .O(\start_bit[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555557F777F7F)) 
    \start_bit[2]_i_3 
       (.I0(errsotsynchs_i_7_n_0),
        .I1(\start_bit[2]_i_8_n_0 ),
        .I2(\start_bit[2]_i_9_n_0 ),
        .I3(\start_bit[2]_i_10_n_0 ),
        .I4(\start_bit[2]_i_11_n_0 ),
        .I5(\start_bit[2]_i_12_n_0 ),
        .O(\start_bit[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \start_bit[2]_i_4 
       (.I0(align_done_i_2_n_0),
        .I1(align_done_i_3_n_0),
        .I2(align_done_i_4_n_0),
        .O(\start_bit[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \start_bit[2]_i_5 
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .O(\start_bit[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \start_bit[2]_i_6 
       (.I0(E),
        .I1(en_hs_lpn_sync_r),
        .I2(\start_bit[2]_i_7_n_0 ),
        .I3(align_done_i_5_n_0),
        .O(\start_bit[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \start_bit[2]_i_7 
       (.I0(errsoths_i_7_n_0),
        .I1(\start_bit[0]_i_5_n_0 ),
        .O(\start_bit[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDCFFC0FF)) 
    \start_bit[2]_i_8 
       (.I0(h_reg[11]),
        .I1(h_reg[9]),
        .I2(h_reg[10]),
        .I3(h_reg[8]),
        .I4(h_reg[12]),
        .O(\start_bit[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \start_bit[2]_i_9 
       (.I0(h_reg[8]),
        .I1(h_reg[12]),
        .I2(h_reg[9]),
        .I3(h_reg[10]),
        .I4(h_reg[11]),
        .O(\start_bit[2]_i_9_n_0 ));
  FDRE \start_bit_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\start_bit[0]_i_1_n_0 ),
        .Q(\start_bit_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \start_bit_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\start_bit[1]_i_1_n_0 ),
        .Q(\start_bit_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \start_bit_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(\start_bit[2]_i_1_n_0 ),
        .Q(\start_bit_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \two_lane_hs_rx_timeout.hs_wait_count[15]_i_1 
       (.I0(hs_dvalid_reg_0),
        .I1(E),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB0008000)) 
    \two_lane_hs_rx_timeout.maxfrm_wait_done_i_1 
       (.I0(out),
        .I1(\two_lane_hs_rx_timeout.maxfrm_wait_done_reg ),
        .I2(hs_dvalid_reg_0),
        .I3(E),
        .I4(prmry_in),
        .O(s_level_out_d3_reg));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_support_rst_logic" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_support_rst_logic
   (out,
    system_rst_reg_0,
    system_rst_reg_1,
    stopstate0,
    system_rst_in,
    core_clk,
    \FSM_sequential_rst_blk_state_reg[2]_0 ,
    cl_enable,
    dl_status_reg_bit_4_reg,
    \FSM_sequential_rst_blk_state_reg[2]_1 );
  output out;
  output system_rst_reg_0;
  output system_rst_reg_1;
  output stopstate0;
  input system_rst_in;
  input core_clk;
  input [1:0]\FSM_sequential_rst_blk_state_reg[2]_0 ;
  input cl_enable;
  input dl_status_reg_bit_4_reg;
  input \FSM_sequential_rst_blk_state_reg[2]_1 ;

  wire \FSM_sequential_rst_blk_state[0]_i_1_n_0 ;
  wire \FSM_sequential_rst_blk_state[1]_i_1_n_0 ;
  wire \FSM_sequential_rst_blk_state[2]_i_1_n_0 ;
  wire [1:0]\FSM_sequential_rst_blk_state_reg[2]_0 ;
  wire \FSM_sequential_rst_blk_state_reg[2]_1 ;
  wire cl_enable;
  wire core_clk;
  wire core_rst_sync;
  wire dl_status_reg_bit_4_reg;
  (* DONT_TOUCH *) wire out;
  wire phy_rdy_sync;
  wire [2:0]rst_blk_state__0;
  wire stopstate0;
  wire system_rst_byteclk_i_1_n_0;
  wire system_rst_byteclk_i_2_n_0;
  wire system_rst_i_1_n_0;
  wire system_rst_i_2_n_0;
  wire system_rst_in;
  (* DONT_TOUCH *) wire system_rst_reg_0;
  wire system_rst_reg_1;
  wire NLW_core_rst_sync_i_prmry_ack_UNCONNECTED;
  wire [1:0]NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED;
  wire NLW_phy_rdy_sync_i_prmry_ack_UNCONNECTED;
  wire [1:0]NLW_phy_rdy_sync_i_scndry_vect_out_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_4 
       (.I0(system_rst_reg_0),
        .I1(dl_status_reg_bit_4_reg),
        .O(stopstate0));
  LUT6 #(
    .INIT(64'hBFBA130700000000)) 
    \FSM_sequential_rst_blk_state[0]_i_1 
       (.I0(rst_blk_state__0[2]),
        .I1(\FSM_sequential_rst_blk_state_reg[2]_1 ),
        .I2(rst_blk_state__0[1]),
        .I3(phy_rdy_sync),
        .I4(rst_blk_state__0[0]),
        .I5(\FSM_sequential_rst_blk_state_reg[2]_0 [1]),
        .O(\FSM_sequential_rst_blk_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB0B5B3F200000000)) 
    \FSM_sequential_rst_blk_state[1]_i_1 
       (.I0(rst_blk_state__0[2]),
        .I1(\FSM_sequential_rst_blk_state_reg[2]_1 ),
        .I2(rst_blk_state__0[1]),
        .I3(phy_rdy_sync),
        .I4(rst_blk_state__0[0]),
        .I5(\FSM_sequential_rst_blk_state_reg[2]_0 [1]),
        .O(\FSM_sequential_rst_blk_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAECA800000000)) 
    \FSM_sequential_rst_blk_state[2]_i_1 
       (.I0(rst_blk_state__0[2]),
        .I1(\FSM_sequential_rst_blk_state_reg[2]_1 ),
        .I2(rst_blk_state__0[1]),
        .I3(phy_rdy_sync),
        .I4(rst_blk_state__0[0]),
        .I5(\FSM_sequential_rst_blk_state_reg[2]_0 [1]),
        .O(\FSM_sequential_rst_blk_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_rst_blk_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst_sync),
        .D(\FSM_sequential_rst_blk_state[0]_i_1_n_0 ),
        .Q(rst_blk_state__0[0]));
  (* FSM_ENCODED_STATES = "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_rst_blk_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst_sync),
        .D(\FSM_sequential_rst_blk_state[1]_i_1_n_0 ),
        .Q(rst_blk_state__0[1]));
  (* FSM_ENCODED_STATES = "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_rst_blk_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .CLR(core_rst_sync),
        .D(\FSM_sequential_rst_blk_state[2]_i_1_n_0 ),
        .Q(rst_blk_state__0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \cl_rx_state[1]_i_2 
       (.I0(system_rst_reg_0),
        .I1(dl_status_reg_bit_4_reg),
        .O(system_rst_reg_1));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__5 core_rst_sync_i
       (.prmry_ack(NLW_core_rst_sync_i_prmry_ack_UNCONNECTED),
        .prmry_aclk(1'b0),
        .prmry_in(system_rst_in),
        .prmry_rst_n(1'b1),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(core_clk),
        .scndry_out(core_rst_sync),
        .scndry_rst_n(1'b1),
        .scndry_vect_out(NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED[1:0]));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* c_cdc_type = "2'b01" *) 
  (* c_flop_input = "1'b0" *) 
  (* c_mtbf_stages = "3" *) 
  (* c_reset_state = "1'b1" *) 
  (* c_single_bit = "1'b1" *) 
  (* c_vector_width = "8'b00000010" *) 
  bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__6 phy_rdy_sync_i
       (.prmry_ack(NLW_phy_rdy_sync_i_prmry_ack_UNCONNECTED),
        .prmry_aclk(1'b0),
        .prmry_in(1'b1),
        .prmry_rst_n(1'b1),
        .prmry_vect_in({1'b0,1'b0}),
        .scndry_aclk(core_clk),
        .scndry_out(phy_rdy_sync),
        .scndry_rst_n(1'b1),
        .scndry_vect_out(NLW_phy_rdy_sync_i_scndry_vect_out_UNCONNECTED[1:0]));
  LUT6 #(
    .INIT(64'hE222E2E2FFFFFFFF)) 
    system_rst_byteclk_i_1
       (.I0(system_rst_byteclk_i_2_n_0),
        .I1(rst_blk_state__0[2]),
        .I2(out),
        .I3(\FSM_sequential_rst_blk_state_reg[2]_0 [0]),
        .I4(cl_enable),
        .I5(\FSM_sequential_rst_blk_state_reg[2]_0 [1]),
        .O(system_rst_byteclk_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFB383BFBFBFBFB)) 
    system_rst_byteclk_i_2
       (.I0(out),
        .I1(rst_blk_state__0[1]),
        .I2(rst_blk_state__0[0]),
        .I3(phy_rdy_sync),
        .I4(\FSM_sequential_rst_blk_state_reg[2]_0 [0]),
        .I5(cl_enable),
        .O(system_rst_byteclk_i_2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDPE system_rst_byteclk_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(system_rst_byteclk_i_1_n_0),
        .PRE(core_rst_sync),
        .Q(out));
  LUT6 #(
    .INIT(64'hE222E2E2FFFFFFFF)) 
    system_rst_i_1
       (.I0(system_rst_i_2_n_0),
        .I1(rst_blk_state__0[2]),
        .I2(system_rst_reg_0),
        .I3(\FSM_sequential_rst_blk_state_reg[2]_0 [0]),
        .I4(cl_enable),
        .I5(\FSM_sequential_rst_blk_state_reg[2]_0 [1]),
        .O(system_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFB383BFBFBFBFB)) 
    system_rst_i_2
       (.I0(system_rst_reg_0),
        .I1(rst_blk_state__0[1]),
        .I2(rst_blk_state__0[0]),
        .I3(phy_rdy_sync),
        .I4(\FSM_sequential_rst_blk_state_reg[2]_0 [0]),
        .I5(cl_enable),
        .O(system_rst_i_2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDPE system_rst_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(system_rst_i_1_n_0),
        .PRE(core_rst_sync),
        .Q(system_rst_reg_0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  wire p_0_in;
  wire prmry_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;
  wire scndry_rst_n;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    s_level_out_d1_cdc_to_i_1
       (.I0(scndry_rst_n),
        .O(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__1
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  wire prmry_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__2
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  wire prmry_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__3
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  wire p_0_in;
  wire prmry_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;
  wire scndry_rst_n;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    s_level_out_d1_cdc_to_i_1
       (.I0(scndry_rst_n),
        .O(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__4
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  wire p_0_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;
  wire scndry_rst_n;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    s_level_out_d1_cdc_to_i_1
       (.I0(scndry_rst_n),
        .O(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__5
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  wire prmry_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) (* c_cdc_type = "2'b01" *) 
(* c_flop_input = "1'b0" *) (* c_mtbf_stages = "3" *) (* c_reset_state = "1'b1" *) 
(* c_single_bit = "1'b1" *) (* c_vector_width = "8'b00000010" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__6
   (prmry_aclk,
    prmry_rst_n,
    prmry_in,
    prmry_vect_in,
    scndry_aclk,
    scndry_rst_n,
    prmry_ack,
    scndry_out,
    scndry_vect_out);
  input prmry_aclk;
  input prmry_rst_n;
  input prmry_in;
  input [1:0]prmry_vect_in;
  input scndry_aclk;
  input scndry_rst_n;
  output prmry_ack;
  output scndry_out;
  output [1:0]scndry_vect_out;

  wire \<const0> ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;
  wire scndry_aclk;

  assign prmry_ack = \<const0> ;
  assign scndry_out = s_level_out_d3;
  assign scndry_vect_out[1] = \<const0> ;
  assign scndry_vect_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(scndry_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0
   (cl_enable,
    core_clk);
  input cl_enable;
  input core_clk;

  wire cl_enable;
  wire core_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(cl_enable),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_0
   (clk_active_r,
    core_clk);
  input clk_active_r;
  input core_clk;

  wire clk_active_r;
  wire core_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(clk_active_r),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_2
   (rx_div4_clk);
  input rx_div4_clk;

  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_3
   (out,
    s_level_out_d2_reg_0,
    s_level_out_d1_cdc_to_reg_0,
    core_clk,
    dl_state,
    rxactivehs_coreclk_sync_r);
  output out;
  output s_level_out_d2_reg_0;
  input s_level_out_d1_cdc_to_reg_0;
  input core_clk;
  input [0:0]dl_state;
  input rxactivehs_coreclk_sync_r;

  wire core_clk;
  wire [0:0]dl_state;
  wire rxactivehs_coreclk_sync_r;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  wire s_level_out_d1_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  LUT3 #(
    .INIT(8'h10)) 
    \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0 
       (.I0(s_level_out_d2),
        .I1(dl_state),
        .I2(rxactivehs_coreclk_sync_r),
        .O(s_level_out_d2_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to_reg_0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_6
   (rx_div4_clk);
  input rx_div4_clk;

  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_9
   (out,
    s_level_out_d2_reg_0,
    s_level_out_d1_cdc_to_reg_0,
    core_clk,
    dl_state,
    rxactivehs_coreclk_sync_r);
  output out;
  output s_level_out_d2_reg_0;
  input s_level_out_d1_cdc_to_reg_0;
  input core_clk;
  input [0:0]dl_state;
  input rxactivehs_coreclk_sync_r;

  wire core_clk;
  wire [0:0]dl_state;
  wire rxactivehs_coreclk_sync_r;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  wire s_level_out_d1_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  LUT3 #(
    .INIT(8'h10)) 
    \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2 
       (.I0(s_level_out_d2),
        .I1(dl_state),
        .I2(rxactivehs_coreclk_sync_r),
        .O(s_level_out_d2_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to_reg_0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1
   (out,
    dl_en_hs_lpn_i,
    rx_div4_clk);
  output out;
  input dl_en_hs_lpn_i;
  input rx_div4_clk;

  wire p_level_in_int;
  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = dl_en_hs_lpn_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_10
   (out,
    dl_en_hs_lpn_i,
    rx_div4_clk);
  output out;
  input dl_en_hs_lpn_i;
  input rx_div4_clk;

  wire p_level_in_int;
  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = dl_en_hs_lpn_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_11
   (out,
    lp_10_r_reg,
    cl_rxclkactivehs_reg,
    \FSM_sequential_dl_rx_state_reg[1] ,
    lp_11_r_reg,
    E,
    D,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg ,
    \lp_st_cnt_reg[1] ,
    \lp_st_cnt_reg[2] ,
    \lp_st_cnt_reg[3] ,
    \lp_st_cnt_reg[4] ,
    rx_dl0_lp_dn,
    core_clk,
    lp_10_r,
    lp_00_r,
    \FSM_sequential_dl_rx_state_reg[3] ,
    Q,
    dl_en_hs_lpn_reg,
    cl_rxclkactivehs,
    dl_status_reg_bit_4_reg,
    dl_status_reg,
    dl_stopstate_reg,
    dl_stopstate,
    dl_en_hs_lpn_reg_0,
    dl_en_hs_lpn_reg_1,
    dl_en_hs_lpn_i_3_0,
    \FSM_sequential_dl_rx_state_reg[0] ,
    \FSM_sequential_dl_rx_state_reg[0]_0 ,
    \FSM_sequential_dl_rx_state_reg[0]_1 ,
    \FSM_sequential_dl_rx_state_reg[0]_2 ,
    \FSM_sequential_dl_rx_state_reg[0]_3 ,
    lp_11_r_dly,
    dl_stopstate_reg_0,
    \lp_st_cnt_reg[0] ,
    \lp_st_cnt_reg[0]_0 ,
    \FSM_sequential_dl_rx_state_reg[3]_0 ,
    \FSM_sequential_dl_rx_state_reg[2] ,
    \FSM_sequential_dl_rx_state_reg[1]_0 ,
    \lp_st_cnt_reg[1]_0 ,
    \lp_st_cnt_reg[2]_0 ,
    \lp_st_cnt_reg[3]_0 ,
    \lp_st_cnt_reg[4]_0 ,
    lp_01_r,
    \lp_st_cnt_reg[0]_1 );
  output out;
  output lp_10_r_reg;
  output cl_rxclkactivehs_reg;
  output \FSM_sequential_dl_rx_state_reg[1] ;
  output lp_11_r_reg;
  output [0:0]E;
  output [0:0]D;
  output [2:0]\en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  output \lp_st_cnt_reg[1] ;
  output \lp_st_cnt_reg[2] ;
  output \lp_st_cnt_reg[3] ;
  output \lp_st_cnt_reg[4] ;
  input rx_dl0_lp_dn;
  input core_clk;
  input lp_10_r;
  input lp_00_r;
  input \FSM_sequential_dl_rx_state_reg[3] ;
  input [3:0]Q;
  input dl_en_hs_lpn_reg;
  input cl_rxclkactivehs;
  input dl_status_reg_bit_4_reg;
  input [0:0]dl_status_reg;
  input dl_stopstate_reg;
  input dl_stopstate;
  input dl_en_hs_lpn_reg_0;
  input dl_en_hs_lpn_reg_1;
  input dl_en_hs_lpn_i_3_0;
  input \FSM_sequential_dl_rx_state_reg[0] ;
  input \FSM_sequential_dl_rx_state_reg[0]_0 ;
  input \FSM_sequential_dl_rx_state_reg[0]_1 ;
  input \FSM_sequential_dl_rx_state_reg[0]_2 ;
  input \FSM_sequential_dl_rx_state_reg[0]_3 ;
  input lp_11_r_dly;
  input dl_stopstate_reg_0;
  input [0:0]\lp_st_cnt_reg[0] ;
  input \lp_st_cnt_reg[0]_0 ;
  input \FSM_sequential_dl_rx_state_reg[3]_0 ;
  input \FSM_sequential_dl_rx_state_reg[2] ;
  input \FSM_sequential_dl_rx_state_reg[1]_0 ;
  input \lp_st_cnt_reg[1]_0 ;
  input \lp_st_cnt_reg[2]_0 ;
  input \lp_st_cnt_reg[3]_0 ;
  input \lp_st_cnt_reg[4]_0 ;
  input lp_01_r;
  input [1:0]\lp_st_cnt_reg[0]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dl_rx_state[1]_i_2_n_0 ;
  wire \FSM_sequential_dl_rx_state[2]_i_3_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_3_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_6_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_8_n_0 ;
  wire \FSM_sequential_dl_rx_state_reg[0] ;
  wire \FSM_sequential_dl_rx_state_reg[0]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[0]_1 ;
  wire \FSM_sequential_dl_rx_state_reg[0]_2 ;
  wire \FSM_sequential_dl_rx_state_reg[0]_3 ;
  wire \FSM_sequential_dl_rx_state_reg[1] ;
  wire \FSM_sequential_dl_rx_state_reg[1]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[2] ;
  wire \FSM_sequential_dl_rx_state_reg[3] ;
  wire \FSM_sequential_dl_rx_state_reg[3]_0 ;
  wire [3:0]Q;
  wire cl_rxclkactivehs;
  wire cl_rxclkactivehs_reg;
  wire core_clk;
  wire dl_en_hs_lpn_i_3_0;
  wire dl_en_hs_lpn_i_3_n_0;
  wire dl_en_hs_lpn_i_4_n_0;
  wire dl_en_hs_lpn_reg;
  wire dl_en_hs_lpn_reg_0;
  wire dl_en_hs_lpn_reg_1;
  wire [0:0]dl_status_reg;
  wire dl_status_reg_bit_4__6;
  wire dl_status_reg_bit_4_i_3_n_0;
  wire dl_status_reg_bit_4_reg;
  wire dl_stopstate;
  wire dl_stopstate_i_3_n_0;
  wire dl_stopstate_i_4_n_0;
  wire dl_stopstate_i_7_n_0;
  wire dl_stopstate_i_8_n_0;
  wire dl_stopstate_reg;
  wire dl_stopstate_reg_0;
  wire [2:0]\en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  wire lp_00_r;
  wire lp_01_r;
  wire lp_10_r;
  wire lp_10_r_reg;
  wire lp_11_r_dly;
  wire lp_11_r_reg;
  wire lp_st_cnt10_out;
  wire lp_st_cnt1__2;
  wire [0:0]\lp_st_cnt_reg[0] ;
  wire \lp_st_cnt_reg[0]_0 ;
  wire [1:0]\lp_st_cnt_reg[0]_1 ;
  wire \lp_st_cnt_reg[1] ;
  wire \lp_st_cnt_reg[1]_0 ;
  wire \lp_st_cnt_reg[2] ;
  wire \lp_st_cnt_reg[2]_0 ;
  wire \lp_st_cnt_reg[3] ;
  wire \lp_st_cnt_reg[3]_0 ;
  wire \lp_st_cnt_reg[4] ;
  wire \lp_st_cnt_reg[4]_0 ;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = rx_dl0_lp_dn;
  LUT6 #(
    .INIT(64'hAA00FFFC00000000)) 
    \FSM_sequential_dl_rx_state[1]_i_1 
       (.I0(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(\FSM_sequential_dl_rx_state[1]_i_2_n_0 ),
        .I3(\FSM_sequential_dl_rx_state_reg[0] ),
        .I4(Q[3]),
        .I5(\FSM_sequential_dl_rx_state_reg[1]_0 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_dl_rx_state[1]_i_2 
       (.I0(s_level_out_d2),
        .I1(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(\FSM_sequential_dl_rx_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00077707)) 
    \FSM_sequential_dl_rx_state[2]_i_1 
       (.I0(\FSM_sequential_dl_rx_state_reg[0] ),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I2(\FSM_sequential_dl_rx_state_reg[2] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_dl_rx_state[2]_i_3_n_0 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg [1]));
  LUT6 #(
    .INIT(64'hAAAABBABEEEEBBAB)) 
    \FSM_sequential_dl_rx_state[2]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .I4(Q[0]),
        .I5(dl_en_hs_lpn_reg),
        .O(\FSM_sequential_dl_rx_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF888)) 
    \FSM_sequential_dl_rx_state[3]_i_1 
       (.I0(\FSM_sequential_dl_rx_state_reg[0] ),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I2(\FSM_sequential_dl_rx_state[3]_i_3_n_0 ),
        .I3(Q[2]),
        .I4(\FSM_sequential_dl_rx_state_reg[0]_1 ),
        .I5(\FSM_sequential_dl_rx_state_reg[0]_2 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00077707)) 
    \FSM_sequential_dl_rx_state[3]_i_2 
       (.I0(\FSM_sequential_dl_rx_state_reg[0] ),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I2(\FSM_sequential_dl_rx_state[3]_i_6_n_0 ),
        .I3(Q[0]),
        .I4(\FSM_sequential_dl_rx_state_reg[3]_0 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg [2]));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEA00)) 
    \FSM_sequential_dl_rx_state[3]_i_3 
       (.I0(dl_en_hs_lpn_reg),
        .I1(cl_rxclkactivehs),
        .I2(\FSM_sequential_dl_rx_state_reg[0]_3 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\FSM_sequential_dl_rx_state[3]_i_8_n_0 ),
        .O(\FSM_sequential_dl_rx_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFBEEFBFFFBEEFB)) 
    \FSM_sequential_dl_rx_state[3]_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(cl_rxclkactivehs),
        .I3(Q[2]),
        .I4(s_level_out_d2),
        .I5(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(\FSM_sequential_dl_rx_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB833303333FFFC)) 
    \FSM_sequential_dl_rx_state[3]_i_8 
       (.I0(lp_11_r_dly),
        .I1(Q[0]),
        .I2(lp_10_r),
        .I3(lp_00_r),
        .I4(s_level_out_d2),
        .I5(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(\FSM_sequential_dl_rx_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h002000FF00200000)) 
    dl_en_hs_lpn_i_1
       (.I0(dl_en_hs_lpn_reg_0),
        .I1(dl_en_hs_lpn_reg),
        .I2(Q[0]),
        .I3(dl_status_reg_bit_4_reg),
        .I4(dl_en_hs_lpn_i_3_n_0),
        .I5(dl_en_hs_lpn_reg_1),
        .O(lp_11_r_reg));
  LUT5 #(
    .INIT(32'h00000FB0)) 
    dl_en_hs_lpn_i_3
       (.I0(dl_en_hs_lpn_reg),
        .I1(cl_rxclkactivehs),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(dl_en_hs_lpn_i_4_n_0),
        .O(dl_en_hs_lpn_i_3_n_0));
  LUT6 #(
    .INIT(64'h47CCFFCC47FFFFCC)) 
    dl_en_hs_lpn_i_4
       (.I0(dl_en_hs_lpn_i_3_0),
        .I1(Q[0]),
        .I2(dl_en_hs_lpn_reg),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(lp_10_r_reg),
        .O(dl_en_hs_lpn_i_4_n_0));
  LUT4 #(
    .INIT(16'hEE0E)) 
    dl_status_reg_bit_0_i_4
       (.I0(lp_10_r),
        .I1(lp_00_r),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(lp_10_r_reg));
  LUT6 #(
    .INIT(64'h000400FF00040000)) 
    dl_status_reg_bit_4_i_1
       (.I0(cl_rxclkactivehs),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(dl_status_reg_bit_4_reg),
        .I4(dl_status_reg_bit_4__6),
        .I5(dl_status_reg),
        .O(cl_rxclkactivehs_reg));
  LUT6 #(
    .INIT(64'h0011110100001101)) 
    dl_status_reg_bit_4_i_2
       (.I0(dl_status_reg_bit_4_i_3_n_0),
        .I1(Q[1]),
        .I2(cl_rxclkactivehs),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(dl_en_hs_lpn_reg),
        .O(dl_status_reg_bit_4__6));
  LUT6 #(
    .INIT(64'hFFFF11F10000FFFF)) 
    dl_status_reg_bit_4_i_3
       (.I0(lp_10_r),
        .I1(lp_00_r),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(dl_status_reg_bit_4_i_3_n_0));
  LUT6 #(
    .INIT(64'h2223332322200020)) 
    dl_stopstate_i_1
       (.I0(dl_stopstate_reg),
        .I1(dl_status_reg_bit_4_reg),
        .I2(dl_stopstate_i_3_n_0),
        .I3(Q[1]),
        .I4(dl_stopstate_i_4_n_0),
        .I5(dl_stopstate),
        .O(\FSM_sequential_dl_rx_state_reg[1] ));
  LUT6 #(
    .INIT(64'h5A5A580800005808)) 
    dl_stopstate_i_3
       (.I0(Q[3]),
        .I1(dl_stopstate_reg_0),
        .I2(Q[2]),
        .I3(dl_stopstate_i_7_n_0),
        .I4(Q[0]),
        .I5(dl_stopstate_i_8_n_0),
        .O(dl_stopstate_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    dl_stopstate_i_4
       (.I0(s_level_out_d2),
        .I1(\FSM_sequential_dl_rx_state_reg[3] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(dl_en_hs_lpn_reg),
        .I5(Q[3]),
        .O(dl_stopstate_i_4_n_0));
  LUT4 #(
    .INIT(16'hEEFE)) 
    dl_stopstate_i_7
       (.I0(lp_10_r),
        .I1(lp_00_r),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(dl_stopstate_i_7_n_0));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    dl_stopstate_i_8
       (.I0(lp_11_r_dly),
        .I1(s_level_out_d2),
        .I2(\FSM_sequential_dl_rx_state_reg[3] ),
        .I3(Q[2]),
        .I4(dl_en_hs_lpn_reg),
        .O(dl_stopstate_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h707F)) 
    \lp_st_cnt[0]_i_1__0 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[0] ),
        .I2(\lp_st_cnt_reg[0]_0 ),
        .I3(lp_st_cnt1__2),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lp_st_cnt[0]_i_2 
       (.I0(lp_st_cnt1__2),
        .I1(lp_01_r),
        .I2(lp_00_r),
        .I3(dl_en_hs_lpn_reg),
        .I4(lp_10_r),
        .O(lp_st_cnt10_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \lp_st_cnt[0]_i_4 
       (.I0(\lp_st_cnt_reg[0]_1 [0]),
        .I1(s_level_out_d2),
        .I2(\lp_st_cnt_reg[0]_1 [1]),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(lp_st_cnt1__2));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \lp_st_cnt[1]_i_1 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[1]_0 ),
        .I2(\lp_st_cnt_reg[0] ),
        .O(\lp_st_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \lp_st_cnt[2]_i_1 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[2]_0 ),
        .I2(\lp_st_cnt_reg[1]_0 ),
        .I3(\lp_st_cnt_reg[0] ),
        .O(\lp_st_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \lp_st_cnt[3]_i_1 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[3]_0 ),
        .I2(\lp_st_cnt_reg[2]_0 ),
        .I3(\lp_st_cnt_reg[0] ),
        .I4(\lp_st_cnt_reg[1]_0 ),
        .O(\lp_st_cnt_reg[3] ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \lp_st_cnt[4]_i_2__0 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[4]_0 ),
        .I2(\lp_st_cnt_reg[3]_0 ),
        .I3(\lp_st_cnt_reg[1]_0 ),
        .I4(\lp_st_cnt_reg[0] ),
        .I5(\lp_st_cnt_reg[2]_0 ),
        .O(\lp_st_cnt_reg[4] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_12
   (out,
    \FSM_sequential_dl_rx_state_reg[1] ,
    \FSM_sequential_dl_rx_state_reg[1]_0 ,
    \FSM_sequential_dl_rx_state_reg[0] ,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg ,
    rx_dl0_lp_dp,
    core_clk,
    Q,
    dl_status_reg_bit_0_reg,
    dl_status_reg_bit_0_reg_0,
    dl_status_reg,
    dl_status_reg_bit_0_reg_1,
    dl_status_reg_bit_0_i_2_0,
    dl_status_reg_bit_0_i_2_1,
    cl_rxclkactivehs,
    lp_11_r_dly,
    \FSM_sequential_dl_rx_state_reg[0]_0 ,
    \FSM_sequential_dl_rx_state_reg[1]_1 );
  output out;
  output \FSM_sequential_dl_rx_state_reg[1] ;
  output \FSM_sequential_dl_rx_state_reg[1]_0 ;
  output \FSM_sequential_dl_rx_state_reg[0] ;
  output \en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  input rx_dl0_lp_dp;
  input core_clk;
  input [3:0]Q;
  input dl_status_reg_bit_0_reg;
  input dl_status_reg_bit_0_reg_0;
  input [0:0]dl_status_reg;
  input dl_status_reg_bit_0_reg_1;
  input dl_status_reg_bit_0_i_2_0;
  input dl_status_reg_bit_0_i_2_1;
  input cl_rxclkactivehs;
  input lp_11_r_dly;
  input \FSM_sequential_dl_rx_state_reg[0]_0 ;
  input \FSM_sequential_dl_rx_state_reg[1]_1 ;

  wire \FSM_sequential_dl_rx_state[1]_i_4_n_0 ;
  wire \FSM_sequential_dl_rx_state_reg[0] ;
  wire \FSM_sequential_dl_rx_state_reg[0]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[1] ;
  wire \FSM_sequential_dl_rx_state_reg[1]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[1]_1 ;
  wire [3:0]Q;
  wire cl_rxclkactivehs;
  wire core_clk;
  wire dl_rx_state09_out;
  wire [0:0]dl_status_reg;
  wire dl_status_reg_bit_0__7;
  wire dl_status_reg_bit_0_i_2_0;
  wire dl_status_reg_bit_0_i_2_1;
  wire dl_status_reg_bit_0_i_3_n_0;
  wire dl_status_reg_bit_0_reg;
  wire dl_status_reg_bit_0_reg_0;
  wire dl_status_reg_bit_0_reg_1;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  wire lp_11_r_dly;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = rx_dl0_lp_dp;
  LUT6 #(
    .INIT(64'hFFFFFFFF1A100A0A)) 
    \FSM_sequential_dl_rx_state[1]_i_3 
       (.I0(Q[0]),
        .I1(dl_status_reg_bit_0_reg_1),
        .I2(Q[1]),
        .I3(\FSM_sequential_dl_rx_state[1]_i_4_n_0 ),
        .I4(Q[2]),
        .I5(\FSM_sequential_dl_rx_state_reg[1]_1 ),
        .O(\FSM_sequential_dl_rx_state_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_dl_rx_state[1]_i_4 
       (.I0(s_level_out_d2),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .O(\FSM_sequential_dl_rx_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FB0C0C0C)) 
    \FSM_sequential_dl_rx_state[3]_i_4 
       (.I0(dl_status_reg_bit_0_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_level_out_d2),
        .I4(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I5(Q[3]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg ));
  LUT6 #(
    .INIT(64'h04440FFF04440000)) 
    dl_status_reg_bit_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dl_status_reg_bit_0_reg),
        .I3(dl_status_reg_bit_0_reg_0),
        .I4(dl_status_reg_bit_0__7),
        .I5(dl_status_reg),
        .O(\FSM_sequential_dl_rx_state_reg[1] ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    dl_status_reg_bit_0_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(dl_status_reg_bit_0_reg_1),
        .I3(Q[1]),
        .I4(dl_status_reg_bit_0_i_3_n_0),
        .O(dl_status_reg_bit_0__7));
  LUT6 #(
    .INIT(64'h00B8000000B83333)) 
    dl_status_reg_bit_0_i_3
       (.I0(\FSM_sequential_dl_rx_state[1]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(dl_status_reg_bit_0_i_2_0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(dl_status_reg_bit_0_i_2_1),
        .O(dl_status_reg_bit_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hEAEA4040FFFFAAAF)) 
    dl_stopstate_i_2
       (.I0(Q[1]),
        .I1(dl_rx_state09_out),
        .I2(Q[0]),
        .I3(cl_rxclkactivehs),
        .I4(dl_status_reg_bit_0_reg_1),
        .I5(Q[2]),
        .O(\FSM_sequential_dl_rx_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    dl_stopstate_i_5
       (.I0(lp_11_r_dly),
        .I1(s_level_out_d2),
        .I2(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .O(dl_rx_state09_out));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_32
   (out,
    D,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg ,
    SR,
    p_0_out,
    s_level_out_d2_reg_0,
    cl_status_reg_bit_4__0,
    lp_11_r_reg,
    cl_stopstate_reg,
    rx_cl_lp_dn,
    core_clk,
    Q,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ,
    CO,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ,
    \en_cl_init_to_blk.init_to_cnt_level1_reg[0] ,
    lp_11_r_dly,
    cl_status_reg_bit_4_reg,
    cl_status_reg,
    cl_status_reg_bit_0_reg,
    \lp_st_cnt_reg[1] ,
    \lp_st_cnt_reg[1]_0 ,
    cl_status_reg_bit_0_reg_0,
    cl_stopstate_reg_0,
    cl_stopstate);
  output out;
  output [4:0]D;
  output \en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  output [0:0]SR;
  output [0:0]p_0_out;
  output s_level_out_d2_reg_0;
  output cl_status_reg_bit_4__0;
  output lp_11_r_reg;
  output cl_stopstate_reg;
  input rx_cl_lp_dn;
  input core_clk;
  input [4:0]Q;
  input \en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ;
  input [0:0]CO;
  input \en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ;
  input \en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ;
  input \en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ;
  input \en_cl_init_to_blk.init_to_cnt_level1_reg[0] ;
  input lp_11_r_dly;
  input cl_status_reg_bit_4_reg;
  input [0:0]cl_status_reg;
  input cl_status_reg_bit_0_reg;
  input [1:0]\lp_st_cnt_reg[1] ;
  input \lp_st_cnt_reg[1]_0 ;
  input [0:0]cl_status_reg_bit_0_reg_0;
  input cl_stopstate_reg_0;
  input cl_stopstate;

  wire [0:0]CO;
  wire [4:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]cl_status_reg;
  wire cl_status_reg_bit_0_i_2_n_0;
  wire cl_status_reg_bit_0_reg;
  wire [0:0]cl_status_reg_bit_0_reg_0;
  wire cl_status_reg_bit_4__0;
  wire cl_status_reg_bit_4_i_2_n_0;
  wire cl_status_reg_bit_4_i_4_n_0;
  wire cl_status_reg_bit_4_reg;
  wire cl_stopstate;
  wire cl_stopstate_i_3_n_0;
  wire cl_stopstate_i_5_n_0;
  wire cl_stopstate_reg;
  wire cl_stopstate_reg_0;
  wire core_clk;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ;
  wire \en_cl_init_to_blk.init_to_cnt_level1_reg[0] ;
  wire lp_11_r_dly;
  wire lp_11_r_reg;
  wire lp_st_cnt1;
  wire [1:0]\lp_st_cnt_reg[1] ;
  wire \lp_st_cnt_reg[1]_0 ;
  wire [0:0]p_0_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = rx_cl_lp_dn;
  LUT6 #(
    .INIT(64'h7676766676747464)) 
    \cl_rx_state[1]_i_3 
       (.I0(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I1(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .I3(s_level_out_d2),
        .I4(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .I5(\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h0079007108780878)) 
    \cl_rx_state[2]_i_5 
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I4(lp_11_r_dly),
        .I5(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .O(s_level_out_d2_reg_0));
  LUT6 #(
    .INIT(64'hF55FFFFF00030000)) 
    cl_status_reg_bit_0_i_1
       (.I0(cl_status_reg_bit_0_reg),
        .I1(cl_status_reg_bit_0_i_2_n_0),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I4(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .I5(cl_status_reg_bit_0_reg_0),
        .O(lp_11_r_reg));
  LUT2 #(
    .INIT(4'hE)) 
    cl_status_reg_bit_0_i_2
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .O(cl_status_reg_bit_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFAAAAAAAEAAA)) 
    cl_status_reg_bit_4_i_1
       (.I0(cl_status_reg_bit_4_i_2_n_0),
        .I1(cl_status_reg_bit_4_reg),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I4(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .I5(cl_status_reg_bit_4_i_4_n_0),
        .O(cl_status_reg_bit_4__0));
  LUT6 #(
    .INIT(64'hAFFA3ABAAAAA3ABA)) 
    cl_status_reg_bit_4_i_2
       (.I0(cl_status_reg),
        .I1(cl_stopstate_i_5_n_0),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I4(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .I5(cl_status_reg_bit_0_reg),
        .O(cl_status_reg_bit_4_i_2_n_0));
  LUT5 #(
    .INIT(32'h00080000)) 
    cl_status_reg_bit_4_i_4
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I4(lp_11_r_dly),
        .O(cl_status_reg_bit_4_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    cl_stopstate_i_2
       (.I0(cl_stopstate_i_3_n_0),
        .I1(cl_stopstate_reg_0),
        .I2(cl_stopstate),
        .O(cl_stopstate_reg));
  LUT6 #(
    .INIT(64'hAAA3AAA00F0F0F0F)) 
    cl_stopstate_i_3
       (.I0(cl_status_reg_bit_0_reg),
        .I1(cl_stopstate_i_5_n_0),
        .I2(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .I4(lp_11_r_dly),
        .I5(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .O(cl_stopstate_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    cl_stopstate_i_5
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .O(cl_stopstate_i_5_n_0));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAE00)) 
    \en_cl_init_to_blk.cl_init_done_coreclk_i_1 
       (.I0(\en_cl_init_to_blk.cl_init_done_coreclk_reg_0 ),
        .I1(CO),
        .I2(SR),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .I4(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I5(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \en_cl_init_to_blk.init_to_cnt_level1[7]_i_1 
       (.I0(\en_cl_init_to_blk.cl_init_done_coreclk_reg_1 ),
        .I1(s_level_out_d2),
        .I2(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .I3(\en_cl_init_to_blk.cl_init_done_coreclk_reg_2 ),
        .I4(\en_cl_init_to_blk.cl_init_done_coreclk_reg_3 ),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT6 #(
    .INIT(64'h7777777777777747)) 
    \lp_st_cnt[0]_i_1 
       (.I0(lp_st_cnt1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00FFFE0000000000)) 
    \lp_st_cnt[1]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(lp_st_cnt1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \lp_st_cnt[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(lp_st_cnt1),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \lp_st_cnt[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(lp_st_cnt1),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h78F0F0F000000000)) 
    \lp_st_cnt[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(lp_st_cnt1),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFF8421)) 
    \lp_st_cnt[4]_i_2 
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level1_reg[0] ),
        .I2(\lp_st_cnt_reg[1] [0]),
        .I3(\lp_st_cnt_reg[1] [1]),
        .I4(\lp_st_cnt_reg[1]_0 ),
        .O(lp_st_cnt1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_33
   (out,
    \cl_rx_state_reg[1] ,
    \en_cl_init_to_blk.init_to_cnt_level20 ,
    cl_init_done_coreclk0,
    s_level_out_d2_reg_0,
    s_level_out_d2_reg_1,
    \cl_rx_state_reg[1]_0 ,
    \cl_rx_state_reg[1]_1 ,
    rx_cl_lp_dp,
    core_clk,
    \cl_rx_state_reg[1]_2 ,
    \cl_rx_state_reg[1]_3 ,
    p_0_out,
    dphy_en,
    core_rst,
    \cl_rx_state_reg[2] ,
    \cl_rx_state_reg[2]_0 ,
    \cl_rx_state_reg[0] ,
    \cl_rx_state_reg[0]_0 ,
    \en_cl_init_to_blk.init_to_cnt_level1_tc ,
    \en_cl_init_to_blk.init_to_cnt_level2_reg[0] ,
    CO,
    \cl_rx_state_reg[2]_1 ,
    lp_11_r_dly,
    \cl_rx_state_reg[0]_1 );
  output out;
  output \cl_rx_state_reg[1] ;
  output \en_cl_init_to_blk.init_to_cnt_level20 ;
  output cl_init_done_coreclk0;
  output s_level_out_d2_reg_0;
  output s_level_out_d2_reg_1;
  output \cl_rx_state_reg[1]_0 ;
  output \cl_rx_state_reg[1]_1 ;
  input rx_cl_lp_dp;
  input core_clk;
  input \cl_rx_state_reg[1]_2 ;
  input \cl_rx_state_reg[1]_3 ;
  input [0:0]p_0_out;
  input dphy_en;
  input core_rst;
  input \cl_rx_state_reg[2] ;
  input \cl_rx_state_reg[2]_0 ;
  input \cl_rx_state_reg[0] ;
  input \cl_rx_state_reg[0]_0 ;
  input \en_cl_init_to_blk.init_to_cnt_level1_tc ;
  input \en_cl_init_to_blk.init_to_cnt_level2_reg[0] ;
  input [0:0]CO;
  input \cl_rx_state_reg[2]_1 ;
  input lp_11_r_dly;
  input \cl_rx_state_reg[0]_1 ;

  wire [0:0]CO;
  wire cl_init_done_coreclk0;
  wire cl_rx_state;
  wire \cl_rx_state[0]_i_3_n_0 ;
  wire \cl_rx_state[2]_i_2_n_0 ;
  wire \cl_rx_state[2]_i_4_n_0 ;
  wire \cl_rx_state_reg[0] ;
  wire \cl_rx_state_reg[0]_0 ;
  wire \cl_rx_state_reg[0]_1 ;
  wire \cl_rx_state_reg[1] ;
  wire \cl_rx_state_reg[1]_0 ;
  wire \cl_rx_state_reg[1]_1 ;
  wire \cl_rx_state_reg[1]_2 ;
  wire \cl_rx_state_reg[1]_3 ;
  wire \cl_rx_state_reg[2] ;
  wire \cl_rx_state_reg[2]_0 ;
  wire \cl_rx_state_reg[2]_1 ;
  wire cl_stopstate_i_6_n_0;
  wire core_clk;
  wire core_rst;
  wire dphy_en;
  wire \en_cl_init_to_blk.init_to_cnt_level1_tc ;
  wire \en_cl_init_to_blk.init_to_cnt_level20 ;
  wire \en_cl_init_to_blk.init_to_cnt_level2_reg[0] ;
  wire lp_11_r_dly;
  wire [0:0]p_0_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  wire s_level_out_d2_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = rx_cl_lp_dp;
  LUT6 #(
    .INIT(64'h0A0BFFFFFFFF0000)) 
    \cl_rx_state[0]_i_1 
       (.I0(\cl_rx_state_reg[0]_1 ),
        .I1(\cl_rx_state[0]_i_3_n_0 ),
        .I2(\cl_rx_state_reg[1]_2 ),
        .I3(\cl_rx_state_reg[0] ),
        .I4(cl_rx_state),
        .I5(\cl_rx_state_reg[2]_0 ),
        .O(\cl_rx_state_reg[1]_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \cl_rx_state[0]_i_3 
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .I2(\cl_rx_state_reg[2] ),
        .O(\cl_rx_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FECE0000)) 
    \cl_rx_state[1]_i_1 
       (.I0(\cl_rx_state_reg[1]_2 ),
        .I1(\cl_rx_state_reg[1]_3 ),
        .I2(cl_rx_state),
        .I3(p_0_out),
        .I4(dphy_en),
        .I5(core_rst),
        .O(\cl_rx_state_reg[1] ));
  LUT6 #(
    .INIT(64'hAABAFFFFEAEA0000)) 
    \cl_rx_state[2]_i_1 
       (.I0(\cl_rx_state[2]_i_2_n_0 ),
        .I1(\cl_rx_state_reg[1]_2 ),
        .I2(\cl_rx_state_reg[2]_0 ),
        .I3(\cl_rx_state_reg[2]_1 ),
        .I4(cl_rx_state),
        .I5(\cl_rx_state_reg[2] ),
        .O(\cl_rx_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000010000C00100)) 
    \cl_rx_state[2]_i_2 
       (.I0(\cl_rx_state_reg[1]_2 ),
        .I1(s_level_out_d2),
        .I2(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .I3(\cl_rx_state_reg[2] ),
        .I4(\cl_rx_state_reg[2]_0 ),
        .I5(\cl_rx_state_reg[0] ),
        .O(\cl_rx_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB0A0)) 
    \cl_rx_state[2]_i_3 
       (.I0(\cl_rx_state_reg[2] ),
        .I1(\cl_rx_state_reg[1]_2 ),
        .I2(\cl_rx_state_reg[2]_0 ),
        .I3(\cl_rx_state_reg[0] ),
        .I4(\cl_rx_state[2]_i_4_n_0 ),
        .I5(\cl_rx_state_reg[0]_0 ),
        .O(cl_rx_state));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    \cl_rx_state[2]_i_4 
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .I2(\cl_rx_state_reg[2]_0 ),
        .I3(\cl_rx_state_reg[1]_2 ),
        .I4(\cl_rx_state_reg[2]_1 ),
        .I5(\cl_rx_state_reg[2] ),
        .O(\cl_rx_state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    cl_status_reg_bit_4_i_3
       (.I0(s_level_out_d2),
        .I1(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .O(s_level_out_d2_reg_1));
  LUT6 #(
    .INIT(64'hF0F0F0F022880000)) 
    cl_stopstate_i_4
       (.I0(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .I1(s_level_out_d2),
        .I2(cl_stopstate_i_6_n_0),
        .I3(\cl_rx_state_reg[2]_0 ),
        .I4(\cl_rx_state_reg[1]_2 ),
        .I5(\cl_rx_state_reg[2] ),
        .O(s_level_out_d2_reg_0));
  LUT6 #(
    .INIT(64'h0AAC0AA00AA00AA0)) 
    cl_stopstate_i_6
       (.I0(\cl_rx_state_reg[2]_1 ),
        .I1(lp_11_r_dly),
        .I2(\cl_rx_state_reg[1]_2 ),
        .I3(\cl_rx_state_reg[2]_0 ),
        .I4(s_level_out_d2),
        .I5(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .O(cl_stopstate_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \en_cl_init_to_blk.cl_init_done_div4clk_i_2 
       (.I0(CO),
        .I1(\cl_rx_state_reg[1]_2 ),
        .I2(\cl_rx_state_reg[2]_0 ),
        .I3(s_level_out_d2),
        .I4(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .I5(\cl_rx_state_reg[2] ),
        .O(cl_init_done_coreclk0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \en_cl_init_to_blk.init_to_cnt_level2[0]_i_1 
       (.I0(\en_cl_init_to_blk.init_to_cnt_level1_tc ),
        .I1(\cl_rx_state_reg[1]_2 ),
        .I2(\cl_rx_state_reg[2]_0 ),
        .I3(s_level_out_d2),
        .I4(\en_cl_init_to_blk.init_to_cnt_level2_reg[0] ),
        .I5(\cl_rx_state_reg[2] ),
        .O(\en_cl_init_to_blk.init_to_cnt_level20 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_4
   (out,
    lp_10_r_reg,
    cl_rxclkactivehs_reg,
    \FSM_sequential_dl_rx_state_reg[1] ,
    lp_11_r_reg,
    E,
    D,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg ,
    \lp_st_cnt_reg[1] ,
    \lp_st_cnt_reg[2] ,
    \lp_st_cnt_reg[3] ,
    \lp_st_cnt_reg[4] ,
    rx_dl1_lp_dn,
    core_clk,
    lp_10_r,
    lp_00_r,
    \FSM_sequential_dl_rx_state_reg[3] ,
    Q,
    dl_en_hs_lpn_reg,
    cl_rxclkactivehs,
    dl_status_reg_bit_4_reg,
    dl_status_reg,
    dl_stopstate_reg,
    dl_stopstate,
    dl_en_hs_lpn_reg_0,
    dl_en_hs_lpn_reg_1,
    dl_en_hs_lpn_i_3__0_0,
    \FSM_sequential_dl_rx_state_reg[0] ,
    \FSM_sequential_dl_rx_state_reg[0]_0 ,
    \FSM_sequential_dl_rx_state_reg[0]_1 ,
    \FSM_sequential_dl_rx_state_reg[0]_2 ,
    \FSM_sequential_dl_rx_state_reg[0]_3 ,
    lp_11_r_dly,
    dl_stopstate_reg_0,
    \lp_st_cnt_reg[0] ,
    \lp_st_cnt_reg[0]_0 ,
    \FSM_sequential_dl_rx_state_reg[3]_0 ,
    \FSM_sequential_dl_rx_state_reg[2] ,
    \FSM_sequential_dl_rx_state_reg[1]_0 ,
    \lp_st_cnt_reg[1]_0 ,
    \lp_st_cnt_reg[2]_0 ,
    \lp_st_cnt_reg[3]_0 ,
    \lp_st_cnt_reg[4]_0 ,
    lp_01_r,
    \lp_st_cnt_reg[0]_1 );
  output out;
  output lp_10_r_reg;
  output cl_rxclkactivehs_reg;
  output \FSM_sequential_dl_rx_state_reg[1] ;
  output lp_11_r_reg;
  output [0:0]E;
  output [0:0]D;
  output [2:0]\en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  output \lp_st_cnt_reg[1] ;
  output \lp_st_cnt_reg[2] ;
  output \lp_st_cnt_reg[3] ;
  output \lp_st_cnt_reg[4] ;
  input rx_dl1_lp_dn;
  input core_clk;
  input lp_10_r;
  input lp_00_r;
  input \FSM_sequential_dl_rx_state_reg[3] ;
  input [3:0]Q;
  input dl_en_hs_lpn_reg;
  input cl_rxclkactivehs;
  input dl_status_reg_bit_4_reg;
  input [0:0]dl_status_reg;
  input dl_stopstate_reg;
  input dl_stopstate;
  input dl_en_hs_lpn_reg_0;
  input dl_en_hs_lpn_reg_1;
  input dl_en_hs_lpn_i_3__0_0;
  input \FSM_sequential_dl_rx_state_reg[0] ;
  input \FSM_sequential_dl_rx_state_reg[0]_0 ;
  input \FSM_sequential_dl_rx_state_reg[0]_1 ;
  input \FSM_sequential_dl_rx_state_reg[0]_2 ;
  input \FSM_sequential_dl_rx_state_reg[0]_3 ;
  input lp_11_r_dly;
  input dl_stopstate_reg_0;
  input [0:0]\lp_st_cnt_reg[0] ;
  input \lp_st_cnt_reg[0]_0 ;
  input \FSM_sequential_dl_rx_state_reg[3]_0 ;
  input \FSM_sequential_dl_rx_state_reg[2] ;
  input \FSM_sequential_dl_rx_state_reg[1]_0 ;
  input \lp_st_cnt_reg[1]_0 ;
  input \lp_st_cnt_reg[2]_0 ;
  input \lp_st_cnt_reg[3]_0 ;
  input \lp_st_cnt_reg[4]_0 ;
  input lp_01_r;
  input [1:0]\lp_st_cnt_reg[0]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dl_rx_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_3__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_6__0_n_0 ;
  wire \FSM_sequential_dl_rx_state[3]_i_8__0_n_0 ;
  wire \FSM_sequential_dl_rx_state_reg[0] ;
  wire \FSM_sequential_dl_rx_state_reg[0]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[0]_1 ;
  wire \FSM_sequential_dl_rx_state_reg[0]_2 ;
  wire \FSM_sequential_dl_rx_state_reg[0]_3 ;
  wire \FSM_sequential_dl_rx_state_reg[1] ;
  wire \FSM_sequential_dl_rx_state_reg[1]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[2] ;
  wire \FSM_sequential_dl_rx_state_reg[3] ;
  wire \FSM_sequential_dl_rx_state_reg[3]_0 ;
  wire [3:0]Q;
  wire cl_rxclkactivehs;
  wire cl_rxclkactivehs_reg;
  wire core_clk;
  wire dl_en_hs_lpn_i_3__0_0;
  wire dl_en_hs_lpn_i_3__0_n_0;
  wire dl_en_hs_lpn_i_4__0_n_0;
  wire dl_en_hs_lpn_reg;
  wire dl_en_hs_lpn_reg_0;
  wire dl_en_hs_lpn_reg_1;
  wire [0:0]dl_status_reg;
  wire dl_status_reg_bit_4__6;
  wire dl_status_reg_bit_4_i_3__0_n_0;
  wire dl_status_reg_bit_4_reg;
  wire dl_stopstate;
  wire dl_stopstate_i_3__0_n_0;
  wire dl_stopstate_i_4__0_n_0;
  wire dl_stopstate_i_7__0_n_0;
  wire dl_stopstate_i_8__0_n_0;
  wire dl_stopstate_reg;
  wire dl_stopstate_reg_0;
  wire [2:0]\en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  wire lp_00_r;
  wire lp_01_r;
  wire lp_10_r;
  wire lp_10_r_reg;
  wire lp_11_r_dly;
  wire lp_11_r_reg;
  wire lp_st_cnt10_out;
  wire lp_st_cnt1__2;
  wire [0:0]\lp_st_cnt_reg[0] ;
  wire \lp_st_cnt_reg[0]_0 ;
  wire [1:0]\lp_st_cnt_reg[0]_1 ;
  wire \lp_st_cnt_reg[1] ;
  wire \lp_st_cnt_reg[1]_0 ;
  wire \lp_st_cnt_reg[2] ;
  wire \lp_st_cnt_reg[2]_0 ;
  wire \lp_st_cnt_reg[3] ;
  wire \lp_st_cnt_reg[3]_0 ;
  wire \lp_st_cnt_reg[4] ;
  wire \lp_st_cnt_reg[4]_0 ;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = rx_dl1_lp_dn;
  LUT6 #(
    .INIT(64'hAA00FFFC00000000)) 
    \FSM_sequential_dl_rx_state[1]_i_1__0 
       (.I0(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(\FSM_sequential_dl_rx_state[1]_i_2__0_n_0 ),
        .I3(\FSM_sequential_dl_rx_state_reg[0] ),
        .I4(Q[3]),
        .I5(\FSM_sequential_dl_rx_state_reg[1]_0 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_dl_rx_state[1]_i_2__0 
       (.I0(s_level_out_d2),
        .I1(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(\FSM_sequential_dl_rx_state[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00077707)) 
    \FSM_sequential_dl_rx_state[2]_i_1__0 
       (.I0(\FSM_sequential_dl_rx_state_reg[0] ),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I2(\FSM_sequential_dl_rx_state_reg[2] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_dl_rx_state[2]_i_3__0_n_0 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg [1]));
  LUT6 #(
    .INIT(64'hAAAABBABEEEEBBAB)) 
    \FSM_sequential_dl_rx_state[2]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .I4(Q[0]),
        .I5(dl_en_hs_lpn_reg),
        .O(\FSM_sequential_dl_rx_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF888)) 
    \FSM_sequential_dl_rx_state[3]_i_1__0 
       (.I0(\FSM_sequential_dl_rx_state_reg[0] ),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I2(\FSM_sequential_dl_rx_state[3]_i_3__0_n_0 ),
        .I3(Q[2]),
        .I4(\FSM_sequential_dl_rx_state_reg[0]_1 ),
        .I5(\FSM_sequential_dl_rx_state_reg[0]_2 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00077707)) 
    \FSM_sequential_dl_rx_state[3]_i_2__0 
       (.I0(\FSM_sequential_dl_rx_state_reg[0] ),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I2(\FSM_sequential_dl_rx_state[3]_i_6__0_n_0 ),
        .I3(Q[0]),
        .I4(\FSM_sequential_dl_rx_state_reg[3]_0 ),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg [2]));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEA00)) 
    \FSM_sequential_dl_rx_state[3]_i_3__0 
       (.I0(dl_en_hs_lpn_reg),
        .I1(cl_rxclkactivehs),
        .I2(\FSM_sequential_dl_rx_state_reg[0]_3 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\FSM_sequential_dl_rx_state[3]_i_8__0_n_0 ),
        .O(\FSM_sequential_dl_rx_state[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEFBEEFBFFFBEEFB)) 
    \FSM_sequential_dl_rx_state[3]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(cl_rxclkactivehs),
        .I3(Q[2]),
        .I4(s_level_out_d2),
        .I5(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(\FSM_sequential_dl_rx_state[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB833303333FFFC)) 
    \FSM_sequential_dl_rx_state[3]_i_8__0 
       (.I0(lp_11_r_dly),
        .I1(Q[0]),
        .I2(lp_10_r),
        .I3(lp_00_r),
        .I4(s_level_out_d2),
        .I5(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(\FSM_sequential_dl_rx_state[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h002000FF00200000)) 
    dl_en_hs_lpn_i_1__0
       (.I0(dl_en_hs_lpn_reg_0),
        .I1(dl_en_hs_lpn_reg),
        .I2(Q[0]),
        .I3(dl_status_reg_bit_4_reg),
        .I4(dl_en_hs_lpn_i_3__0_n_0),
        .I5(dl_en_hs_lpn_reg_1),
        .O(lp_11_r_reg));
  LUT5 #(
    .INIT(32'h00000FB0)) 
    dl_en_hs_lpn_i_3__0
       (.I0(dl_en_hs_lpn_reg),
        .I1(cl_rxclkactivehs),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(dl_en_hs_lpn_i_4__0_n_0),
        .O(dl_en_hs_lpn_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h47CCFFCC47FFFFCC)) 
    dl_en_hs_lpn_i_4__0
       (.I0(dl_en_hs_lpn_i_3__0_0),
        .I1(Q[0]),
        .I2(dl_en_hs_lpn_reg),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(lp_10_r_reg),
        .O(dl_en_hs_lpn_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hEE0E)) 
    dl_status_reg_bit_0_i_4__0
       (.I0(lp_10_r),
        .I1(lp_00_r),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(lp_10_r_reg));
  LUT6 #(
    .INIT(64'h000400FF00040000)) 
    dl_status_reg_bit_4_i_1__0
       (.I0(cl_rxclkactivehs),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(dl_status_reg_bit_4_reg),
        .I4(dl_status_reg_bit_4__6),
        .I5(dl_status_reg),
        .O(cl_rxclkactivehs_reg));
  LUT6 #(
    .INIT(64'h0011110100001101)) 
    dl_status_reg_bit_4_i_2__0
       (.I0(dl_status_reg_bit_4_i_3__0_n_0),
        .I1(Q[1]),
        .I2(cl_rxclkactivehs),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(dl_en_hs_lpn_reg),
        .O(dl_status_reg_bit_4__6));
  LUT6 #(
    .INIT(64'hFFFF11F10000FFFF)) 
    dl_status_reg_bit_4_i_3__0
       (.I0(lp_10_r),
        .I1(lp_00_r),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(dl_status_reg_bit_4_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h2223332322200020)) 
    dl_stopstate_i_1__0
       (.I0(dl_stopstate_reg),
        .I1(dl_status_reg_bit_4_reg),
        .I2(dl_stopstate_i_3__0_n_0),
        .I3(Q[1]),
        .I4(dl_stopstate_i_4__0_n_0),
        .I5(dl_stopstate),
        .O(\FSM_sequential_dl_rx_state_reg[1] ));
  LUT6 #(
    .INIT(64'h5A5A580800005808)) 
    dl_stopstate_i_3__0
       (.I0(Q[3]),
        .I1(dl_stopstate_reg_0),
        .I2(Q[2]),
        .I3(dl_stopstate_i_7__0_n_0),
        .I4(Q[0]),
        .I5(dl_stopstate_i_8__0_n_0),
        .O(dl_stopstate_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    dl_stopstate_i_4__0
       (.I0(s_level_out_d2),
        .I1(\FSM_sequential_dl_rx_state_reg[3] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(dl_en_hs_lpn_reg),
        .I5(Q[3]),
        .O(dl_stopstate_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hEEFE)) 
    dl_stopstate_i_7__0
       (.I0(lp_10_r),
        .I1(lp_00_r),
        .I2(s_level_out_d2),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(dl_stopstate_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    dl_stopstate_i_8__0
       (.I0(lp_11_r_dly),
        .I1(s_level_out_d2),
        .I2(\FSM_sequential_dl_rx_state_reg[3] ),
        .I3(Q[2]),
        .I4(dl_en_hs_lpn_reg),
        .O(dl_stopstate_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h707F)) 
    \lp_st_cnt[0]_i_1__1 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[0] ),
        .I2(\lp_st_cnt_reg[0]_0 ),
        .I3(lp_st_cnt1__2),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lp_st_cnt[0]_i_2__0 
       (.I0(lp_st_cnt1__2),
        .I1(lp_01_r),
        .I2(lp_00_r),
        .I3(dl_en_hs_lpn_reg),
        .I4(lp_10_r),
        .O(lp_st_cnt10_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \lp_st_cnt[0]_i_4__0 
       (.I0(\lp_st_cnt_reg[0]_1 [0]),
        .I1(s_level_out_d2),
        .I2(\lp_st_cnt_reg[0]_1 [1]),
        .I3(\FSM_sequential_dl_rx_state_reg[3] ),
        .O(lp_st_cnt1__2));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \lp_st_cnt[1]_i_1__0 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[1]_0 ),
        .I2(\lp_st_cnt_reg[0] ),
        .O(\lp_st_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \lp_st_cnt[2]_i_1__0 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[2]_0 ),
        .I2(\lp_st_cnt_reg[1]_0 ),
        .I3(\lp_st_cnt_reg[0] ),
        .O(\lp_st_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \lp_st_cnt[3]_i_1__0 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[3]_0 ),
        .I2(\lp_st_cnt_reg[2]_0 ),
        .I3(\lp_st_cnt_reg[0] ),
        .I4(\lp_st_cnt_reg[1]_0 ),
        .O(\lp_st_cnt_reg[3] ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \lp_st_cnt[4]_i_2__1 
       (.I0(lp_st_cnt10_out),
        .I1(\lp_st_cnt_reg[4]_0 ),
        .I2(\lp_st_cnt_reg[3]_0 ),
        .I3(\lp_st_cnt_reg[1]_0 ),
        .I4(\lp_st_cnt_reg[0] ),
        .I5(\lp_st_cnt_reg[2]_0 ),
        .O(\lp_st_cnt_reg[4] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_5
   (out,
    \FSM_sequential_dl_rx_state_reg[1] ,
    \FSM_sequential_dl_rx_state_reg[1]_0 ,
    \FSM_sequential_dl_rx_state_reg[0] ,
    \en_cl_init_to_blk.cl_init_done_coreclk_reg ,
    rx_dl1_lp_dp,
    core_clk,
    Q,
    dl_status_reg_bit_0_reg,
    dl_status_reg_bit_0_reg_0,
    dl_status_reg,
    dl_status_reg_bit_0_reg_1,
    dl_status_reg_bit_0_i_2__0_0,
    dl_status_reg_bit_0_i_2__0_1,
    cl_rxclkactivehs,
    lp_11_r_dly,
    \FSM_sequential_dl_rx_state_reg[0]_0 ,
    \FSM_sequential_dl_rx_state_reg[1]_1 );
  output out;
  output \FSM_sequential_dl_rx_state_reg[1] ;
  output \FSM_sequential_dl_rx_state_reg[1]_0 ;
  output \FSM_sequential_dl_rx_state_reg[0] ;
  output \en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  input rx_dl1_lp_dp;
  input core_clk;
  input [3:0]Q;
  input dl_status_reg_bit_0_reg;
  input dl_status_reg_bit_0_reg_0;
  input [0:0]dl_status_reg;
  input dl_status_reg_bit_0_reg_1;
  input dl_status_reg_bit_0_i_2__0_0;
  input dl_status_reg_bit_0_i_2__0_1;
  input cl_rxclkactivehs;
  input lp_11_r_dly;
  input \FSM_sequential_dl_rx_state_reg[0]_0 ;
  input \FSM_sequential_dl_rx_state_reg[1]_1 ;

  wire \FSM_sequential_dl_rx_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_dl_rx_state_reg[0] ;
  wire \FSM_sequential_dl_rx_state_reg[0]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[1] ;
  wire \FSM_sequential_dl_rx_state_reg[1]_0 ;
  wire \FSM_sequential_dl_rx_state_reg[1]_1 ;
  wire [3:0]Q;
  wire cl_rxclkactivehs;
  wire core_clk;
  wire dl_rx_state09_out;
  wire [0:0]dl_status_reg;
  wire dl_status_reg_bit_0__7;
  wire dl_status_reg_bit_0_i_2__0_0;
  wire dl_status_reg_bit_0_i_2__0_1;
  wire dl_status_reg_bit_0_i_3__0_n_0;
  wire dl_status_reg_bit_0_reg;
  wire dl_status_reg_bit_0_reg_0;
  wire dl_status_reg_bit_0_reg_1;
  wire \en_cl_init_to_blk.cl_init_done_coreclk_reg ;
  wire lp_11_r_dly;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = rx_dl1_lp_dp;
  LUT6 #(
    .INIT(64'hFFFFFFFF1A100A0A)) 
    \FSM_sequential_dl_rx_state[1]_i_3__0 
       (.I0(Q[0]),
        .I1(dl_status_reg_bit_0_reg_1),
        .I2(Q[1]),
        .I3(\FSM_sequential_dl_rx_state[1]_i_4__0_n_0 ),
        .I4(Q[2]),
        .I5(\FSM_sequential_dl_rx_state_reg[1]_1 ),
        .O(\FSM_sequential_dl_rx_state_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_dl_rx_state[1]_i_4__0 
       (.I0(s_level_out_d2),
        .I1(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .O(\FSM_sequential_dl_rx_state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FB0C0C0C)) 
    \FSM_sequential_dl_rx_state[3]_i_4__0 
       (.I0(dl_status_reg_bit_0_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_level_out_d2),
        .I4(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .I5(Q[3]),
        .O(\en_cl_init_to_blk.cl_init_done_coreclk_reg ));
  LUT6 #(
    .INIT(64'h04440FFF04440000)) 
    dl_status_reg_bit_0_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dl_status_reg_bit_0_reg),
        .I3(dl_status_reg_bit_0_reg_0),
        .I4(dl_status_reg_bit_0__7),
        .I5(dl_status_reg),
        .O(\FSM_sequential_dl_rx_state_reg[1] ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    dl_status_reg_bit_0_i_2__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(dl_status_reg_bit_0_reg_1),
        .I3(Q[1]),
        .I4(dl_status_reg_bit_0_i_3__0_n_0),
        .O(dl_status_reg_bit_0__7));
  LUT6 #(
    .INIT(64'h00B8000000B83333)) 
    dl_status_reg_bit_0_i_3__0
       (.I0(\FSM_sequential_dl_rx_state[1]_i_4__0_n_0 ),
        .I1(Q[0]),
        .I2(dl_status_reg_bit_0_i_2__0_0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(dl_status_reg_bit_0_i_2__0_1),
        .O(dl_status_reg_bit_0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hEAEA4040FFFFAAAF)) 
    dl_stopstate_i_2__0
       (.I0(Q[1]),
        .I1(dl_rx_state09_out),
        .I2(Q[0]),
        .I3(cl_rxclkactivehs),
        .I4(dl_status_reg_bit_0_reg_1),
        .I5(Q[2]),
        .O(\FSM_sequential_dl_rx_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    dl_stopstate_i_5__0
       (.I0(lp_11_r_dly),
        .I1(s_level_out_d2),
        .I2(\FSM_sequential_dl_rx_state_reg[0]_0 ),
        .O(dl_rx_state09_out));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2
   (D,
    \rd_addr_reg[5] ,
    \rd_addr_reg[5]_0 ,
    \rd_addr_reg[5]_1 ,
    \rd_addr_reg[5]_2 ,
    \s_level_out_bus_d3_reg[2]_0 ,
    \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[20] ,
    \s_level_out_bus_d3_reg[9]_0 ,
    \s_level_out_bus_d3_reg[0]_0 ,
    \s_level_out_bus_d3_reg[1]_0 ,
    \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24] ,
    \s_level_out_bus_d3_reg[11]_0 ,
    \s_level_out_bus_d3_reg[12]_0 ,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ,
    SR,
    pkt_cnt,
    s_axi_aclk);
  output [3:0]D;
  output \rd_addr_reg[5] ;
  output \rd_addr_reg[5]_0 ;
  output \rd_addr_reg[5]_1 ;
  output \rd_addr_reg[5]_2 ;
  output \s_level_out_bus_d3_reg[2]_0 ;
  output \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[20] ;
  output \s_level_out_bus_d3_reg[9]_0 ;
  output \s_level_out_bus_d3_reg[0]_0 ;
  output \s_level_out_bus_d3_reg[1]_0 ;
  output \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24] ;
  output \s_level_out_bus_d3_reg[11]_0 ;
  output \s_level_out_bus_d3_reg[12]_0 ;
  input [3:0]Q;
  input [6:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ;
  input [7:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ;
  input [0:0]SR;
  input [15:0]pkt_cnt;
  input s_axi_aclk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_6_n_0 ;
  wire [7:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ;
  wire [6:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[20] ;
  wire \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24] ;
  wire [15:0]pkt_cnt;
  wire \rd_addr_reg[5] ;
  wire \rd_addr_reg[5]_0 ;
  wire \rd_addr_reg[5]_1 ;
  wire \rd_addr_reg[5]_2 ;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  wire \s_level_out_bus_d3_reg[0]_0 ;
  wire \s_level_out_bus_d3_reg[11]_0 ;
  wire \s_level_out_bus_d3_reg[12]_0 ;
  wire \s_level_out_bus_d3_reg[1]_0 ;
  wire \s_level_out_bus_d3_reg[2]_0 ;
  wire \s_level_out_bus_d3_reg[9]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[3] = s_level_out_bus_d3[14];
  assign D[2] = s_level_out_bus_d3[10];
  assign D[1] = s_level_out_bus_d3[5];
  assign D[0] = s_level_out_bus_d3[3];
  LUT6 #(
    .INIT(64'h0000A00000000C00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_4 
       (.I0(s_level_out_bus_d3[0]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\s_level_out_bus_d3_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000A00000000C00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_4 
       (.I0(s_level_out_bus_d3[1]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\s_level_out_bus_d3_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h77CFCCFF77CFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_4 
       (.I0(s_level_out_bus_d3[2]),
        .I1(Q[2]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [0]),
        .O(\s_level_out_bus_d3_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000D3DF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [1]),
        .I4(Q[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_6_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[20] ));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_6 
       (.I0(Q[3]),
        .I1(s_level_out_bus_d3[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFEFEFBFFFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[6]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [2]),
        .O(\rd_addr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBFFFEFEFBFFFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[7]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [3]),
        .O(\rd_addr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h00C0000800000008)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(s_level_out_bus_d3[8]),
        .O(\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24] ));
  LUT6 #(
    .INIT(64'h77CFCCFF77CFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_4 
       (.I0(s_level_out_bus_d3[9]),
        .I1(Q[2]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [4]),
        .O(\s_level_out_bus_d3_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000A00000000C00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_4 
       (.I0(s_level_out_bus_d3[11]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\s_level_out_bus_d3_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000A00000000C00)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_4 
       (.I0(s_level_out_bus_d3[12]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\s_level_out_bus_d3_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hBFFFEFEFBFFFFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[13]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [5]),
        .O(\rd_addr_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h4400100000001000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(s_level_out_bus_d3[15]),
        .O(\rd_addr_reg[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pkt_cnt[9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_13
   (D,
    \s_level_out_bus_d3_reg[15]_0 ,
    \s_level_out_bus_d3_reg[13]_0 ,
    \s_level_out_bus_d3_reg[7]_0 ,
    \s_level_out_bus_d3_reg[6]_0 ,
    \s_level_out_bus_d3_reg[4]_0 ,
    \s_level_out_bus_d3_reg[0]_0 ,
    \s_level_out_bus_d3_reg[1]_0 ,
    \s_level_out_bus_d3_reg[2]_0 ,
    \s_level_out_bus_d3_reg[9]_0 ,
    \s_level_out_bus_d3_reg[11]_0 ,
    \s_level_out_bus_d3_reg[12]_0 ,
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19] ,
    \rd_addr_reg[4] ,
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26] ,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ,
    SR,
    \s_level_out_bus_d1_cdc_to_reg[15]_0 ,
    s_axi_aclk);
  output [1:0]D;
  output \s_level_out_bus_d3_reg[15]_0 ;
  output \s_level_out_bus_d3_reg[13]_0 ;
  output \s_level_out_bus_d3_reg[7]_0 ;
  output \s_level_out_bus_d3_reg[6]_0 ;
  output \s_level_out_bus_d3_reg[4]_0 ;
  output \s_level_out_bus_d3_reg[0]_0 ;
  output \s_level_out_bus_d3_reg[1]_0 ;
  output \s_level_out_bus_d3_reg[2]_0 ;
  output \s_level_out_bus_d3_reg[9]_0 ;
  output \s_level_out_bus_d3_reg[11]_0 ;
  output \s_level_out_bus_d3_reg[12]_0 ;
  output \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19] ;
  output \rd_addr_reg[4] ;
  output \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26] ;
  input [3:0]Q;
  input [13:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ;
  input [13:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ;
  input [2:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ;
  input [0:0]SR;
  input [15:0]\s_level_out_bus_d1_cdc_to_reg[15]_0 ;
  input s_axi_aclk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_6_n_0 ;
  wire [2:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ;
  wire [13:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ;
  wire [13:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19] ;
  wire \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26] ;
  wire \rd_addr_reg[4] ;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  wire [15:0]\s_level_out_bus_d1_cdc_to_reg[15]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  wire \s_level_out_bus_d3_reg[0]_0 ;
  wire \s_level_out_bus_d3_reg[11]_0 ;
  wire \s_level_out_bus_d3_reg[12]_0 ;
  wire \s_level_out_bus_d3_reg[13]_0 ;
  wire \s_level_out_bus_d3_reg[15]_0 ;
  wire \s_level_out_bus_d3_reg[1]_0 ;
  wire \s_level_out_bus_d3_reg[2]_0 ;
  wire \s_level_out_bus_d3_reg[4]_0 ;
  wire \s_level_out_bus_d3_reg[6]_0 ;
  wire \s_level_out_bus_d3_reg[7]_0 ;
  wire \s_level_out_bus_d3_reg[9]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[1] = s_level_out_bus_d3[14];
  assign D[0] = s_level_out_bus_d3[5];
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .I1(s_level_out_bus_d3[0]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [0]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [0]),
        .O(\s_level_out_bus_d3_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .I1(s_level_out_bus_d3[1]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [1]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [1]),
        .O(\s_level_out_bus_d3_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .I1(s_level_out_bus_d3[2]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [2]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [2]),
        .O(\s_level_out_bus_d3_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAA0A2AAAAAAA2AA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_5_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] [0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 [0]),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_5 
       (.I0(Q[3]),
        .I1(s_level_out_bus_d3[3]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [3]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_4 
       (.I0(s_level_out_bus_d3[4]),
        .I1(Q[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [4]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [4]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .O(\s_level_out_bus_d3_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_4 
       (.I0(s_level_out_bus_d3[6]),
        .I1(Q[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [5]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [5]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .O(\s_level_out_bus_d3_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_4 
       (.I0(s_level_out_bus_d3[7]),
        .I1(Q[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [6]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [6]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .O(\s_level_out_bus_d3_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3 
       (.I0(Q[2]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] [1]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_6_n_0 ),
        .O(\rd_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_6 
       (.I0(Q[3]),
        .I1(s_level_out_bus_d3[8]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [7]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [7]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .I1(s_level_out_bus_d3[9]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [8]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [8]),
        .O(\s_level_out_bus_d3_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAA0A2AAAAAAA2AA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_6_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] [2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 [1]),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_6 
       (.I0(Q[3]),
        .I1(s_level_out_bus_d3[10]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [9]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [9]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .I1(s_level_out_bus_d3[11]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [10]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [10]),
        .O(\s_level_out_bus_d3_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .I1(s_level_out_bus_d3[12]),
        .I2(Q[0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [11]),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [11]),
        .O(\s_level_out_bus_d3_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_4 
       (.I0(s_level_out_bus_d3[13]),
        .I1(Q[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [12]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [12]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .O(\s_level_out_bus_d3_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_6 
       (.I0(s_level_out_bus_d3[15]),
        .I1(Q[0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] [13]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 [13]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ),
        .O(\s_level_out_bus_d3_reg[15]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[15]_0 [9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_14
   (D,
    SR,
    s_axi_aclk);
  output [15:0]D;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[15:0] = s_level_out_bus_d3;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_15
   (D,
    \s_level_out_bus_d3_reg[5]_0 ,
    \s_level_out_bus_d3_reg[14]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_1 ,
    SR,
    s_axi_aclk);
  output [13:0]D;
  output \s_level_out_bus_d3_reg[5]_0 ;
  output \s_level_out_bus_d3_reg[14]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ;
  input [1:0]Q;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_0 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_1 ;
  input [0:0]SR;
  input s_axi_aclk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_4_n_0 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_0 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  wire \s_level_out_bus_d3_reg[14]_0 ;
  wire \s_level_out_bus_d3_reg[5]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[13] = s_level_out_bus_d3[15];
  assign D[12:5] = s_level_out_bus_d3[13:6];
  assign D[4:0] = s_level_out_bus_d3[4:0];
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_4_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] [0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ),
        .O(\s_level_out_bus_d3_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_4 
       (.I0(s_level_out_bus_d3[5]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 [1]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_0 [0]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 [0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_1 [0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_7_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] [1]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ),
        .I4(Q[1]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ),
        .O(\s_level_out_bus_d3_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_7 
       (.I0(s_level_out_bus_d3[14]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 [1]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_0 [1]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3_0 [0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_1 [1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_16
   (\rd_addr_reg[4] ,
    \rd_addr_reg[4]_0 ,
    \rd_addr_reg[4]_1 ,
    \rd_addr_reg[4]_2 ,
    \rd_addr_reg[5] ,
    \s_level_out_bus_d3_reg[4]_0 ,
    Q,
    D,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ,
    rd_req,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_4 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_5 ,
    SR,
    s_axi_aclk);
  output \rd_addr_reg[4] ;
  output \rd_addr_reg[4]_0 ;
  output \rd_addr_reg[4]_1 ;
  output \rd_addr_reg[4]_2 ;
  output [10:0]\rd_addr_reg[5] ;
  output \s_level_out_bus_d3_reg[4]_0 ;
  input [4:0]Q;
  input [15:0]D;
  input [15:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ;
  input rd_req;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ;
  input [10:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_4 ;
  input [4:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_5 ;
  input [0:0]SR;
  input s_axi_aclk;

  wire [15:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2_n_0 ;
  wire [15:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_4 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_5 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]_0 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_1 ;
  wire [4:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ;
  wire [10:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 ;
  wire \rd_addr_reg[4] ;
  wire \rd_addr_reg[4]_0 ;
  wire \rd_addr_reg[4]_1 ;
  wire \rd_addr_reg[4]_2 ;
  wire [10:0]\rd_addr_reg[5] ;
  wire rd_req;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  wire \s_level_out_bus_d3_reg[4]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [0]),
        .O(\rd_addr_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ),
        .O(\rd_addr_reg[5] [0]));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_5_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_4 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 [0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_5 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_5 
       (.I0(s_level_out_bus_d3[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [1]),
        .I5(Q[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55000000333F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]_0 ),
        .I3(Q[3]),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [1]));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 [1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_4 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [3]),
        .O(\rd_addr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_5 
       (.I0(s_level_out_bus_d3[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[4]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [4]),
        .I5(Q[2]),
        .O(\s_level_out_bus_d3_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [2]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_1 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ),
        .O(\rd_addr_reg[5] [2]));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[5]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [5]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44440000FF0F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [3]));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[6]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [6]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44440000FF0F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [4]));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [4]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[7]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [7]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44440000FF0F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [5]));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [5]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 [2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[8]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [8]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55000000333F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]_0 ),
        .I3(Q[3]),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [6]));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [6]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 [3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[9]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [9]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEFFAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_1 ),
        .I4(Q[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ),
        .O(\rd_addr_reg[5] [7]));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_5_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_4 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]_2 [4]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_5 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [7]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_5 
       (.I0(s_level_out_bus_d3[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[10]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [10]),
        .I5(Q[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[11]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [11]),
        .O(\rd_addr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_7 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[12]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [12]),
        .O(\rd_addr_reg[4] ));
  LUT6 #(
    .INIT(64'h44440000FF0F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [8]));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [8]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_5 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[13]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [13]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [9]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30] ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_3 ),
        .O(\rd_addr_reg[5] [9]));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2 
       (.I0(Q[2]),
        .I1(s_level_out_bus_d3[14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[14]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [14]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44440000FFF00000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\rd_addr_reg[5] [10]));
  LUT5 #(
    .INIT(32'h55515555)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1 [10]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7 
       (.I0(s_level_out_bus_d3[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[15]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_0 [15]),
        .I5(Q[2]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_17
   (D,
    SR,
    s_axi_aclk);
  output [15:0]D;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[15:0] = s_level_out_bus_d3;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_18
   (D,
    SR,
    s_axi_aclk);
  output [15:0]D;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[15:0] = s_level_out_bus_d3;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized2_19
   (D,
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] ,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0 ,
    rd_req,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_6 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_3 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_1 ,
    SR,
    s_axi_aclk);
  output [10:0]D;
  output [4:0]\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] ;
  input [4:0]Q;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0 ;
  input rd_req;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0 ;
  input [2:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_0 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ;
  input [4:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_6 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_2 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_3 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_1 ;
  input [0:0]SR;
  input s_axi_aclk;

  wire [4:0]Q;
  wire [0:0]SR;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_6 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_0 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_2 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_1 ;
  wire [2:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_1 ;
  wire [4:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_3 ;
  wire [4:0]\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] ;
  wire rd_req;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [15:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign D[10:8] = s_level_out_bus_d3[15:13];
  assign D[7:2] = s_level_out_bus_d3[10:5];
  assign D[1:0] = s_level_out_bus_d3[2:1];
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] [0]));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 [0]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ),
        .I3(s_level_out_bus_d3[0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_6 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABFFABABAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19] ),
        .I2(Q[2]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_0 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_1 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] [1]));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 [1]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ),
        .I3(s_level_out_bus_d3[3]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]_2 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44440000FF0F0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20] ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] [2]));
  LUT6 #(
    .INIT(64'h00000000F3F7FFF7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2 
       (.I0(s_level_out_bus_d3[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 [2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_1 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27] ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [1]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] [3]));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 [3]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ),
        .I3(s_level_out_bus_d3[11]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]_1 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_1 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28] [2]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_2 ),
        .O(\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28] [4]));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_3 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_2 [4]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_4 ),
        .I3(s_level_out_bus_d3[12]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_5 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]_3 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized3
   (SR,
    s_axi_aclk);
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]SR;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized3_20
   (SR,
    dl_status_reg,
    s_axi_aclk);
  input [0:0]SR;
  input [1:0]dl_status_reg;
  input s_axi_aclk;

  wire [0:0]SR;
  wire [1:0]dl_status_reg;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [7:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dl_status_reg[1]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dl_status_reg[0]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4
   (\s_level_out_bus_d3_reg[8]_0 ,
    \s_level_out_bus_d5_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]\s_level_out_bus_d3_reg[8]_0 ;
  input \s_level_out_bus_d5_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  wire [8:0]\s_level_out_bus_d3_reg[8]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(\s_level_out_bus_d3_reg[8]_0 [8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(\s_level_out_bus_d3_reg[8]_0 [7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(\s_level_out_bus_d3_reg[8]_0 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(\s_level_out_bus_d3_reg[8]_0 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(\s_level_out_bus_d3_reg[8]_0 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(\s_level_out_bus_d3_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(\s_level_out_bus_d3_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(\s_level_out_bus_d3_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln1_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(\s_level_out_bus_d3_reg[8]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_22
   (in0,
    \s_level_out_bus_d6_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]in0;
  input \s_level_out_bus_d6_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  wire [8:0]in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  wire \s_level_out_bus_d6_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(in0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(in0[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(in0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(in0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(in0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(in0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(in0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(in0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln2_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(in0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_23
   (in0,
    \s_level_out_bus_d5_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]in0;
  input \s_level_out_bus_d5_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  wire [8:0]in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(in0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(in0[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(in0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(in0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(in0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(in0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(in0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(in0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln3_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(in0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_24
   (in0,
    \s_level_out_bus_d6_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]in0;
  input \s_level_out_bus_d6_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  wire [8:0]in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  wire \s_level_out_bus_d6_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(in0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(in0[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(in0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(in0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(in0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(in0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(in0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(in0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln4_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(in0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_25
   (in0,
    \s_level_out_bus_d5_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]in0;
  input \s_level_out_bus_d5_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  wire [8:0]in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(in0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(in0[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(in0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(in0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(in0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(in0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(in0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(in0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln5_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(in0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_26
   (in0,
    \s_level_out_bus_d6_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]in0;
  input \s_level_out_bus_d6_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  wire [8:0]in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  wire \s_level_out_bus_d6_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(in0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(in0[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(in0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(in0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(in0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(in0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(in0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(in0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln6_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(in0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_27
   (in0,
    \s_level_out_bus_d5_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]in0;
  input \s_level_out_bus_d5_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]Q;
  wire core_clk;
  wire [8:0]in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(in0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(in0[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(in0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(in0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(in0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(in0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(in0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(in0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_ln7_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(in0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_28
   (D,
    \s_level_out_bus_d6_reg[0]_0 ,
    Q,
    core_clk);
  output [8:0]D;
  input \s_level_out_bus_d6_reg[0]_0 ;
  input [8:0]Q;
  input core_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire core_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  wire \s_level_out_bus_d6_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst
       (.I0(s_level_out_bus_d3[8]),
        .O(D[8]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__0
       (.I0(s_level_out_bus_d3[7]),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__1
       (.I0(s_level_out_bus_d3[6]),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__2
       (.I0(s_level_out_bus_d3[5]),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__3
       (.I0(s_level_out_bus_d3[4]),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__4
       (.I0(s_level_out_bus_d3[3]),
        .O(D[3]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__5
       (.I0(s_level_out_bus_d3[2]),
        .O(D[2]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__6
       (.I0(s_level_out_bus_d3[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h2)) 
    hs_settle_reg_w_inst__7
       (.I0(s_level_out_bus_d3[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d6_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_30
   (D,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6] ,
    rd_req,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_3 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_0 ,
    SR,
    \s_level_out_bus_d1_cdc_to_reg[8]_0 ,
    s_axi_aclk);
  output [1:0]D;
  input [4:0]Q;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6] ;
  input rd_req;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_2 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_3 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_0 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_0 ;
  input [0:0]SR;
  input [2:0]\s_level_out_bus_d1_cdc_to_reg[8]_0 ;
  input s_axi_aclk;

  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3_n_0 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_9_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_2 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_3 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_i_5_n_0 ;
  wire rd_req;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  wire [2:0]\s_level_out_bus_d1_cdc_to_reg[8]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT6 #(
    .INIT(64'hD010D010D0101010)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(rd_req),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4] ),
        .I4(Q[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0D0D0D0D000D0D0D)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2 [0]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_1 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_2 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_3 ),
        .I5(Q[0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000083000000800)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5 
       (.I0(s_level_out_bus_d3[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A8AAAAAAA8AA)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_1 
       (.I0(rd_req),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0 ),
        .I4(Q[4]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2 
       (.I0(s_level_out_bus_d3[7]),
        .I1(Q[0]),
        .I2(s_level_out_bus_d3[6]),
        .I3(Q[1]),
        .I4(s_level_out_bus_d3[5]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800030008000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3 
       (.I0(s_level_out_bus_d3[8]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2 [1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCC4FFF7)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7 
       (.I0(s_level_out_bus_d3[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_9_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_9 
       (.I0(s_level_out_bus_d3[2]),
        .I1(s_level_out_bus_d3[3]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[4]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_9_n_0 ));
  MUXF7 \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_i_5 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_i_5_n_0 ),
        .S(Q[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[8]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[8]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[8]_0 [2]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized4_31
   (D,
    rd_req,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_1 ,
    SR,
    s_axi_aclk);
  output [0:0]D;
  input rd_req;
  input [4:0]Q;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_0 ;
  input [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_1 ;
  input [0:0]SR;
  input s_axi_aclk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_10_n_0 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_0 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2 ;
  wire [0:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4 ;
  wire rd_req;
  wire s_axi_aclk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [8:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT5 #(
    .INIT(32'h5500F300)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0 ),
        .I3(rd_req),
        .I4(Q[4]),
        .O(D));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(s_level_out_bus_d3[6]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_level_out_bus_d3[5]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055051155)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2] ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F5FFFFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3 
       (.I0(s_level_out_bus_d3[0]),
        .I1(s_level_out_bus_d3[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEFFAE)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1 ),
        .I1(s_level_out_bus_d3[7]),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3 ),
        .I4(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4 ),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_10_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6 
       (.I0(s_level_out_bus_d3[2]),
        .I1(s_level_out_bus_d3[3]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[4]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_1 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00CA000000000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8 
       (.I0(s_level_out_bus_d3[1]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized5
   (D,
    SR,
    Q,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0 ,
    rd_req,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0] ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_0 ,
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_1 ,
    s_axi_aresetn,
    s_axi_aclk,
    \s_level_out_bus_d1_cdc_to_reg[16]_0 );
  output [1:0]D;
  output [0:0]SR;
  input [4:0]Q;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0 ;
  input rd_req;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0] ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1 ;
  input \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_0 ;
  input [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_1 ;
  input s_axi_aresetn;
  input s_axi_aclk;
  input [2:0]\s_level_out_bus_d1_cdc_to_reg[16]_0 ;

  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3_n_0 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_0 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8_n_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1 ;
  wire \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2 ;
  wire [1:0]\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3 ;
  wire rd_req;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [17:0]s_level_out_bus_d1_cdc_to;
  wire [2:0]\s_level_out_bus_d1_cdc_to_reg[16]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [17:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [17:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [17:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [17:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [17:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT6 #(
    .INIT(64'h55550000FFF30000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0] ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h73FF7FFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10 
       (.I0(s_level_out_bus_d3[16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(s_level_out_bus_d3[0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0505000501010505)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8_n_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFEFFF0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3 [0]),
        .I4(Q[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4 
       (.I0(s_level_out_bus_d3[14]),
        .I1(Q[0]),
        .I2(s_level_out_bus_d3[12]),
        .I3(Q[1]),
        .I4(s_level_out_bus_d3[10]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CA000000000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8 
       (.I0(s_level_out_bus_d3[2]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9 
       (.I0(s_level_out_bus_d3[4]),
        .I1(s_level_out_bus_d3[6]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[8]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_1 [0]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000FDFD0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_1 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_n_0 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0 ),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_n_0 ),
        .I4(rd_req),
        .I5(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00CA000000000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10 
       (.I0(s_level_out_bus_d3[3]),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFEFFF0000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3 [1]),
        .I4(Q[3]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3 
       (.I0(s_level_out_bus_d3[15]),
        .I1(Q[0]),
        .I2(s_level_out_bus_d3[13]),
        .I3(Q[1]),
        .I4(s_level_out_bus_d3[11]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1] ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055051155)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5 
       (.I0(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1 ),
        .I1(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8_n_0 ),
        .I2(\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10_n_0 ),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h73FF7FFF)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6 
       (.I0(s_level_out_bus_d3[17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(s_level_out_bus_d3[1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8 
       (.I0(s_level_out_bus_d3[5]),
        .I1(s_level_out_bus_d3[7]),
        .I2(Q[1]),
        .I3(s_level_out_bus_d3[9]),
        .I4(Q[0]),
        .I5(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_1 [1]),
        .O(\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3 
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[16]_0 [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[16]_0 [1]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d1_cdc_to_reg[16]_0 [2]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized6
   (out,
    \s_level_out_bus_d3_reg[0]_0 ,
    cl_enable,
    data0,
    core_clk,
    p_12_in);
  output [1:0]out;
  output \s_level_out_bus_d3_reg[0]_0 ;
  input cl_enable;
  input [0:0]data0;
  input core_clk;
  input [0:0]p_12_in;

  wire cl_enable;
  wire core_clk;
  wire [0:0]data0;
  wire [0:0]p_12_in;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  wire \s_level_out_bus_d3_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out[1:0] = s_level_out_bus_d3;
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_rst_blk_state[2]_i_2 
       (.I0(s_level_out_bus_d3[0]),
        .I1(cl_enable),
        .O(\s_level_out_bus_d3_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_12_in),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(data0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized7
   (tap_val_dyn_out,
    \s_level_out_bus_d5_reg[0]_0 ,
    core_clk,
    D);
  output [9:0]tap_val_dyn_out;
  input \s_level_out_bus_d5_reg[0]_0 ;
  input core_clk;
  input [39:0]D;

  wire [39:0]D;
  wire core_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [63:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [63:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [63:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [63:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [63:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [63:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign tap_val_dyn_out[9:5] = s_level_out_bus_d3[12:8];
  assign tap_val_dyn_out[4:0] = s_level_out_bus_d3[4:0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[32] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(s_level_out_bus_d1_cdc_to[32]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[33] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(s_level_out_bus_d1_cdc_to[33]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[34] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(s_level_out_bus_d1_cdc_to[34]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[35] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(s_level_out_bus_d1_cdc_to[35]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[36] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(s_level_out_bus_d1_cdc_to[36]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[37] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[37]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[38] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[38]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[39] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[39]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[40] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(s_level_out_bus_d1_cdc_to[40]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[41] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(s_level_out_bus_d1_cdc_to[41]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[42] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(s_level_out_bus_d1_cdc_to[42]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[43] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(s_level_out_bus_d1_cdc_to[43]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[44] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(s_level_out_bus_d1_cdc_to[44]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[45] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[45]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[46] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[46]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[47] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[47]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[48] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(s_level_out_bus_d1_cdc_to[48]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[49] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(s_level_out_bus_d1_cdc_to[49]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[50] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(s_level_out_bus_d1_cdc_to[50]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[51] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(s_level_out_bus_d1_cdc_to[51]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[52] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(s_level_out_bus_d1_cdc_to[52]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[53] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[53]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[54] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[54]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[55] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[55]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[56] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(s_level_out_bus_d1_cdc_to[56]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[57] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(s_level_out_bus_d1_cdc_to[57]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[58] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(s_level_out_bus_d1_cdc_to[58]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[59] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(s_level_out_bus_d1_cdc_to[59]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[60] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(s_level_out_bus_d1_cdc_to[60]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[61] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[61]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[62] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[62]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[63] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[63]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[32] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[32]),
        .Q(s_level_out_bus_d2[32]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[33] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[33]),
        .Q(s_level_out_bus_d2[33]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[34] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[34]),
        .Q(s_level_out_bus_d2[34]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[35] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[35]),
        .Q(s_level_out_bus_d2[35]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[36] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[36]),
        .Q(s_level_out_bus_d2[36]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[37] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[37]),
        .Q(s_level_out_bus_d2[37]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[38] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[38]),
        .Q(s_level_out_bus_d2[38]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[39] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[39]),
        .Q(s_level_out_bus_d2[39]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[40] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[40]),
        .Q(s_level_out_bus_d2[40]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[41] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[41]),
        .Q(s_level_out_bus_d2[41]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[42] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[42]),
        .Q(s_level_out_bus_d2[42]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[43] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[43]),
        .Q(s_level_out_bus_d2[43]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[44] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[44]),
        .Q(s_level_out_bus_d2[44]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[45] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[45]),
        .Q(s_level_out_bus_d2[45]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[46] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[46]),
        .Q(s_level_out_bus_d2[46]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[47] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[47]),
        .Q(s_level_out_bus_d2[47]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[48] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[48]),
        .Q(s_level_out_bus_d2[48]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[49] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[49]),
        .Q(s_level_out_bus_d2[49]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[50] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[50]),
        .Q(s_level_out_bus_d2[50]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[51] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[51]),
        .Q(s_level_out_bus_d2[51]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[52] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[52]),
        .Q(s_level_out_bus_d2[52]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[53] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[53]),
        .Q(s_level_out_bus_d2[53]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[54] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[54]),
        .Q(s_level_out_bus_d2[54]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[55] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[55]),
        .Q(s_level_out_bus_d2[55]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[56] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[56]),
        .Q(s_level_out_bus_d2[56]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[57] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[57]),
        .Q(s_level_out_bus_d2[57]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[58] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[58]),
        .Q(s_level_out_bus_d2[58]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[59] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[59]),
        .Q(s_level_out_bus_d2[59]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[60] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[60]),
        .Q(s_level_out_bus_d2[60]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[61] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[61]),
        .Q(s_level_out_bus_d2[61]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[62] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[62]),
        .Q(s_level_out_bus_d2[62]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[63] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[63]),
        .Q(s_level_out_bus_d2[63]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[32] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[32]),
        .Q(s_level_out_bus_d3[32]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[33] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[33]),
        .Q(s_level_out_bus_d3[33]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[34] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[34]),
        .Q(s_level_out_bus_d3[34]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[35] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[35]),
        .Q(s_level_out_bus_d3[35]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[36] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[36]),
        .Q(s_level_out_bus_d3[36]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[37] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[37]),
        .Q(s_level_out_bus_d3[37]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[38] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[38]),
        .Q(s_level_out_bus_d3[38]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[39] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[39]),
        .Q(s_level_out_bus_d3[39]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[40] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[40]),
        .Q(s_level_out_bus_d3[40]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[41] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[41]),
        .Q(s_level_out_bus_d3[41]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[42] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[42]),
        .Q(s_level_out_bus_d3[42]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[43] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[43]),
        .Q(s_level_out_bus_d3[43]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[44] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[44]),
        .Q(s_level_out_bus_d3[44]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[45] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[45]),
        .Q(s_level_out_bus_d3[45]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[46] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[46]),
        .Q(s_level_out_bus_d3[46]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[47] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[47]),
        .Q(s_level_out_bus_d3[47]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[48] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[48]),
        .Q(s_level_out_bus_d3[48]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[49] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[49]),
        .Q(s_level_out_bus_d3[49]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[50] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[50]),
        .Q(s_level_out_bus_d3[50]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[51] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[51]),
        .Q(s_level_out_bus_d3[51]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[52] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[52]),
        .Q(s_level_out_bus_d3[52]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[53] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[53]),
        .Q(s_level_out_bus_d3[53]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[54] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[54]),
        .Q(s_level_out_bus_d3[54]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[55] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[55]),
        .Q(s_level_out_bus_d3[55]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[56] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[56]),
        .Q(s_level_out_bus_d3[56]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[57] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[57]),
        .Q(s_level_out_bus_d3[57]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[58] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[58]),
        .Q(s_level_out_bus_d3[58]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[59] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[59]),
        .Q(s_level_out_bus_d3[59]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[60] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[60]),
        .Q(s_level_out_bus_d3[60]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[61] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[61]),
        .Q(s_level_out_bus_d3[61]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[62] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[62]),
        .Q(s_level_out_bus_d3[62]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[63] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[63]),
        .Q(s_level_out_bus_d3[63]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[32] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[32]),
        .Q(s_level_out_bus_d4[32]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[33] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[33]),
        .Q(s_level_out_bus_d4[33]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[34] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[34]),
        .Q(s_level_out_bus_d4[34]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[35] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[35]),
        .Q(s_level_out_bus_d4[35]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[36] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[36]),
        .Q(s_level_out_bus_d4[36]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[37] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[37]),
        .Q(s_level_out_bus_d4[37]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[38] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[38]),
        .Q(s_level_out_bus_d4[38]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[39] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[39]),
        .Q(s_level_out_bus_d4[39]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[40] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[40]),
        .Q(s_level_out_bus_d4[40]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[41] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[41]),
        .Q(s_level_out_bus_d4[41]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[42] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[42]),
        .Q(s_level_out_bus_d4[42]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[43] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[43]),
        .Q(s_level_out_bus_d4[43]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[44] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[44]),
        .Q(s_level_out_bus_d4[44]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[45] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[45]),
        .Q(s_level_out_bus_d4[45]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[46] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[46]),
        .Q(s_level_out_bus_d4[46]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[47] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[47]),
        .Q(s_level_out_bus_d4[47]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[48] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[48]),
        .Q(s_level_out_bus_d4[48]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[49] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[49]),
        .Q(s_level_out_bus_d4[49]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[50] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[50]),
        .Q(s_level_out_bus_d4[50]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[51] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[51]),
        .Q(s_level_out_bus_d4[51]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[52] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[52]),
        .Q(s_level_out_bus_d4[52]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[53] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[53]),
        .Q(s_level_out_bus_d4[53]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[54] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[54]),
        .Q(s_level_out_bus_d4[54]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[55] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[55]),
        .Q(s_level_out_bus_d4[55]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[56] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[56]),
        .Q(s_level_out_bus_d4[56]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[57] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[57]),
        .Q(s_level_out_bus_d4[57]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[58] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[58]),
        .Q(s_level_out_bus_d4[58]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[59] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[59]),
        .Q(s_level_out_bus_d4[59]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[60] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[60]),
        .Q(s_level_out_bus_d4[60]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[61] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[61]),
        .Q(s_level_out_bus_d4[61]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[62] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[62]),
        .Q(s_level_out_bus_d4[62]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[63] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[63]),
        .Q(s_level_out_bus_d4[63]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[32] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[32]),
        .Q(s_level_out_bus_d5[32]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[33] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[33]),
        .Q(s_level_out_bus_d5[33]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[34] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[34]),
        .Q(s_level_out_bus_d5[34]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[35] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[35]),
        .Q(s_level_out_bus_d5[35]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[36] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[36]),
        .Q(s_level_out_bus_d5[36]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[37] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[37]),
        .Q(s_level_out_bus_d5[37]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[38] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[38]),
        .Q(s_level_out_bus_d5[38]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[39] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[39]),
        .Q(s_level_out_bus_d5[39]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[40] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[40]),
        .Q(s_level_out_bus_d5[40]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[41] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[41]),
        .Q(s_level_out_bus_d5[41]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[42] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[42]),
        .Q(s_level_out_bus_d5[42]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[43] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[43]),
        .Q(s_level_out_bus_d5[43]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[44] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[44]),
        .Q(s_level_out_bus_d5[44]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[45] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[45]),
        .Q(s_level_out_bus_d5[45]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[46] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[46]),
        .Q(s_level_out_bus_d5[46]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[47] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[47]),
        .Q(s_level_out_bus_d5[47]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[48] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[48]),
        .Q(s_level_out_bus_d5[48]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[49] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[49]),
        .Q(s_level_out_bus_d5[49]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[50] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[50]),
        .Q(s_level_out_bus_d5[50]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[51] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[51]),
        .Q(s_level_out_bus_d5[51]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[52] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[52]),
        .Q(s_level_out_bus_d5[52]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[53] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[53]),
        .Q(s_level_out_bus_d5[53]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[54] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[54]),
        .Q(s_level_out_bus_d5[54]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[55] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[55]),
        .Q(s_level_out_bus_d5[55]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[56] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[56]),
        .Q(s_level_out_bus_d5[56]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[57] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[57]),
        .Q(s_level_out_bus_d5[57]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[58] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[58]),
        .Q(s_level_out_bus_d5[58]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[59] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[59]),
        .Q(s_level_out_bus_d5[59]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[60] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[60]),
        .Q(s_level_out_bus_d5[60]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[61] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[61]),
        .Q(s_level_out_bus_d5[61]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[62] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[62]),
        .Q(s_level_out_bus_d5[62]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[63] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[63]),
        .Q(s_level_out_bus_d5[63]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[32] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[32]),
        .Q(s_level_out_bus_d6[32]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[33] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[33]),
        .Q(s_level_out_bus_d6[33]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[34] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[34]),
        .Q(s_level_out_bus_d6[34]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[35] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[35]),
        .Q(s_level_out_bus_d6[35]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[36] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[36]),
        .Q(s_level_out_bus_d6[36]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[37] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[37]),
        .Q(s_level_out_bus_d6[37]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[38] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[38]),
        .Q(s_level_out_bus_d6[38]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[39] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[39]),
        .Q(s_level_out_bus_d6[39]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[40] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[40]),
        .Q(s_level_out_bus_d6[40]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[41] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[41]),
        .Q(s_level_out_bus_d6[41]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[42] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[42]),
        .Q(s_level_out_bus_d6[42]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[43] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[43]),
        .Q(s_level_out_bus_d6[43]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[44] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[44]),
        .Q(s_level_out_bus_d6[44]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[45] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[45]),
        .Q(s_level_out_bus_d6[45]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[46] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[46]),
        .Q(s_level_out_bus_d6[46]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[47] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[47]),
        .Q(s_level_out_bus_d6[47]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[48] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[48]),
        .Q(s_level_out_bus_d6[48]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[49] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[49]),
        .Q(s_level_out_bus_d6[49]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[50] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[50]),
        .Q(s_level_out_bus_d6[50]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[51] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[51]),
        .Q(s_level_out_bus_d6[51]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[52] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[52]),
        .Q(s_level_out_bus_d6[52]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[53] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[53]),
        .Q(s_level_out_bus_d6[53]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[54] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[54]),
        .Q(s_level_out_bus_d6[54]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[55] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[55]),
        .Q(s_level_out_bus_d6[55]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[56] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[56]),
        .Q(s_level_out_bus_d6[56]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[57] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[57]),
        .Q(s_level_out_bus_d6[57]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[58] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[58]),
        .Q(s_level_out_bus_d6[58]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[59] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[59]),
        .Q(s_level_out_bus_d6[59]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[60] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[60]),
        .Q(s_level_out_bus_d6[60]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[61] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[61]),
        .Q(s_level_out_bus_d6[61]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[62] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[62]),
        .Q(s_level_out_bus_d6[62]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[63] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[63]),
        .Q(s_level_out_bus_d6[63]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized8
   (\s_level_out_bus_d5_reg[0]_0 ,
    core_clk);
  input \s_level_out_bus_d5_reg[0]_0 ;
  input core_clk;

  wire core_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  wire \s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized8_21
   (rx_div4_clk);
  input rx_div4_clk;

  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[16] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[17] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[18] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[19] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[20] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[21] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[22] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[23] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[24] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[25] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[26] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[27] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[28] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[29] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[30] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[31] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[16] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[17] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[18] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[19] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[20] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[21] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[22] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[23] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[24] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[25] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[26] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[27] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[28] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[29] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[30] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[31] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[16] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[17] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[18] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[19] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[20] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[21] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[22] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[23] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[24] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[25] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[26] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[27] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[28] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[29] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[30] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[31] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[16] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[17] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[18] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[19] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[20] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[21] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[22] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[23] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[24] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[25] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[26] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[27] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[28] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[29] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[30] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[31] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[16] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[17] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[18] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[19] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[20] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[21] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[22] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[23] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[24] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[25] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[26] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[27] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[28] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[29] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[30] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[31] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized8_29
   (\s_level_out_bus_d3_reg[20]_0 ,
    Q,
    core_clk);
  output [12:0]\s_level_out_bus_d3_reg[20]_0 ;
  input [31:0]Q;
  input core_clk;

  wire [31:0]Q;
  wire core_clk;
  wire [31:0]init_value_w;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  wire [12:0]\s_level_out_bus_d3_reg[20]_0 ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst
       (.I0(s_level_out_bus_d3[31]),
        .O(init_value_w[31]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__0
       (.I0(s_level_out_bus_d3[30]),
        .O(init_value_w[30]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__1
       (.I0(s_level_out_bus_d3[29]),
        .O(init_value_w[29]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__10
       (.I0(s_level_out_bus_d3[20]),
        .O(\s_level_out_bus_d3_reg[20]_0 [12]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__11
       (.I0(s_level_out_bus_d3[19]),
        .O(\s_level_out_bus_d3_reg[20]_0 [11]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__12
       (.I0(s_level_out_bus_d3[18]),
        .O(\s_level_out_bus_d3_reg[20]_0 [10]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__13
       (.I0(s_level_out_bus_d3[17]),
        .O(\s_level_out_bus_d3_reg[20]_0 [9]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__14
       (.I0(s_level_out_bus_d3[16]),
        .O(\s_level_out_bus_d3_reg[20]_0 [8]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__15
       (.I0(s_level_out_bus_d3[15]),
        .O(\s_level_out_bus_d3_reg[20]_0 [7]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__16
       (.I0(s_level_out_bus_d3[14]),
        .O(\s_level_out_bus_d3_reg[20]_0 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__17
       (.I0(s_level_out_bus_d3[13]),
        .O(\s_level_out_bus_d3_reg[20]_0 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__18
       (.I0(s_level_out_bus_d3[12]),
        .O(\s_level_out_bus_d3_reg[20]_0 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__19
       (.I0(s_level_out_bus_d3[11]),
        .O(\s_level_out_bus_d3_reg[20]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__2
       (.I0(s_level_out_bus_d3[28]),
        .O(init_value_w[28]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__20
       (.I0(s_level_out_bus_d3[10]),
        .O(\s_level_out_bus_d3_reg[20]_0 [2]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__21
       (.I0(s_level_out_bus_d3[9]),
        .O(\s_level_out_bus_d3_reg[20]_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__22
       (.I0(s_level_out_bus_d3[8]),
        .O(\s_level_out_bus_d3_reg[20]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__23
       (.I0(s_level_out_bus_d3[7]),
        .O(init_value_w[7]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__24
       (.I0(s_level_out_bus_d3[6]),
        .O(init_value_w[6]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__25
       (.I0(s_level_out_bus_d3[5]),
        .O(init_value_w[5]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__26
       (.I0(s_level_out_bus_d3[4]),
        .O(init_value_w[4]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__27
       (.I0(s_level_out_bus_d3[3]),
        .O(init_value_w[3]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__28
       (.I0(s_level_out_bus_d3[2]),
        .O(init_value_w[2]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__29
       (.I0(s_level_out_bus_d3[1]),
        .O(init_value_w[1]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__3
       (.I0(s_level_out_bus_d3[27]),
        .O(init_value_w[27]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__30
       (.I0(s_level_out_bus_d3[0]),
        .O(init_value_w[0]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__4
       (.I0(s_level_out_bus_d3[26]),
        .O(init_value_w[26]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__5
       (.I0(s_level_out_bus_d3[25]),
        .O(init_value_w[25]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__6
       (.I0(s_level_out_bus_d3[24]),
        .O(init_value_w[24]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__7
       (.I0(s_level_out_bus_d3[23]),
        .O(init_value_w[23]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__8
       (.I0(s_level_out_bus_d3[22]),
        .O(init_value_w[22]));
  LUT1 #(
    .INIT(2'h2)) 
    init_value_w_inst__9
       (.I0(s_level_out_bus_d3[21]),
        .O(init_value_w[21]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d2_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d3_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d4_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d5_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[10] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[11] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[12] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[13] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[14] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[15] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[17] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[18] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[19] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[20] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[21] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[22] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[23] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[24] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[25] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[26] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[27] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[28] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[29] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[30] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[31] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[4] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[6] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[8] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_level_out_bus_d6_reg[9] 
       (.C(core_clk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mipi_dphy_v4_1_5_rx_sync_cell" *) 
module bd_bf15_phy_0_mipi_dphy_v4_1_5_rx_sync_cell__parameterized9
   (out,
    cl_init_done_div4clk,
    rx_div4_clk);
  output out;
  input cl_init_done_div4clk;
  input rx_div4_clk;

  wire p_level_in_int;
  wire rx_div4_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = cl_init_done_div4clk;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d1_cdc_to_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d2_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d3_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d4_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d5_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_level_out_d6_reg
       (.C(rx_div4_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
