{
  "ProjectName": "8-Bit Computer",
  "DLSVersion_LastSaved": "2.1.6",
  "DLSVersion_EarliestCompatible": "2.0.0",
  "CreationTime": "2025-05-19T20:02:44.796-06:00",
  "LastSaveTime": "2025-06-01T22:17:43.112-06:00",
  "Prefs_MainPinNamesDisplayMode": 2,
  "Prefs_ChipPinNamesDisplayMode": 2,
  "Prefs_GridDisplayMode": 1,
  "Prefs_Snapping": 1,
  "Prefs_StraightWires": 0,
  "Prefs_SimPaused": true,
  "Prefs_SimTargetStepsPerSecond": 1000,
  "Prefs_SimStepsPerClockTick": 3000,
  "AllCustomChipNames":[
    "AND",
    "NOT",
    "OR",
    "XOR",
    "XNOR",
    "FullAdd",
    "Add8",
    "NOT8",
    "AddSub8",
    "XOR8",
    "8XOR1",
    "Add4",
    "4AND1",
    "4AND4",
    "MUL4",
    "DIV8",
    "3x1-2DEMUX",
    "8AND1",
    "OR8",
    "ALU",
    "AND8",
    "AddSub8Clk",
    "Mul4Clk",
    "Div8Clk",
    "AluDemux",
    "AND8-1",
    "OR8x16",
    "Inc2",
    "SRLatch",
    "NOR",
    "DLatch",
    "Inc8",
    "Dec2",
    "Dec8",
    "Shl8",
    "Shr8",
    "Shl8Clk",
    "Shr8Clk",
    "AND8Clk",
    "NOT8Clk",
    "OR8Clk",
    "XOR8Clk",
    "RGSTR4",
    "RGSTR8",
    "MEM2x8",
    "MEM2x16",
    "MemInputs",
    "MEM2x32",
    "MEM2x64",
    "MEM2x128",
    "MEM2x256",
    "MEM2x512",
    "MEM2x1024",
    "CU",
    "RGSTR8EXT",
    "CPU",
    "DEMUX1",
    "DEMUX2",
    "DEMUX3",
    "8x1AND1",
    "DEMUX4",
    "DEMUX5",
    "64AND1",
    "DEMUX6",
    "DEMUX7",
    "256AND1",
    "DEMUX8",
    "RgstrFile",
    "2x1AND1",
    "OR8x8",
    "2x1-2DEMUX",
    "OR8-1",
    "OR4x8-1",
    "CountTo3Test",
    "NAND8",
    "OR3x8-1",
    "OR3x1-1",
    "MUX8x2-1",
    "RGSTR8EXT2",
    "MOV_REG_IMM_0",
    "NOP_0",
    "MOV_REG_IMM_1",
    "MOV_REG_IMM_2",
    "MOV_REG_REG_0",
    "MOV_REG_REG_1",
    "MOV_REG_REG_2",
    "MOV_REG_MEM_0",
    "MOV_REG_MEM_1",
    "MOV_REG_MEM_2",
    "MOV_MEM_REG_0",
    "MOV_MEM_REG_1",
    "MOV_MEM_REG_2",
    "MOV_MEM_MEM_0",
    "MOV_MEM_MEM_1",
    "MOV_MEM_MEM_2",
    "MOV_MEM_IMM_0",
    "MOV_MEM_IMM_1",
    "MOV_MEM_IMM_2",
    "SELECTOR4-10",
    "NOT4",
    "OR10x1-1",
    "OR8x2048-8x8",
    "OR256x8-8",
    "ShlVar8",
    "SELECT8-9",
    "OR8x2-1",
    "8AND8",
    "ShrVar8",
    "NOP",
    "INS_ROM1-8bit",
    "MOV_REG_IMM",
    "OR8x3-1",
    "MOV_REG_REG",
    "MOV_REG_MEM",
    "MOV_MEM_IMM",
    "MOV_MEM_REG",
    "MOV_MEM_MEM",
    "ADD_REG_IMM_0",
    "ADD_REG_IMM_1",
    "ADD_REG_IMM_2",
    "ADD_REG_REG_0",
    "ADD_REG_REG_1",
    "ADD_REG_REG_2",
    "ADD_REG_MEM_0",
    "ADD_REG_MEM_1",
    "ADD_REG_MEM_2",
    "ADD_MEM_IMM_0",
    "ADD_MEM_IMM_1",
    "ADD_MEM_IMM_2",
    "OR8x6-1",
    "INSTRUC_STD",
    "ADD_REG_IMM",
    "ADD_REG_REG",
    "ADD_REG_MEM",
    "ADD_MEM_IMM",
    "ADD_MEM_REG",
    "ADD_MEM_REG_0",
    "ADD_MEM_REG_1",
    "ADD_MEM_REG_2",
    "ADD_MEM_REG_3",
    "ADD_MEM_MEM",
    "ADD_MEM_MEM_0",
    "ADD_MEM_MEM_1",
    "ADD_MEM_MEM_2",
    "ADD_MEM_MEM_3",
    "ADD_MEM_MEM_4",
    "SUB_REG_IMM",
    "SUB_REG_IMM_0",
    "SUB_REG_IMM_1",
    "SUB_REG_IMM_2",
    "SUB_REG_REG",
    "SUB_REG_REG_0",
    "SUB_REG_REG_1",
    "SUB_REG_REG_2",
    "SUB_REG_MEM",
    "SUB_REG_MEM_0",
    "SUB_REG_MEM_1",
    "SUB_REG_MEM_2",
    "SUB_MEM_IMM",
    "SUB_MEM_IMM_0",
    "SUB_MEM_IMM_1",
    "SUB_MEM_IMM_2",
    "SUB_MEM_REG",
    "SUB_MEM_REG_0",
    "SUB_MEM_REG_1",
    "SUB_MEM_REG_2",
    "SUB_MEM_REG_3",
    "SUB_MEM_MEM",
    "SUB_MEM_MEM_0",
    "SUB_MEM_MEM_1",
    "SUB_MEM_MEM_2",
    "SUB_MEM_MEM_3",
    "SUB_MEM_MEM_4",
    "MUL_REG_IMM",
    "MUL_REG_IMM_0",
    "MUL_REG_IMM_1",
    "MUL_REG_IMM_2",
    "MUL_REG_REG",
    "MUL_REG_REG_0",
    "MUL_REG_REG_1",
    "MUL_REG_REG_2",
    "MUL_REG_MEM",
    "MUL_REG_MEM_0",
    "MUL_REG_MEM_1",
    "MUL_REG_MEM_2",
    "MUL_MEM_IMM",
    "MUL_MEM_IMM_0",
    "MUL_MEM_IMM_1",
    "MUL_MEM_IMM_2",
    "MUL_MEM_REG",
    "MUL_MEM_REG_0",
    "MUL_MEM_REG_1",
    "MUL_MEM_REG_2",
    "MUL_MEM_REG_3",
    "MUL_MEM_MEM",
    "MUL_MEM_MEM_0",
    "MUL_MEM_MEM_1",
    "MUL_MEM_MEM_2",
    "MUL_MEM_MEM_3",
    "MUL_MEM_MEM_4",
    "DIV_REG_IMM",
    "DIV_REG_IMM_0",
    "DIV_REG_IMM_1",
    "DIV_REG_IMM_2",
    "DIV_REG_REG",
    "DIV_REG_REG_0",
    "DIV_REG_REG_1",
    "DIV_REG_REG_2",
    "DIV_REG_REG_3",
    "DIV_REG_MEM",
    "DIV_REG_MEM_0",
    "DIV_REG_MEM_1",
    "DIV_REG_MEM_2",
    "DIV_REG_MEM_3",
    "DIV_MEM_IMM",
    "DIV_MEM_IMM_0",
    "DIV_MEM_IMM_1",
    "DIV_MEM_IMM_2",
    "DIV_MEM_REG",
    "DIV_MEM_REG_0",
    "DIV_MEM_REG_1",
    "DIV_MEM_REG_2",
    "DIV_MEM_REG_3",
    "DIV_MEM_MEM",
    "DIV_MEM_MEM_0",
    "DIV_MEM_MEM_1",
    "DIV_MEM_MEM_2",
    "DIV_MEM_MEM_3",
    "DIV_MEM_MEM_4",
    "PUSH_IMM",
    "PUSH_IMM_0",
    "PUSH_IMM_1",
    "PUSH_REG",
    "PUSH_REG_0",
    "PUSH_REG_1",
    "PUSH_MEM",
    "PUSH_MEM_0",
    "PUSH_MEM_1",
    "PUSH_MEM_2",
    "POP_REG",
    "POP_REG_0",
    "POP_REG_1",
    "POP_REG_2",
    "POP_MEM",
    "POP_MEM_0",
    "POP_MEM_1",
    "POP_MEM_2",
    "POP_MEM_3",
    "SHL_REG_IMM",
    "SHL_REG_IMM_0",
    "SHL_REG_IMM_1",
    "SHL_REG_IMM_2",
    "SHL_REG_REG",
    "SHL_REG_REG_0",
    "SHL_REG_REG_1",
    "SHL_REG_REG_2",
    "SHR_REG_IMM",
    "SHR_REG_IMM_0",
    "SHR_REG_IMM_1",
    "SHR_REG_IMM_2",
    "SHR_REG_REG",
    "SHR_REG_REG_0",
    "SHR_REG_REG_1",
    "SHR_REG_REG_2",
    "AND_REG_IMM",
    "AND_REG_IMM_0",
    "AND_REG_IMM_1",
    "AND_REG_IMM_2",
    "AND_REG_REG",
    "AND_REG_REG_0",
    "AND_REG_REG_1",
    "AND_REG_REG_2",
    "AND_REG_MEM",
    "AND_REG_MEM_0",
    "AND_REG_MEM_1",
    "AND_REG_MEM_2",
    "AND_REG_MEM_3",
    "AND_MEM_IMM",
    "AND_MEM_IMM_0",
    "AND_MEM_IMM_1",
    "AND_MEM_IMM_2",
    "AND_MEM_REG",
    "AND_MEM_REG_0",
    "AND_MEM_REG_1",
    "AND_MEM_REG_2",
    "AND_MEM_REG_3",
    "AND_MEM_MEM",
    "AND_MEM_MEM_0",
    "AND_MEM_MEM_1",
    "AND_MEM_MEM_2",
    "AND_MEM_MEM_3",
    "AND_MEM_MEM_4",
    "OR_REG_IMM",
    "OR_REG_IMM_0",
    "OR_REG_IMM_1",
    "OR_REG_IMM_2",
    "OR_REG_REG",
    "OR_REG_REG_0",
    "OR_REG_REG_1",
    "OR_REG_REG_2",
    "OR_REG_MEM",
    "OR_REG_MEM_0",
    "OR_REG_MEM_1",
    "OR_REG_MEM_2",
    "OR_REG_MEM_3",
    "OR_MEM_IMM",
    "OR_MEM_IMM_0",
    "OR_MEM_IMM_1",
    "OR_MEM_IMM_2",
    "OR_MEM_REG",
    "OR_MEM_REG_0",
    "OR_MEM_REG_1",
    "OR_MEM_REG_2",
    "OR_MEM_REG_3",
    "OR_MEM_MEM",
    "OR_MEM_MEM_0",
    "OR_MEM_MEM_1",
    "OR_MEM_MEM_2",
    "OR_MEM_MEM_3",
    "OR_MEM_MEM_4",
    "XOR_REG_IMM",
    "XOR_REG_IMM_0",
    "XOR_REG_IMM_1",
    "XOR_REG_IMM_2",
    "XOR_REG_REG",
    "XOR_REG_REG_0",
    "XOR_REG_REG_1",
    "XOR_REG_REG_2",
    "XOR_REG_MEM",
    "XOR_REG_MEM_0",
    "XOR_REG_MEM_1",
    "XOR_REG_MEM_2",
    "XOR_REG_MEM_3",
    "XOR_MEM_IMM",
    "XOR_MEM_IMM_0",
    "XOR_MEM_IMM_1",
    "XOR_MEM_IMM_2",
    "XOR_MEM_REG",
    "XOR_MEM_REG_0",
    "XOR_MEM_REG_1",
    "XOR_MEM_REG_2",
    "XOR_MEM_REG_3",
    "XOR_MEM_MEM",
    "XOR_MEM_MEM_0",
    "XOR_MEM_MEM_1",
    "XOR_MEM_MEM_2",
    "XOR_MEM_MEM_3",
    "XOR_MEM_MEM_4",
    "NOT_REG",
    "NOT_REG_0",
    "NOT_REG_1",
    "NOT_MEM",
    "NOT_MEM_0",
    "NOT_MEM_1",
    "NOT_MEM_2",
    "CMP_REG_IMM",
    "CMP_REG_IMM_0",
    "CMP_REG_IMM_1",
    "CMP_REG_IMM_2",
    "CMP_REG_REG",
    "CMP_REG_REG_0",
    "CMP_REG_REG_1",
    "CMP_REG_REG_2",
    "CMP_REG_MEM",
    "CMP_REG_MEM_0",
    "CMP_REG_MEM_1",
    "CMP_REG_MEM_2",
    "CMP_MEM_IMM",
    "CMP_MEM_IMM_0",
    "CMP_MEM_IMM_1",
    "CMP_MEM_IMM_2",
    "CMP_MEM_REG",
    "CMP_MEM_REG_0",
    "CMP_MEM_REG_1",
    "CMP_MEM_REG_2",
    "CMP_MEM_MEM",
    "CMP_MEM_MEM_0",
    "CMP_MEM_MEM_1",
    "CMP_MEM_MEM_2",
    "CMP_MEM_MEM_3",
    "XCHG_REG_REG",
    "XCHG_REG_REG_0",
    "XCHG_REG_REG_1",
    "XCHG_REG_REG_2",
    "XCHG_REG_REG_3",
    "XCHG_REG_REG_4",
    "XCHG_REG_MEM",
    "XCHG_REG_MEM_0",
    "XCHG_REG_MEM_1",
    "XCHG_REG_MEM_2",
    "XCHG_REG_MEM_3",
    "XCHG_REG_MEM_4",
    "XCHG_MEM_MEM",
    "XCHG_MEM_MEM_0",
    "XCHG_MEM_MEM_1",
    "XCHG_MEM_MEM_2",
    "XCHG_MEM_MEM_3",
    "XCHG_MEM_MEM_4",
    "XCHG_MEM_MEM_5",
    "JMP_IMM",
    "JMP_IMM_0",
    "JMP_IMM_1",
    "JMP_REG",
    "JMP_REG_0",
    "JMP_REG_1",
    "JZ_IMM",
    "JZ_IMM_0",
    "JZ_IMM_1",
    "JZ_REG",
    "JZ_REG_0",
    "JZ_REG_1",
    "JNZ_IMM",
    "JNZ_IMM_0",
    "JNZ_IMM_1",
    "JNZ_REG",
    "JNZ_REG_0",
    "JNZ_REG_1",
    "JS_IMM",
    "JS_IMM_0",
    "JS_IMM_1",
    "JS_REG",
    "JS_REG_0",
    "JS_REG_1",
    "JNS_IMM",
    "JNS_IMM_0",
    "JNS_IMM_1",
    "JNS_REG",
    "JNS_REG_0",
    "JNS_REG_1",
    "JG_IMM",
    "JG_IMM_0",
    "JG_IMM_1",
    "JG_REG",
    "JG_REG_0",
    "JG_REG_1",
    "JGE_IMM",
    "JGE_IMM_0",
    "JGE_IMM_1",
    "JGE_REG",
    "JGE_REG_0",
    "JGE_REG_1",
    "JL_IMM",
    "JL_IMM_0",
    "JL_IMM_1",
    "JL_REG",
    "JL_REG_0",
    "JL_REG_1",
    "JLE_IMM",
    "JLE_IMM_0",
    "JLE_IMM_1",
    "JLE_REG",
    "JLE_REG_0",
    "JLE_REG_1",
    "JA_IMM",
    "JA_IMM_0",
    "JA_IMM_1",
    "JA_REG",
    "JA_REG_0",
    "JA_REG_1",
    "JAE_IMM",
    "JAE_IMM_0",
    "JAE_IMM_1",
    "JAE_REG",
    "JAE_REG_0",
    "JAE_REG_1",
    "JB_IMM",
    "JB_IMM_0",
    "JB_IMM_1",
    "JB_REG",
    "JB_REG_0",
    "JB_REG_1",
    "JBE_IMM",
    "JBE_IMM_0",
    "JBE_IMM_1",
    "JBE_REG",
    "JBE_REG_0",
    "JBE_REG_1",
    "JP_IMM",
    "JP_IMM_0",
    "JP_IMM_1",
    "JP_REG",
    "JP_REG_0",
    "JP_REG_1",
    "JNP_IMM",
    "JNP_IMM_0",
    "JNP_IMM_1",
    "JNP_REG",
    "JNP_REG_0",
    "JNP_REG_1",
    "JO_IMM",
    "JO_IMM_0",
    "JO_IMM_1",
    "JO_REG",
    "JO_REG_0",
    "JO_REG_1",
    "JNO_IMM",
    "JNO_IMM_0",
    "JNO_IMM_1",
    "JNO_REG",
    "JNO_REG_0",
    "JNO_REG_1",
    "SplitFlags",
    "CLK_CYCLE_STD",
    "INS_ROM"
  ],
  "StarredList":[
    {
      "Name":"IN/OUT",
      "IsCollection":true
    },
    {
      "Name":"DISPLAY",
      "IsCollection":true
    },
    {
      "Name":"MERGE/SPLIT",
      "IsCollection":true
    },
    {
      "Name":"Operators",
      "IsCollection":true
    },
    {
      "Name":"LARGEBASIC",
      "IsCollection":true
    },
    {
      "Name":"ALU",
      "IsCollection":true
    },
    {
      "Name":"CPU",
      "IsCollection":true
    },
    {
      "Name":"MEM",
      "IsCollection":true
    },
    {
      "Name":"DEMUX",
      "IsCollection":true
    },
    {
      "Name":"INS-ROM",
      "IsCollection":true
    },
    {
      "Name":"SplitFlags",
      "IsCollection":false
    },
    {
      "Name":"INS_ROM",
      "IsCollection":false
    }
  ],
  "ChipCollections":[
    {
      "Chips":["8-1BIT","1-4BIT","1-8BIT","4-8BIT","4-1BIT","8-4BIT"],
      "IsToggledOpen":false,
      "Name":"MERGE/SPLIT"
    },
    {
      "Chips":["CLOCK","PULSE","KEY","3-STATE BUFFER"],
      "IsToggledOpen":false,
      "Name":"BASIC"
    },
    {
      "Chips":["IN-8","IN-1","IN-4","OUT-1","OUT-4","OUT-8","BUS-1","BUS-4","BUS-8"],
      "IsToggledOpen":false,
      "Name":"IN/OUT"
    },
    {
      "Chips":[],
      "IsToggledOpen":true,
      "Name":"BUS"
    },
    {
      "Chips":["7-SEGMENT","DOT DISPLAY","RGB DISPLAY","LED"],
      "IsToggledOpen":false,
      "Name":"DISPLAY"
    },
    {
      "Chips":["ROM 256×16"],
      "IsToggledOpen":false,
      "Name":"MEMORY"
    },
    {
      "Chips":["BUZZER","CountTo3Test","RGSTR4","SELECTOR4-10","SELECT8-9","OR8x6-1","INSTRUC_STD","SplitFlags","CLK_CYCLE_STD"],
      "IsToggledOpen":true,
      "Name":"OTHER"
    },
    {
      "Chips":["INS_ROM1-8bit","MOV_REG_REG","NOP_0","NOP","MOV_REG_IMM_0","MOV_REG_IMM_1","MOV_REG_IMM_2","MOV_REG_IMM","MOV_REG_REG_0","MOV_REG_REG_1","MOV_REG_REG_2","MOV_REG_MEM_0","MOV_REG_MEM_1","MOV_REG_MEM_2","MOV_REG_MEM","MOV_MEM_IMM_0","MOV_MEM_IMM_1","MOV_MEM_IMM_2","MOV_MEM_IMM","MOV_MEM_REG_0","MOV_MEM_REG_1","MOV_MEM_REG_2","MOV_MEM_REG","MOV_MEM_MEM_0","MOV_MEM_MEM_1","MOV_MEM_MEM_2","MOV_MEM_MEM","ADD_REG_IMM","ADD_REG_IMM_0","ADD_REG_IMM_1","ADD_REG_IMM_2","ADD_REG_REG","ADD_REG_REG_0","ADD_REG_REG_1","ADD_REG_REG_2","ADD_REG_MEM","ADD_REG_MEM_0","ADD_REG_MEM_1","ADD_REG_MEM_2","ADD_MEM_IMM","ADD_MEM_IMM_0","ADD_MEM_IMM_1","ADD_MEM_IMM_2","ADD_MEM_REG","ADD_MEM_REG_0","ADD_MEM_REG_1","ADD_MEM_REG_2","ADD_MEM_REG_3","ADD_MEM_MEM","ADD_MEM_MEM_0","ADD_MEM_MEM_1","ADD_MEM_MEM_2","ADD_MEM_MEM_3","ADD_MEM_MEM_4","SUB_REG_IMM","SUB_REG_IMM_0","SUB_REG_IMM_1","SUB_REG_IMM_2","SUB_REG_REG","SUB_REG_REG_0","SUB_REG_REG_1","SUB_REG_REG_2","SUB_REG_MEM","SUB_REG_MEM_0","SUB_REG_MEM_1","SUB_REG_MEM_2","SUB_MEM_IMM","SUB_MEM_IMM_0","SUB_MEM_IMM_1","SUB_MEM_IMM_2","SUB_MEM_REG","SUB_MEM_REG_0","SUB_MEM_REG_1","SUB_MEM_REG_2","SUB_MEM_REG_3","SUB_MEM_MEM","SUB_MEM_MEM_0","SUB_MEM_MEM_1","SUB_MEM_MEM_2","SUB_MEM_MEM_3","SUB_MEM_MEM_4","MUL_REG_IMM","MUL_REG_IMM_0","MUL_REG_IMM_1","MUL_REG_IMM_2","MUL_REG_REG","MUL_REG_REG_0","MUL_REG_REG_1","MUL_REG_REG_2","MUL_REG_MEM","MUL_REG_MEM_0","MUL_REG_MEM_1","MUL_REG_MEM_2","MUL_MEM_IMM","MUL_MEM_IMM_0","MUL_MEM_IMM_1","MUL_MEM_IMM_2","MUL_MEM_REG","MUL_MEM_REG_0","MUL_MEM_REG_1","MUL_MEM_REG_2","MUL_MEM_REG_3","MUL_MEM_MEM","MUL_MEM_MEM_0","MUL_MEM_MEM_1","MUL_MEM_MEM_2","MUL_MEM_MEM_3","MUL_MEM_MEM_4","DIV_REG_IMM","DIV_REG_IMM_0","DIV_REG_IMM_1","DIV_REG_IMM_2","DIV_REG_REG","DIV_REG_REG_0","DIV_REG_REG_1","DIV_REG_REG_2","DIV_REG_REG_3","DIV_REG_MEM","DIV_REG_MEM_0","DIV_REG_MEM_1","DIV_REG_MEM_2","DIV_REG_MEM_3","DIV_MEM_IMM","DIV_MEM_IMM_0","DIV_MEM_IMM_1","DIV_MEM_IMM_2","DIV_MEM_REG","DIV_MEM_REG_0","DIV_MEM_REG_1","DIV_MEM_REG_2","DIV_MEM_REG_3","DIV_MEM_MEM","DIV_MEM_MEM_0","DIV_MEM_MEM_1","DIV_MEM_MEM_2","DIV_MEM_MEM_3","DIV_MEM_MEM_4","PUSH_IMM","PUSH_IMM_0","PUSH_IMM_1","PUSH_REG","PUSH_REG_0","PUSH_REG_1","PUSH_MEM","PUSH_MEM_0","PUSH_MEM_1","PUSH_MEM_2","POP_REG","POP_REG_0","POP_REG_1","POP_REG_2","POP_MEM","POP_MEM_0","POP_MEM_1","POP_MEM_2","POP_MEM_3","SHL_REG_IMM","SHL_REG_IMM_0","SHL_REG_IMM_1","SHL_REG_IMM_2","SHL_REG_REG","SHL_REG_REG_0","SHL_REG_REG_1","SHL_REG_REG_2","SHR_REG_IMM","SHR_REG_IMM_0","SHR_REG_IMM_1","SHR_REG_IMM_2","SHR_REG_REG","SHR_REG_REG_0","SHR_REG_REG_1","SHR_REG_REG_2","AND_REG_IMM","AND_REG_IMM_0","AND_REG_IMM_1","AND_REG_IMM_2","AND_REG_REG","AND_REG_REG_0","AND_REG_REG_1","AND_REG_REG_2","AND_REG_MEM","AND_REG_MEM_0","AND_REG_MEM_1","AND_REG_MEM_2","AND_REG_MEM_3","AND_MEM_IMM","AND_MEM_IMM_0","AND_MEM_IMM_1","AND_MEM_IMM_2","AND_MEM_REG","AND_MEM_REG_0","AND_MEM_REG_1","AND_MEM_REG_2","AND_MEM_REG_3","AND_MEM_MEM","AND_MEM_MEM_0","AND_MEM_MEM_1","AND_MEM_MEM_2","AND_MEM_MEM_3","AND_MEM_MEM_4","OR_REG_IMM","OR_REG_IMM_0","OR_REG_IMM_1","OR_REG_IMM_2","OR_REG_REG","OR_REG_REG_0","OR_REG_REG_1","OR_REG_REG_2","OR_REG_MEM","OR_REG_MEM_0","OR_REG_MEM_1","OR_REG_MEM_2","OR_REG_MEM_3","OR_MEM_IMM","OR_MEM_IMM_0","OR_MEM_IMM_1","OR_MEM_IMM_2","OR_MEM_REG","OR_MEM_REG_0","OR_MEM_REG_1","OR_MEM_REG_2","OR_MEM_REG_3","OR_MEM_MEM","OR_MEM_MEM_0","OR_MEM_MEM_1","OR_MEM_MEM_2","OR_MEM_MEM_3","OR_MEM_MEM_4","XOR_REG_IMM","XOR_REG_IMM_0","XOR_REG_IMM_1","XOR_REG_IMM_2","XOR_REG_REG","XOR_REG_REG_0","XOR_REG_REG_1","XOR_REG_REG_2","XOR_REG_MEM","XOR_REG_MEM_0","XOR_REG_MEM_1","XOR_REG_MEM_2","XOR_REG_MEM_3","XOR_MEM_IMM","XOR_MEM_IMM_0","XOR_MEM_IMM_1","XOR_MEM_IMM_2","XOR_MEM_REG","XOR_MEM_REG_0","XOR_MEM_REG_1","XOR_MEM_REG_2","XOR_MEM_REG_3","XOR_MEM_MEM","XOR_MEM_MEM_0","XOR_MEM_MEM_1","XOR_MEM_MEM_2","XOR_MEM_MEM_3","XOR_MEM_MEM_4","NOT_REG","NOT_REG_0","NOT_REG_1","NOT_MEM","NOT_MEM_0","NOT_MEM_1","NOT_MEM_2","CMP_REG_IMM","CMP_REG_IMM_0","CMP_REG_IMM_1","CMP_REG_IMM_2","CMP_REG_REG","CMP_REG_REG_0","CMP_REG_REG_1","CMP_REG_REG_2","CMP_REG_MEM","CMP_REG_MEM_0","CMP_REG_MEM_1","CMP_REG_MEM_2","CMP_MEM_IMM","CMP_MEM_IMM_0","CMP_MEM_IMM_1","CMP_MEM_IMM_2","CMP_MEM_REG","CMP_MEM_REG_0","CMP_MEM_REG_1","CMP_MEM_REG_2","CMP_MEM_MEM","CMP_MEM_MEM_0","CMP_MEM_MEM_1","CMP_MEM_MEM_2","CMP_MEM_MEM_3","XCHG_REG_REG","XCHG_REG_REG_0","XCHG_REG_REG_1","XCHG_REG_REG_2","XCHG_REG_REG_3","XCHG_REG_REG_4","XCHG_REG_MEM","XCHG_REG_MEM_0","XCHG_REG_MEM_1","XCHG_REG_MEM_2","XCHG_REG_MEM_3","XCHG_REG_MEM_4","XCHG_MEM_MEM","XCHG_MEM_MEM_0","XCHG_MEM_MEM_1","XCHG_MEM_MEM_2","XCHG_MEM_MEM_3","XCHG_MEM_MEM_4","XCHG_MEM_MEM_5","JMP_IMM","JMP_IMM_0","JMP_IMM_1","JMP_REG","JMP_REG_0","JMP_REG_1","JZ_IMM","JZ_IMM_0","JZ_IMM_1","JZ_REG","JZ_REG_0","JZ_REG_1","JNZ_IMM","JNZ_IMM_0","JNZ_IMM_1","JNZ_REG","JNZ_REG_0","JNZ_REG_1","JS_IMM","JS_IMM_0","JS_IMM_1","JS_REG","JS_REG_0","JS_REG_1","JNS_IMM","JNS_IMM_0","JNS_IMM_1","JNS_REG","JNS_REG_0","JNS_REG_1","JG_IMM","JG_IMM_0","JG_IMM_1","JG_REG","JG_REG_0","JG_REG_1","JGE_IMM","JGE_IMM_0","JGE_IMM_1","JGE_REG","JGE_REG_0","JGE_REG_1","JL_IMM","JL_IMM_0","JL_IMM_1","JL_REG","JL_REG_0","JL_REG_1","JLE_IMM","JLE_IMM_0","JLE_IMM_1","JLE_REG","JLE_REG_0","JLE_REG_1","JA_IMM","JA_IMM_0","JA_IMM_1","JA_REG","JA_REG_0","JA_REG_1","JAE_IMM","JAE_IMM_0","JAE_IMM_1","JAE_REG","JAE_REG_0","JAE_REG_1","JB_IMM","JB_IMM_0","JB_IMM_1","JB_REG","JB_REG_0","JB_REG_1","JBE_IMM","JBE_IMM_0","JBE_IMM_1","JBE_REG","JBE_REG_0","JBE_REG_1","JP_IMM","JP_IMM_0","JP_IMM_1","JP_REG","JP_REG_0","JP_REG_1","JNP_IMM","JNP_IMM_0","JNP_IMM_1","JNP_REG","JNP_REG_0","JNP_REG_1","JO_IMM","JO_IMM_0","JO_IMM_1","JO_REG","JO_REG_0","JO_REG_1","JNO_IMM","JNO_IMM_0","JNO_IMM_1","JNO_REG","JNO_REG_0","JNO_REG_1"],
      "IsToggledOpen":false,
      "Name":"INS-ROM"
    },
    {
      "Chips":["DLatch","NOR","SRLatch","NAND","XNOR","XOR","OR","NOT","AND"],
      "IsToggledOpen":false,
      "Name":"Operators"
    },
    {
      "Chips":["AND8","4AND1","8AND1","4AND4","8AND8","64AND1","256AND1","2x1AND1","8x1AND1","AND8-1","OR8","OR8x8","OR8x16","OR8-1","OR3x1-1","OR3x8-1","OR4x8-1","OR8x2-1","OR8x3-1","OR10x1-1","OR256x8-8","OR8x2048-8x8","XOR8","8XOR1","NAND8","NOT4","NOT8","MUX8x2-1"],
      "IsToggledOpen":false,
      "Name":"LARGEBASIC"
    },
    {
      "Chips":["ShlVar8","ShrVar8","AND8Clk","OR8Clk","XOR8Clk","NOT8Clk","Shl8Clk","Shr8Clk","Inc8","Dec8","AddSub8Clk","Mul4Clk","Div8Clk","AluDemux"],
      "IsToggledOpen":true,
      "Name":"ALU"
    },
    {
      "Chips":["RGSTR8EXT2","CPU","CU","RgstrFile","ALU","RGSTR8EXT","MEM2x1024","RGSTR8"],
      "IsToggledOpen":false,
      "Name":"CPU"
    },
    {
      "Chips":["MemInputs","MEM2x8","MEM2x16","MEM2x32","MEM2x64","MEM2x128","MEM2x256","MEM2x512"],
      "IsToggledOpen":false,
      "Name":"MEM"
    },
    {
      "Chips":["3x1-2DEMUX","2x1-2DEMUX","DEMUX1","DEMUX2","DEMUX3","DEMUX4","DEMUX5","DEMUX6","DEMUX7","DEMUX8"],
      "IsToggledOpen":false,
      "Name":"DEMUX"
    },
    {
      "Chips":["FullAdd","Add8","AddSub8","Add4","Shr8","Shl8","Dec2","Inc2","DIV8","MUL4"],
      "IsToggledOpen":false,
      "Name":"ALU_OLD"
    }
  ]
}