Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct 14 13:14:39 2025
| Host         : DESKTOP-7S5KLHF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UD_Counter_Top_timing_summary_routed.rpt -pb UD_Counter_Top_timing_summary_routed.pb -rpx UD_Counter_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : UD_Counter_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Clk_1Hz/Clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.680ns  (logic 4.105ns (38.433%)  route 6.576ns (61.567%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.834     1.290    Cntr/In3
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     1.414 r  Cntr/C_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.742     7.156    C_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    10.680 r  C_OBUF_inst/O
                         net (fo=0)                   0.000    10.680    C
    B15                                                               r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.439ns  (logic 4.083ns (39.113%)  route 6.356ns (60.887%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.896     1.352    Cntr/In3
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.476 r  Cntr/D_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.460     6.936    D_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    10.439 r  D_OBUF_inst/O
                         net (fo=0)                   0.000    10.439    D
    B16                                                               r  D (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.967ns  (logic 4.336ns (43.503%)  route 5.631ns (56.497%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.834     1.290    Cntr/In3
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.152     1.442 r  Cntr/A_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.797     6.239    A_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.728     9.967 r  A_OBUF_inst/O
                         net (fo=0)                   0.000     9.967    A
    A14                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.092ns (45.946%)  route 4.814ns (54.054%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.831     1.287    Cntr/In3
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     1.411 r  Cntr/B_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.983     5.394    B_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.905 r  B_OBUF_inst/O
                         net (fo=0)                   0.000     8.905    B
    A16                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.347ns (61.621%)  route 2.707ns (38.379%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.831     1.287    Cntr/In3
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.152     1.439 r  Cntr/E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.876     3.315    E_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.739     7.054 r  E_OBUF_inst/O
                         net (fo=0)                   0.000     7.054    E
    K17                                                               r  E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 4.305ns (61.899%)  route 2.650ns (38.101%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.897     1.353    Cntr/In3
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.149     1.502 r  Cntr/G_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.753     3.255    G_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.700     6.956 r  G_OBUF_inst/O
                         net (fo=0)                   0.000     6.956    G
    N17                                                               r  G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cntr/Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 4.088ns (60.146%)  route 2.709ns (39.854%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[3]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cntr/Cnt_reg[3]/Q
                         net (fo=8, routed)           0.897     1.353    Cntr/In3
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  Cntr/F_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     3.289    F_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508     6.796 r  F_OBUF_inst/O
                         net (fo=0)                   0.000     6.796    F
    M18                                                               r  F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/Clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClkOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 3.961ns (66.942%)  route 1.956ns (33.058%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  Clk_1Hz/Clk_1Hz_reg/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Clk_1Hz/Clk_1Hz_reg/Q
                         net (fo=6, routed)           1.956     2.412    ClkOut_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.917 r  ClkOut_OBUF_inst/O
                         net (fo=0)                   0.000     5.917    ClkOut
    U16                                                               r  ClkOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UpDown
                            (input port)
  Destination:            Cntr/Cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.377ns  (logic 1.606ns (29.869%)  route 3.771ns (70.131%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  UpDown (IN)
                         net (fo=0)                   0.000     0.000    UpDown
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  UpDown_IBUF_inst/O
                         net (fo=3, routed)           3.771     5.227    Cntr/UpDown_IBUF
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.150     5.377 r  Cntr/Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.377    Cntr/Cnt[2]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  Cntr/Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UpDown
                            (input port)
  Destination:            Cntr/Cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.351ns  (logic 1.580ns (29.528%)  route 3.771ns (70.472%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  UpDown (IN)
                         net (fo=0)                   0.000     0.000    UpDown
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  UpDown_IBUF_inst/O
                         net (fo=3, routed)           3.771     5.227    Cntr/UpDown_IBUF
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.124     5.351 r  Cntr/Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.351    Cntr/Cnt[1]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  Cntr/Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cntr/Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cntr/Cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  Cntr/Cnt_reg[2]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Cntr/Cnt_reg[2]/Q
                         net (fo=9, routed)           0.104     0.232    Cntr/In2
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.099     0.331 r  Cntr/Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.331    Cntr/Cnt[3]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  Cntr/Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/Clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/Clk_1Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  Clk_1Hz/Clk_1Hz_reg/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/Clk_1Hz_reg/Q
                         net (fo=6, routed)           0.185     0.326    Clk_1Hz/ClkOut_OBUF
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  Clk_1Hz/Clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.371    Clk_1Hz/Clk_1Hz_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  Clk_1Hz/Clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[14]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[14]/Q
                         net (fo=3, routed)           0.133     0.274    Clk_1Hz/count_reg[14]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  Clk_1Hz/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    Clk_1Hz/count_reg[12]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  Clk_1Hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    Clk_1Hz/count_reg[18]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  Clk_1Hz/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    Clk_1Hz/count_reg[16]_i_1_n_5
    SLICE_X0Y10          FDRE                                         r  Clk_1Hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[10]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    Clk_1Hz/count_reg[10]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Clk_1Hz/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    Clk_1Hz/count_reg[8]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  Clk_1Hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[22]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[22]/Q
                         net (fo=3, routed)           0.134     0.275    Clk_1Hz/count_reg[22]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Clk_1Hz/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    Clk_1Hz/count_reg[20]_i_1_n_5
    SLICE_X0Y11          FDRE                                         r  Clk_1Hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[26]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     0.275    Clk_1Hz/count_reg[26]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Clk_1Hz/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    Clk_1Hz/count_reg[24]_i_1_n_5
    SLICE_X0Y12          FDRE                                         r  Clk_1Hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    Clk_1Hz/count_reg[2]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Clk_1Hz/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    Clk_1Hz/count_reg[0]_i_2_n_5
    SLICE_X0Y6           FDRE                                         r  Clk_1Hz/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[6]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[6]/Q
                         net (fo=3, routed)           0.134     0.275    Clk_1Hz/count_reg[6]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Clk_1Hz/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    Clk_1Hz/count_reg[4]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  Clk_1Hz/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Clk_1Hz/count_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Clk_1Hz/count_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  Clk_1Hz/count_reg[30]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Clk_1Hz/count_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    Clk_1Hz/count_reg[30]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  Clk_1Hz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    Clk_1Hz/count_reg[28]_i_1_n_5
    SLICE_X0Y13          FDRE                                         r  Clk_1Hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------





