
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001099c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  08010c40  08010c40  00011c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011488  08011488  00012488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011490  08011490  00012490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011494  08011494  00012494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  08011498  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007f0  24000224  080116bc  00013224  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a14  080116bc  00013a14  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00013224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fa80  00000000  00000000  00013252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000039d5  00000000  00000000  00032cd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001998  00000000  00000000  000366a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000145d  00000000  00000000  00038040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039cc8  00000000  00000000  0003949d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021d62  00000000  00000000  00073165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00169ae3  00000000  00000000  00094ec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fe9aa  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008120  00000000  00000000  001fe9f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  00206b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010c24 	.word	0x08010c24

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	08010c24 	.word	0x08010c24

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:

/**
 * @brief Lê um canal específico do ADC (Mode 2 - Command Mode)
 */
static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f004 fc54 	bl	8004fec <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f003 fae2 	bl	8003d1c <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f004 fd55 	bl	800521c <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f003 fa85 	bl	8003d04 <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

/**
 * @brief Configura o ADC para conversão sequencial de todos os canais
 */
static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f004 fbda 	bl	8004fec <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

// ============================================================================
// FUNÇÕES PÚBLICAS
// ============================================================================

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f00d fe62 	bl	800e534 <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f00d fe5d 	bl	800e534 <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f004 fdc1 	bl	8005408 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f00d fce9 	bl	800e268 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f00d fcdc 	bl	800e268 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f00d fcd3 	bl	800e268 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f00d fe2b 	bl	800e534 <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f00d fe26 	bl	800e534 <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f004 fd8a 	bl	8005408 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f00d fcb2 	bl	800e268 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f00d fca5 	bl	800e268 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f00d fc9c 	bl	800e268 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	08010c40 	.word	0x08010c40
 800094c:	08010c6c 	.word	0x08010c6c
 8000950:	08010c94 	.word	0x08010c94
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	08010cc0 	.word	0x08010cc0
 8000964:	08010cec 	.word	0x08010cec
 8000968:	08010d14 	.word	0x08010d14

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1); // Pequeno delay entre leituras
 80009a6:	2001      	movs	r0, #1
 80009a8:	f003 f9b8 	bl	8003d1c <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f003 f98a 	bl	8003d1c <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	08010d40 	.word	0x08010d40

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	08010d40 	.word	0x08010d40

08000a84 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000a90:	2238      	movs	r2, #56	@ 0x38
 8000a92:	2100      	movs	r1, #0
 8000a94:	4815      	ldr	r0, [pc, #84]	@ (8000aec <VR_Init+0x68>)
 8000a96:	f00d fd4d 	bl	800e534 <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000a9a:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <VR_Init+0x68>)
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <VR_Init+0x6c>)
 8000a9e:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <VR_Init+0x68>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <VR_Init+0x68>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000aac:	4a0f      	ldr	r2, [pc, #60]	@ (8000aec <VR_Init+0x68>)
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000ab2:	4a0e      	ldr	r2, [pc, #56]	@ (8000aec <VR_Init+0x68>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6313      	str	r3, [r2, #48]	@ 0x30

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ab8:	2238      	movs	r2, #56	@ 0x38
 8000aba:	2100      	movs	r1, #0
 8000abc:	480d      	ldr	r0, [pc, #52]	@ (8000af4 <VR_Init+0x70>)
 8000abe:	f00d fd39 	bl	800e534 <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <VR_Init+0x70>)
 8000ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8000af0 <VR_Init+0x6c>)
 8000ac6:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <VR_Init+0x70>)
 8000aca:	2202      	movs	r2, #2
 8000acc:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000ace:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <VR_Init+0x70>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000ad4:	4a07      	ldr	r2, [pc, #28]	@ (8000af4 <VR_Init+0x70>)
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000ada:	4a06      	ldr	r2, [pc, #24]	@ (8000af4 <VR_Init+0x70>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6313      	str	r3, [r2, #48]	@ 0x30

    return HAL_OK;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	240002c8 	.word	0x240002c8
 8000af0:	58020000 	.word	0x58020000
 8000af4:	24000300 	.word	0x24000300

08000af8 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d303      	bcc.n	8000b12 <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	e002      	b.n	8000b18 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	1ad3      	subs	r3, r2, r3
    }
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000b24:	b5b0      	push	{r4, r5, r7, lr}
 8000b26:	b094      	sub	sp, #80	@ 0x50
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	64fb      	str	r3, [r7, #76]	@ 0x4c
	VR_Sensor_t temp;

	if(type == SENSOR_CKP){
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d116      	bne.n	8000b66 <VR_InputCaptureCallback+0x42>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000b38:	2100      	movs	r1, #0
 8000b3a:	485d      	ldr	r0, [pc, #372]	@ (8000cb0 <VR_InputCaptureCallback+0x18c>)
 8000b3c:	f008 ffda 	bl	8009af4 <HAL_TIM_ReadCapturedValue>
 8000b40:	64f8      	str	r0, [r7, #76]	@ 0x4c
		ckp_sensor.current_edge_time = current_time;
 8000b42:	4a5c      	ldr	r2, [pc, #368]	@ (8000cb4 <VR_InputCaptureCallback+0x190>)
 8000b44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b46:	6193      	str	r3, [r2, #24]
		temp = ckp_sensor;
 8000b48:	4b5a      	ldr	r3, [pc, #360]	@ (8000cb4 <VR_InputCaptureCallback+0x190>)
 8000b4a:	f107 0408 	add.w	r4, r7, #8
 8000b4e:	461d      	mov	r5, r3
 8000b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b5c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b60:	e884 0003 	stmia.w	r4, {r0, r1}
 8000b64:	e015      	b.n	8000b92 <VR_InputCaptureCallback+0x6e>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000b66:	2104      	movs	r1, #4
 8000b68:	4851      	ldr	r0, [pc, #324]	@ (8000cb0 <VR_InputCaptureCallback+0x18c>)
 8000b6a:	f008 ffc3 	bl	8009af4 <HAL_TIM_ReadCapturedValue>
 8000b6e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		cmp_sensor.current_edge_time = current_time;
 8000b70:	4a51      	ldr	r2, [pc, #324]	@ (8000cb8 <VR_InputCaptureCallback+0x194>)
 8000b72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b74:	6193      	str	r3, [r2, #24]
		temp = cmp_sensor;
 8000b76:	4b50      	ldr	r3, [pc, #320]	@ (8000cb8 <VR_InputCaptureCallback+0x194>)
 8000b78:	f107 0408 	add.w	r4, r7, #8
 8000b7c:	461d      	mov	r5, r3
 8000b7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b8a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b8e:	e884 0003 	stmia.w	r4, {r0, r1}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000b98:	f7ff ffae 	bl	8000af8 <VR_CalculateDeltaT>
 8000b9c:	64b8      	str	r0, [r7, #72]	@ 0x48

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000b9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ba0:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ba2:	f240 8081 	bls.w	8000ca8 <VR_InputCaptureCallback+0x184>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ba8:	ee07 3a90 	vmov	s15, r3
 8000bac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000bb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bb8:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8000cbc <VR_InputCaptureCallback+0x198>
 8000bbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bc4:	ee17 3a90 	vmov	r3, s15
 8000bc8:	647b      	str	r3, [r7, #68]	@ 0x44
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000bca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bcc:	ee07 3a90 	vmov	s15, r3
 8000bd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	ee07 3a90 	vmov	s15, r3
 8000bda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000bde:	ed9f 6a38 	vldr	s12, [pc, #224]	@ 8000cc0 <VR_InputCaptureCallback+0x19c>
 8000be2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bee:	ee17 3a90 	vmov	r3, s15
 8000bf2:	647b      	str	r3, [r7, #68]	@ 0x44

    float ratio = (float)delta/(float)temp.period;
 8000bf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000bf6:	ee07 3a90 	vmov	s15, r3
 8000bfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c00:	ee07 3a90 	vmov	s15, r3
 8000c04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c0c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    if(ratio >= 2.5f){
 8000c10:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000c14:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c20:	db08      	blt.n	8000c34 <VR_InputCaptureCallback+0x110>
    	temp.isSync = true;
 8000c22:	2301      	movs	r3, #1
 8000c24:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    	temp.pulse_count = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	613b      	str	r3, [r7, #16]
    	temp.revolution_count += 1;
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	61bb      	str	r3, [r7, #24]
 8000c32:	e00a      	b.n	8000c4a <VR_InputCaptureCallback+0x126>
    }else
    	temp.frequency_hz = 1.0f/(float)delta;
 8000c34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c36:	ee07 3a90 	vmov	s15, r3
 8000c3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000c42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c46:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    temp.last_edge_time = current_time;
 8000c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c4c:	61fb      	str	r3, [r7, #28]
	temp.period = delta;
 8000c4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(type == SENSOR_CKP){
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d113      	bne.n	8000c80 <VR_InputCaptureCallback+0x15c>
		ckp_sensor = temp;
 8000c58:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <VR_InputCaptureCallback+0x190>)
 8000c5a:	461d      	mov	r5, r3
 8000c5c:	f107 0408 	add.w	r4, r7, #8
 8000c60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c6c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c70:	e885 0003 	stmia.w	r5, {r0, r1}
		ckp_sensor.pulse_count+=1;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <VR_InputCaptureCallback+0x190>)
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000cb4 <VR_InputCaptureCallback+0x190>)
 8000c7c:	6093      	str	r3, [r2, #8]
 8000c7e:	e014      	b.n	8000caa <VR_InputCaptureCallback+0x186>
	}else{
		cmp_sensor = temp;
 8000c80:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb8 <VR_InputCaptureCallback+0x194>)
 8000c82:	461d      	mov	r5, r3
 8000c84:	f107 0408 	add.w	r4, r7, #8
 8000c88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c98:	e885 0003 	stmia.w	r5, {r0, r1}
		cmp_sensor.pulse_count+=1;
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <VR_InputCaptureCallback+0x194>)
 8000c9e:	689b      	ldr	r3, [r3, #8]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	4a05      	ldr	r2, [pc, #20]	@ (8000cb8 <VR_InputCaptureCallback+0x194>)
 8000ca4:	6093      	str	r3, [r2, #8]
 8000ca6:	e000      	b.n	8000caa <VR_InputCaptureCallback+0x186>
        return;
 8000ca8:	bf00      	nop
	}
}
 8000caa:	3750      	adds	r7, #80	@ 0x50
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bdb0      	pop	{r4, r5, r7, pc}
 8000cb0:	24000740 	.word	0x24000740
 8000cb4:	240002c8 	.word	0x240002c8
 8000cb8:	24000300 	.word	0x24000300
 8000cbc:	49742400 	.word	0x49742400
 8000cc0:	42700000 	.word	0x42700000

08000cc4 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d101      	bne.n	8000ce0 <cJSON_strdup+0x1c>
    {
        return NULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e015      	b.n	8000d0c <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff fb4d 	bl	8000380 <strlen>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	3301      	adds	r3, #1
 8000cea:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68f8      	ldr	r0, [r7, #12]
 8000cf2:	4798      	blx	r3
 8000cf4:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d101      	bne.n	8000d00 <cJSON_strdup+0x3c>
    {
        return NULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e005      	b.n	8000d0c <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	6879      	ldr	r1, [r7, #4]
 8000d04:	68b8      	ldr	r0, [r7, #8]
 8000d06:	f00d fcba 	bl	800e67e <memcpy>

    return copy;
 8000d0a:	68bb      	ldr	r3, [r7, #8]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2028      	movs	r0, #40	@ 0x28
 8000d22:	4798      	blx	r3
 8000d24:	60f8      	str	r0, [r7, #12]
    if (node)
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d004      	beq.n	8000d36 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000d2c:	2228      	movs	r2, #40	@ 0x28
 8000d2e:	2100      	movs	r1, #0
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f00d fbff 	bl	800e534 <memset>
    }

    return node;
 8000d36:	68fb      	ldr	r3, [r7, #12]
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000d4c:	e03d      	b.n	8000dca <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d108      	bne.n	8000d72 <cJSON_Delete+0x32>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d004      	beq.n	8000d72 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ffe7 	bl	8000d40 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d10c      	bne.n	8000d98 <cJSON_Delete+0x58>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	691b      	ldr	r3, [r3, #16]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d008      	beq.n	8000d98 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000d86:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <cJSON_Delete+0x9c>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	6912      	ldr	r2, [r2, #16]
 8000d8e:	4610      	mov	r0, r2
 8000d90:	4798      	blx	r3
            item->valuestring = NULL;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2200      	movs	r2, #0
 8000d96:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10c      	bne.n	8000dbe <cJSON_Delete+0x7e>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6a1b      	ldr	r3, [r3, #32]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d008      	beq.n	8000dbe <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000dac:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <cJSON_Delete+0x9c>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	6a12      	ldr	r2, [r2, #32]
 8000db4:	4610      	mov	r0, r2
 8000db6:	4798      	blx	r3
            item->string = NULL;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <cJSON_Delete+0x9c>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	4798      	blx	r3
        item = next;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1be      	bne.n	8000d4e <cJSON_Delete+0xe>
    }
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	24000040 	.word	0x24000040

08000de0 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000de4:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d003      	beq.n	8000e10 <ensure+0x20>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d101      	bne.n	8000e14 <ensure+0x24>
    {
        return NULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	e083      	b.n	8000f1c <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d007      	beq.n	8000e2c <ensure+0x3c>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689a      	ldr	r2, [r3, #8]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d301      	bcc.n	8000e2c <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	e077      	b.n	8000f1c <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	da01      	bge.n	8000e36 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	e072      	b.n	8000f1c <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	689a      	ldr	r2, [r3, #8]
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	3301      	adds	r3, #1
 8000e40:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d805      	bhi.n	8000e58 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	4413      	add	r3, r2
 8000e56:	e061      	b.n	8000f1c <ensure+0x12c>
    }

    if (p->noalloc) {
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <ensure+0x74>
        return NULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	e05b      	b.n	8000f1c <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e6a:	d308      	bcc.n	8000e7e <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	db03      	blt.n	8000e7a <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000e72:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000e76:	60bb      	str	r3, [r7, #8]
 8000e78:	e004      	b.n	8000e84 <ensure+0x94>
        }
        else
        {
            return NULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e04e      	b.n	8000f1c <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d018      	beq.n	8000ebe <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	6812      	ldr	r2, [r2, #0]
 8000e94:	68b9      	ldr	r1, [r7, #8]
 8000e96:	4610      	mov	r0, r2
 8000e98:	4798      	blx	r3
 8000e9a:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d132      	bne.n	8000f08 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	6812      	ldr	r2, [r2, #0]
 8000eaa:	4610      	mov	r0, r2
 8000eac:	4798      	blx	r3
            p->length = 0;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]

            return NULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	e02e      	b.n	8000f1c <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	68b8      	ldr	r0, [r7, #8]
 8000ec4:	4798      	blx	r3
 8000ec6:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10d      	bne.n	8000eea <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	69db      	ldr	r3, [r3, #28]
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	6812      	ldr	r2, [r2, #0]
 8000ed6:	4610      	mov	r0, r2
 8000ed8:	4798      	blx	r3
            p->length = 0;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2200      	movs	r2, #0
 8000ede:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]

            return NULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e018      	b.n	8000f1c <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6819      	ldr	r1, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	68f8      	ldr	r0, [r7, #12]
 8000ef8:	f00d fbc1 	bl	800e67e <memcpy>
        p->hooks.deallocate(p->buffer);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	69db      	ldr	r3, [r3, #28]
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	6812      	ldr	r2, [r2, #0]
 8000f04:	4610      	mov	r0, r2
 8000f06:	4798      	blx	r3
    }
    p->length = newsize;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	68fa      	ldr	r2, [r7, #12]
 8000f12:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	4413      	add	r3, r2
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3710      	adds	r7, #16
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8000f24:	b590      	push	{r4, r7, lr}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d013      	beq.n	8000f5e <update_offset+0x3a>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d00f      	beq.n	8000f5e <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	4413      	add	r3, r2
 8000f48:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	689c      	ldr	r4, [r3, #8]
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f7ff fa16 	bl	8000380 <strlen>
 8000f54:	4603      	mov	r3, r0
 8000f56:	18e2      	adds	r2, r4, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	e000      	b.n	8000f60 <update_offset+0x3c>
        return;
 8000f5e:	bf00      	nop
}
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd90      	pop	{r4, r7, pc}
	...

08000f68 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b087      	sub	sp, #28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000f72:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8000f76:	ed97 7b02 	vldr	d7, [r7, #8]
 8000f7a:	eeb0 6bc7 	vabs.f64	d6, d7
 8000f7e:	ed97 7b00 	vldr	d7, [r7]
 8000f82:	eeb0 7bc7 	vabs.f64	d7, d7
 8000f86:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8e:	dd04      	ble.n	8000f9a <compare_double+0x32>
 8000f90:	ed97 7b02 	vldr	d7, [r7, #8]
 8000f94:	eeb0 7bc7 	vabs.f64	d7, d7
 8000f98:	e003      	b.n	8000fa2 <compare_double+0x3a>
 8000f9a:	ed97 7b00 	vldr	d7, [r7]
 8000f9e:	eeb0 7bc7 	vabs.f64	d7, d7
 8000fa2:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8000fa6:	ed97 6b02 	vldr	d6, [r7, #8]
 8000faa:	ed97 7b00 	vldr	d7, [r7]
 8000fae:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000fb2:	eeb0 6bc7 	vabs.f64	d6, d7
 8000fb6:	ed97 7b04 	vldr	d7, [r7, #16]
 8000fba:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000fe0 <compare_double+0x78>
 8000fbe:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000fc2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fca:	bf94      	ite	ls
 8000fcc:	2301      	movls	r3, #1
 8000fce:	2300      	movhi	r3, #0
 8000fd0:	b2db      	uxtb	r3, r3
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	371c      	adds	r7, #28
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	00000000 	.word	0x00000000
 8000fe4:	3cb00000 	.word	0x3cb00000

08000fe8 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b092      	sub	sp, #72	@ 0x48
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000ffc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]
 800101a:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 800101c:	f7ff fee0 	bl	8000de0 <get_decimal_point>
 8001020:	4603      	mov	r3, r0
 8001022:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	f04f 0300 	mov.w	r3, #0
 800102e:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <print_number+0x54>
    {
        return false;
 8001038:	2300      	movs	r3, #0
 800103a:	e0a2      	b.n	8001182 <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 800103c:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001040:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001044:	eeb4 6b47 	vcmp.f64	d6, d7
 8001048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104c:	d612      	bvs.n	8001074 <print_number+0x8c>
 800104e:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001052:	eeb0 7bc7 	vabs.f64	d7, d7
 8001056:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001190 <print_number+0x1a8>
 800105a:	eeb4 7b46 	vcmp.f64	d7, d6
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001062:	bfd4      	ite	le
 8001064:	2301      	movle	r3, #1
 8001066:	2300      	movgt	r3, #0
 8001068:	b2db      	uxtb	r3, r3
 800106a:	f083 0301 	eor.w	r3, r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d007      	beq.n	8001084 <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4947      	ldr	r1, [pc, #284]	@ (8001198 <print_number+0x1b0>)
 800107a:	4618      	mov	r0, r3
 800107c:	f00d f932 	bl	800e2e4 <siprintf>
 8001080:	6478      	str	r0, [r7, #68]	@ 0x44
 8001082:	e03c      	b.n	80010fe <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	ee07 3a90 	vmov	s15, r3
 800108c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001090:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001094:	eeb4 6b47 	vcmp.f64	d6, d7
 8001098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109c:	d109      	bne.n	80010b2 <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	695a      	ldr	r2, [r3, #20]
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	493d      	ldr	r1, [pc, #244]	@ (800119c <print_number+0x1b4>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f00d f91b 	bl	800e2e4 <siprintf>
 80010ae:	6478      	str	r0, [r7, #68]	@ 0x44
 80010b0:	e025      	b.n	80010fe <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80010b2:	f107 0014 	add.w	r0, r7, #20
 80010b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80010ba:	4939      	ldr	r1, [pc, #228]	@ (80011a0 <print_number+0x1b8>)
 80010bc:	f00d f912 	bl	800e2e4 <siprintf>
 80010c0:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80010c2:	f107 0208 	add.w	r2, r7, #8
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4936      	ldr	r1, [pc, #216]	@ (80011a4 <print_number+0x1bc>)
 80010cc:	4618      	mov	r0, r3
 80010ce:	f00d f92b 	bl	800e328 <siscanf>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d10a      	bne.n	80010ee <print_number+0x106>
 80010d8:	ed97 7b02 	vldr	d7, [r7, #8]
 80010dc:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 80010e0:	eeb0 0b47 	vmov.f64	d0, d7
 80010e4:	f7ff ff40 	bl	8000f68 <compare_double>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d107      	bne.n	80010fe <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 80010ee:	f107 0014 	add.w	r0, r7, #20
 80010f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80010f6:	492c      	ldr	r1, [pc, #176]	@ (80011a8 <print_number+0x1c0>)
 80010f8:	f00d f8f4 	bl	800e2e4 <siprintf>
 80010fc:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 80010fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001100:	2b00      	cmp	r3, #0
 8001102:	db02      	blt.n	800110a <print_number+0x122>
 8001104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001106:	2b19      	cmp	r3, #25
 8001108:	dd01      	ble.n	800110e <print_number+0x126>
    {
        return false;
 800110a:	2300      	movs	r3, #0
 800110c:	e039      	b.n	8001182 <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 800110e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001110:	3301      	adds	r3, #1
 8001112:	4619      	mov	r1, r3
 8001114:	6838      	ldr	r0, [r7, #0]
 8001116:	f7ff fe6b 	bl	8000df0 <ensure>
 800111a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 800111c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <print_number+0x13e>
    {
        return false;
 8001122:	2300      	movs	r3, #0
 8001124:	e02d      	b.n	8001182 <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8001126:	2300      	movs	r3, #0
 8001128:	643b      	str	r3, [r7, #64]	@ 0x40
 800112a:	e01a      	b.n	8001162 <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 800112c:	f107 0214 	add.w	r2, r7, #20
 8001130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800113a:	429a      	cmp	r2, r3
 800113c:	d105      	bne.n	800114a <print_number+0x162>
        {
            output_pointer[i] = '.';
 800113e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001142:	4413      	add	r3, r2
 8001144:	222e      	movs	r2, #46	@ 0x2e
 8001146:	701a      	strb	r2, [r3, #0]
            continue;
 8001148:	e008      	b.n	800115c <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 800114a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800114c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800114e:	4413      	add	r3, r2
 8001150:	f107 0114 	add.w	r1, r7, #20
 8001154:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001156:	440a      	add	r2, r1
 8001158:	7812      	ldrb	r2, [r2, #0]
 800115a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 800115c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800115e:	3301      	adds	r3, #1
 8001160:	643b      	str	r3, [r7, #64]	@ 0x40
 8001162:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001164:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001166:	429a      	cmp	r2, r3
 8001168:	d3e0      	bcc.n	800112c <print_number+0x144>
    }
    output_pointer[i] = '\0';
 800116a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800116c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800116e:	4413      	add	r3, r2
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	689a      	ldr	r2, [r3, #8]
 8001178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800117a:	441a      	add	r2, r3
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	609a      	str	r2, [r3, #8]

    return true;
 8001180:	2301      	movs	r3, #1
}
 8001182:	4618      	mov	r0, r3
 8001184:	3748      	adds	r7, #72	@ 0x48
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	f3af 8000 	nop.w
 8001190:	ffffffff 	.word	0xffffffff
 8001194:	7fefffff 	.word	0x7fefffff
 8001198:	08010e64 	.word	0x08010e64
 800119c:	08010e6c 	.word	0x08010e6c
 80011a0:	08010e70 	.word	0x08010e70
 80011a4:	08010e78 	.word	0x08010e78
 80011a8:	08010e7c 	.word	0x08010e7c

080011ac <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b088      	sub	sp, #32
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <print_string_ptr+0x28>
    {
        return false;
 80011d0:	2300      	movs	r3, #0
 80011d2:	e110      	b.n	80013f6 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d111      	bne.n	80011fe <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 80011da:	2103      	movs	r1, #3
 80011dc:	6838      	ldr	r0, [r7, #0]
 80011de:	f7ff fe07 	bl	8000df0 <ensure>
 80011e2:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d101      	bne.n	80011ee <print_string_ptr+0x42>
        {
            return false;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e103      	b.n	80013f6 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4a83      	ldr	r2, [pc, #524]	@ (8001400 <print_string_ptr+0x254>)
 80011f2:	8811      	ldrh	r1, [r2, #0]
 80011f4:	7892      	ldrb	r2, [r2, #2]
 80011f6:	8019      	strh	r1, [r3, #0]
 80011f8:	709a      	strb	r2, [r3, #2]

        return true;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e0fb      	b.n	80013f6 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	61fb      	str	r3, [r7, #28]
 8001202:	e024      	b.n	800124e <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b22      	cmp	r3, #34	@ 0x22
 800120a:	dc0f      	bgt.n	800122c <print_string_ptr+0x80>
 800120c:	2b08      	cmp	r3, #8
 800120e:	db13      	blt.n	8001238 <print_string_ptr+0x8c>
 8001210:	3b08      	subs	r3, #8
 8001212:	4a7c      	ldr	r2, [pc, #496]	@ (8001404 <print_string_ptr+0x258>)
 8001214:	fa22 f303 	lsr.w	r3, r2, r3
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	2b00      	cmp	r3, #0
 800121e:	bf14      	ite	ne
 8001220:	2301      	movne	r3, #1
 8001222:	2300      	moveq	r3, #0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	2b00      	cmp	r3, #0
 8001228:	d102      	bne.n	8001230 <print_string_ptr+0x84>
 800122a:	e005      	b.n	8001238 <print_string_ptr+0x8c>
 800122c:	2b5c      	cmp	r3, #92	@ 0x5c
 800122e:	d103      	bne.n	8001238 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	3301      	adds	r3, #1
 8001234:	617b      	str	r3, [r7, #20]
                break;
 8001236:	e007      	b.n	8001248 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b1f      	cmp	r3, #31
 800123e:	d802      	bhi.n	8001246 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	3305      	adds	r3, #5
 8001244:	617b      	str	r3, [r7, #20]
                }
                break;
 8001246:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	3301      	adds	r3, #1
 800124c:	61fb      	str	r3, [r7, #28]
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1d6      	bne.n	8001204 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001256:	69fa      	ldr	r2, [r7, #28]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	461a      	mov	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	4413      	add	r3, r2
 8001262:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	3303      	adds	r3, #3
 8001268:	4619      	mov	r1, r3
 800126a:	6838      	ldr	r0, [r7, #0]
 800126c:	f7ff fdc0 	bl	8000df0 <ensure>
 8001270:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d101      	bne.n	800127c <print_string_ptr+0xd0>
    {
        return false;
 8001278:	2300      	movs	r3, #0
 800127a:	e0bc      	b.n	80013f6 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d117      	bne.n	80012b2 <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	2222      	movs	r2, #34	@ 0x22
 8001286:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	3301      	adds	r3, #1
 800128c:	68fa      	ldr	r2, [r7, #12]
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	4618      	mov	r0, r3
 8001292:	f00d f9f4 	bl	800e67e <memcpy>
        output[output_length + 1] = '\"';
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	3301      	adds	r3, #1
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4413      	add	r3, r2
 800129e:	2222      	movs	r2, #34	@ 0x22
 80012a0:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	3302      	adds	r3, #2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4413      	add	r3, r2
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]

        return true;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e0a1      	b.n	80013f6 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	2222      	movs	r2, #34	@ 0x22
 80012b6:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	3301      	adds	r3, #1
 80012bc:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	61fb      	str	r3, [r7, #28]
 80012c2:	e086      	b.n	80013d2 <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b1f      	cmp	r3, #31
 80012ca:	d90c      	bls.n	80012e6 <print_string_ptr+0x13a>
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b22      	cmp	r3, #34	@ 0x22
 80012d2:	d008      	beq.n	80012e6 <print_string_ptr+0x13a>
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80012da:	d004      	beq.n	80012e6 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	781a      	ldrb	r2, [r3, #0]
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	701a      	strb	r2, [r3, #0]
 80012e4:	e06f      	b.n	80013c6 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	1c5a      	adds	r2, r3, #1
 80012ea:	61ba      	str	r2, [r7, #24]
 80012ec:	225c      	movs	r2, #92	@ 0x5c
 80012ee:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b22      	cmp	r3, #34	@ 0x22
 80012f6:	dc3d      	bgt.n	8001374 <print_string_ptr+0x1c8>
 80012f8:	2b08      	cmp	r3, #8
 80012fa:	db59      	blt.n	80013b0 <print_string_ptr+0x204>
 80012fc:	3b08      	subs	r3, #8
 80012fe:	2b1a      	cmp	r3, #26
 8001300:	d856      	bhi.n	80013b0 <print_string_ptr+0x204>
 8001302:	a201      	add	r2, pc, #4	@ (adr r2, 8001308 <print_string_ptr+0x15c>)
 8001304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001308:	08001389 	.word	0x08001389
 800130c:	080013a9 	.word	0x080013a9
 8001310:	08001399 	.word	0x08001399
 8001314:	080013b1 	.word	0x080013b1
 8001318:	08001391 	.word	0x08001391
 800131c:	080013a1 	.word	0x080013a1
 8001320:	080013b1 	.word	0x080013b1
 8001324:	080013b1 	.word	0x080013b1
 8001328:	080013b1 	.word	0x080013b1
 800132c:	080013b1 	.word	0x080013b1
 8001330:	080013b1 	.word	0x080013b1
 8001334:	080013b1 	.word	0x080013b1
 8001338:	080013b1 	.word	0x080013b1
 800133c:	080013b1 	.word	0x080013b1
 8001340:	080013b1 	.word	0x080013b1
 8001344:	080013b1 	.word	0x080013b1
 8001348:	080013b1 	.word	0x080013b1
 800134c:	080013b1 	.word	0x080013b1
 8001350:	080013b1 	.word	0x080013b1
 8001354:	080013b1 	.word	0x080013b1
 8001358:	080013b1 	.word	0x080013b1
 800135c:	080013b1 	.word	0x080013b1
 8001360:	080013b1 	.word	0x080013b1
 8001364:	080013b1 	.word	0x080013b1
 8001368:	080013b1 	.word	0x080013b1
 800136c:	080013b1 	.word	0x080013b1
 8001370:	08001381 	.word	0x08001381
 8001374:	2b5c      	cmp	r3, #92	@ 0x5c
 8001376:	d11b      	bne.n	80013b0 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	225c      	movs	r2, #92	@ 0x5c
 800137c:	701a      	strb	r2, [r3, #0]
                    break;
 800137e:	e022      	b.n	80013c6 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	2222      	movs	r2, #34	@ 0x22
 8001384:	701a      	strb	r2, [r3, #0]
                    break;
 8001386:	e01e      	b.n	80013c6 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	2262      	movs	r2, #98	@ 0x62
 800138c:	701a      	strb	r2, [r3, #0]
                    break;
 800138e:	e01a      	b.n	80013c6 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	2266      	movs	r2, #102	@ 0x66
 8001394:	701a      	strb	r2, [r3, #0]
                    break;
 8001396:	e016      	b.n	80013c6 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	226e      	movs	r2, #110	@ 0x6e
 800139c:	701a      	strb	r2, [r3, #0]
                    break;
 800139e:	e012      	b.n	80013c6 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	2272      	movs	r2, #114	@ 0x72
 80013a4:	701a      	strb	r2, [r3, #0]
                    break;
 80013a6:	e00e      	b.n	80013c6 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	2274      	movs	r2, #116	@ 0x74
 80013ac:	701a      	strb	r2, [r3, #0]
                    break;
 80013ae:	e00a      	b.n	80013c6 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4914      	ldr	r1, [pc, #80]	@ (8001408 <print_string_ptr+0x25c>)
 80013b8:	69b8      	ldr	r0, [r7, #24]
 80013ba:	f00c ff93 	bl	800e2e4 <siprintf>
                    output_pointer += 4;
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	3304      	adds	r3, #4
 80013c2:	61bb      	str	r3, [r7, #24]
                    break;
 80013c4:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	3301      	adds	r3, #1
 80013d0:	61bb      	str	r3, [r7, #24]
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f47f af74 	bne.w	80012c4 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	3301      	adds	r3, #1
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4413      	add	r3, r2
 80013e4:	2222      	movs	r2, #34	@ 0x22
 80013e6:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	3302      	adds	r3, #2
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4413      	add	r3, r2
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]

    return true;
 80013f4:	2301      	movs	r3, #1
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3720      	adds	r7, #32
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	08010e84 	.word	0x08010e84
 8001404:	04000037 	.word	0x04000037
 8001408:	08010e88 	.word	0x08010e88

0800140c <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	6839      	ldr	r1, [r7, #0]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fec5 	bl	80011ac <print_string_ptr>
 8001422:	4603      	mov	r3, r0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08e      	sub	sp, #56	@ 0x38
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8001438:	2300      	movs	r3, #0
 800143a:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 800143c:	f107 0310 	add.w	r3, r7, #16
 8001440:	2224      	movs	r2, #36	@ 0x24
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f00d f875 	bl	800e534 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a3b      	ldr	r2, [pc, #236]	@ (800153c <print+0x110>)
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	4610      	mov	r0, r2
 8001454:	4798      	blx	r3
 8001456:	4603      	mov	r3, r0
 8001458:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 800145a:	4b38      	ldr	r3, [pc, #224]	@ (800153c <print+0x110>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800146a:	ca07      	ldmia	r2, {r0, r1, r2}
 800146c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d042      	beq.n	80014fc <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	4619      	mov	r1, r3
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 f86f 	bl	8001560 <print_value>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d03b      	beq.n	8001500 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001488:	f107 0310 	add.w	r3, r7, #16
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fd49 	bl	8000f24 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d00d      	beq.n	80014b6 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	6938      	ldr	r0, [r7, #16]
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	3201      	adds	r2, #1
 80014a4:	4611      	mov	r1, r2
 80014a6:	4798      	blx	r3
 80014a8:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 80014aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d029      	beq.n	8001504 <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	e020      	b.n	80014f8 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	3201      	adds	r2, #1
 80014be:	4610      	mov	r0, r2
 80014c0:	4798      	blx	r3
 80014c2:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 80014c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d01e      	beq.n	8001508 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80014ca:	6939      	ldr	r1, [r7, #16]
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	4293      	cmp	r3, r2
 80014d4:	bf28      	it	cs
 80014d6:	4613      	movcs	r3, r2
 80014d8:	461a      	mov	r2, r3
 80014da:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80014dc:	f00d f8cf 	bl	800e67e <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014e4:	4413      	add	r3, r2
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4610      	mov	r0, r2
 80014f2:	4798      	blx	r3
        buffer->buffer = NULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
    }

    return printed;
 80014f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014fa:	e01a      	b.n	8001532 <print+0x106>
        goto fail;
 80014fc:	bf00      	nop
 80014fe:	e004      	b.n	800150a <print+0xde>
        goto fail;
 8001500:	bf00      	nop
 8001502:	e002      	b.n	800150a <print+0xde>
            goto fail;
 8001504:	bf00      	nop
 8001506:	e000      	b.n	800150a <print+0xde>
            goto fail;
 8001508:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d006      	beq.n	800151e <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4610      	mov	r0, r2
 8001518:	4798      	blx	r3
        buffer->buffer = NULL;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 800151e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <print+0x104>
    {
        hooks->deallocate(printed);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800152a:	4798      	blx	r3
        printed = NULL;
 800152c:	2300      	movs	r3, #0
 800152e:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3738      	adds	r7, #56	@ 0x38
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	080110b0 	.word	0x080110b0

08001540 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8001548:	4a04      	ldr	r2, [pc, #16]	@ (800155c <cJSON_PrintUnformatted+0x1c>)
 800154a:	2100      	movs	r1, #0
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff ff6d 	bl	800142c <print>
 8001552:	4603      	mov	r3, r0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	24000040 	.word	0x24000040

08001560 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <print_value+0x1a>
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <print_value+0x1e>
    {
        return false;
 800157a:	2300      	movs	r3, #0
 800157c:	e0c9      	b.n	8001712 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b80      	cmp	r3, #128	@ 0x80
 8001586:	f000 808e 	beq.w	80016a6 <print_value+0x146>
 800158a:	2b80      	cmp	r3, #128	@ 0x80
 800158c:	f300 80c0 	bgt.w	8001710 <print_value+0x1b0>
 8001590:	2b20      	cmp	r3, #32
 8001592:	dc49      	bgt.n	8001628 <print_value+0xc8>
 8001594:	2b00      	cmp	r3, #0
 8001596:	f340 80bb 	ble.w	8001710 <print_value+0x1b0>
 800159a:	3b01      	subs	r3, #1
 800159c:	2b1f      	cmp	r3, #31
 800159e:	f200 80b7 	bhi.w	8001710 <print_value+0x1b0>
 80015a2:	a201      	add	r2, pc, #4	@ (adr r2, 80015a8 <print_value+0x48>)
 80015a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a8:	08001653 	.word	0x08001653
 80015ac:	08001677 	.word	0x08001677
 80015b0:	08001711 	.word	0x08001711
 80015b4:	0800162f 	.word	0x0800162f
 80015b8:	08001711 	.word	0x08001711
 80015bc:	08001711 	.word	0x08001711
 80015c0:	08001711 	.word	0x08001711
 80015c4:	0800169b 	.word	0x0800169b
 80015c8:	08001711 	.word	0x08001711
 80015cc:	08001711 	.word	0x08001711
 80015d0:	08001711 	.word	0x08001711
 80015d4:	08001711 	.word	0x08001711
 80015d8:	08001711 	.word	0x08001711
 80015dc:	08001711 	.word	0x08001711
 80015e0:	08001711 	.word	0x08001711
 80015e4:	080016ed 	.word	0x080016ed
 80015e8:	08001711 	.word	0x08001711
 80015ec:	08001711 	.word	0x08001711
 80015f0:	08001711 	.word	0x08001711
 80015f4:	08001711 	.word	0x08001711
 80015f8:	08001711 	.word	0x08001711
 80015fc:	08001711 	.word	0x08001711
 8001600:	08001711 	.word	0x08001711
 8001604:	08001711 	.word	0x08001711
 8001608:	08001711 	.word	0x08001711
 800160c:	08001711 	.word	0x08001711
 8001610:	08001711 	.word	0x08001711
 8001614:	08001711 	.word	0x08001711
 8001618:	08001711 	.word	0x08001711
 800161c:	08001711 	.word	0x08001711
 8001620:	08001711 	.word	0x08001711
 8001624:	080016f9 	.word	0x080016f9
 8001628:	2b40      	cmp	r3, #64	@ 0x40
 800162a:	d06b      	beq.n	8001704 <print_value+0x1a4>
 800162c:	e070      	b.n	8001710 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 800162e:	2105      	movs	r1, #5
 8001630:	6838      	ldr	r0, [r7, #0]
 8001632:	f7ff fbdd 	bl	8000df0 <ensure>
 8001636:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <print_value+0xe2>
            {
                return false;
 800163e:	2300      	movs	r3, #0
 8001640:	e067      	b.n	8001712 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	4a35      	ldr	r2, [pc, #212]	@ (800171c <print_value+0x1bc>)
 8001646:	6810      	ldr	r0, [r2, #0]
 8001648:	6018      	str	r0, [r3, #0]
 800164a:	7912      	ldrb	r2, [r2, #4]
 800164c:	711a      	strb	r2, [r3, #4]
            return true;
 800164e:	2301      	movs	r3, #1
 8001650:	e05f      	b.n	8001712 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 8001652:	2106      	movs	r1, #6
 8001654:	6838      	ldr	r0, [r7, #0]
 8001656:	f7ff fbcb 	bl	8000df0 <ensure>
 800165a:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <print_value+0x106>
            {
                return false;
 8001662:	2300      	movs	r3, #0
 8001664:	e055      	b.n	8001712 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	4a2d      	ldr	r2, [pc, #180]	@ (8001720 <print_value+0x1c0>)
 800166a:	6810      	ldr	r0, [r2, #0]
 800166c:	6018      	str	r0, [r3, #0]
 800166e:	8892      	ldrh	r2, [r2, #4]
 8001670:	809a      	strh	r2, [r3, #4]
            return true;
 8001672:	2301      	movs	r3, #1
 8001674:	e04d      	b.n	8001712 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 8001676:	2105      	movs	r1, #5
 8001678:	6838      	ldr	r0, [r7, #0]
 800167a:	f7ff fbb9 	bl	8000df0 <ensure>
 800167e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <print_value+0x12a>
            {
                return false;
 8001686:	2300      	movs	r3, #0
 8001688:	e043      	b.n	8001712 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	4a25      	ldr	r2, [pc, #148]	@ (8001724 <print_value+0x1c4>)
 800168e:	6810      	ldr	r0, [r2, #0]
 8001690:	6018      	str	r0, [r3, #0]
 8001692:	7912      	ldrb	r2, [r2, #4]
 8001694:	711a      	strb	r2, [r3, #4]
            return true;
 8001696:	2301      	movs	r3, #1
 8001698:	e03b      	b.n	8001712 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800169a:	6839      	ldr	r1, [r7, #0]
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff fca3 	bl	8000fe8 <print_number>
 80016a2:	4603      	mov	r3, r0
 80016a4:	e035      	b.n	8001712 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d101      	bne.n	80016b6 <print_value+0x156>
            {
                return false;
 80016b2:	2300      	movs	r3, #0
 80016b4:	e02d      	b.n	8001712 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe fe60 	bl	8000380 <strlen>
 80016c0:	4603      	mov	r3, r0
 80016c2:	3301      	adds	r3, #1
 80016c4:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80016c6:	68b9      	ldr	r1, [r7, #8]
 80016c8:	6838      	ldr	r0, [r7, #0]
 80016ca:	f7ff fb91 	bl	8000df0 <ensure>
 80016ce:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <print_value+0x17a>
            {
                return false;
 80016d6:	2300      	movs	r3, #0
 80016d8:	e01b      	b.n	8001712 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	4619      	mov	r1, r3
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f00c ffcb 	bl	800e67e <memcpy>
            return true;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e012      	b.n	8001712 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80016ec:	6839      	ldr	r1, [r7, #0]
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff fe8c 	bl	800140c <print_string>
 80016f4:	4603      	mov	r3, r0
 80016f6:	e00c      	b.n	8001712 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 80016f8:	6839      	ldr	r1, [r7, #0]
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f814 	bl	8001728 <print_array>
 8001700:	4603      	mov	r3, r0
 8001702:	e006      	b.n	8001712 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8001704:	6839      	ldr	r1, [r7, #0]
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 f894 	bl	8001834 <print_object>
 800170c:	4603      	mov	r3, r0
 800170e:	e000      	b.n	8001712 <print_value+0x1b2>

        default:
            return false;
 8001710:	2300      	movs	r3, #0
    }
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	08010e64 	.word	0x08010e64
 8001720:	08010e94 	.word	0x08010e94
 8001724:	08010e9c 	.word	0x08010e9c

08001728 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <print_array+0x22>
    {
        return false;
 8001746:	2300      	movs	r3, #0
 8001748:	e070      	b.n	800182c <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 800174a:	2101      	movs	r1, #1
 800174c:	6838      	ldr	r0, [r7, #0]
 800174e:	f7ff fb4f 	bl	8000df0 <ensure>
 8001752:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <print_array+0x36>
    {
        return false;
 800175a:	2300      	movs	r3, #0
 800175c:	e066      	b.n	800182c <print_array+0x104>
    }

    *output_pointer = '[';
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	225b      	movs	r2, #91	@ 0x5b
 8001762:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	1c5a      	adds	r2, r3, #1
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	1c5a      	adds	r2, r3, #1
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001778:	e03d      	b.n	80017f6 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 800177a:	6839      	ldr	r1, [r7, #0]
 800177c:	6938      	ldr	r0, [r7, #16]
 800177e:	f7ff feef 	bl	8001560 <print_value>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d101      	bne.n	800178c <print_array+0x64>
        {
            return false;
 8001788:	2300      	movs	r3, #0
 800178a:	e04f      	b.n	800182c <print_array+0x104>
        }
        update_offset(output_buffer);
 800178c:	6838      	ldr	r0, [r7, #0]
 800178e:	f7ff fbc9 	bl	8000f24 <update_offset>
        if (current_element->next)
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d02a      	beq.n	80017f0 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	695b      	ldr	r3, [r3, #20]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <print_array+0x7e>
 80017a2:	2302      	movs	r3, #2
 80017a4:	e000      	b.n	80017a8 <print_array+0x80>
 80017a6:	2301      	movs	r3, #1
 80017a8:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	3301      	adds	r3, #1
 80017ae:	4619      	mov	r1, r3
 80017b0:	6838      	ldr	r0, [r7, #0]
 80017b2:	f7ff fb1d 	bl	8000df0 <ensure>
 80017b6:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <print_array+0x9a>
            {
                return false;
 80017be:	2300      	movs	r3, #0
 80017c0:	e034      	b.n	800182c <print_array+0x104>
            }
            *output_pointer++ = ',';
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	1c5a      	adds	r2, r3, #1
 80017c6:	617a      	str	r2, [r7, #20]
 80017c8:	222c      	movs	r2, #44	@ 0x2c
 80017ca:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d004      	beq.n	80017de <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	617a      	str	r2, [r7, #20]
 80017da:	2220      	movs	r2, #32
 80017dc:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	2200      	movs	r2, #0
 80017e2:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	441a      	add	r2, r3
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d1be      	bne.n	800177a <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 80017fc:	2102      	movs	r1, #2
 80017fe:	6838      	ldr	r0, [r7, #0]
 8001800:	f7ff faf6 	bl	8000df0 <ensure>
 8001804:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <print_array+0xe8>
    {
        return false;
 800180c:	2300      	movs	r3, #0
 800180e:	e00d      	b.n	800182c <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	1c5a      	adds	r2, r3, #1
 8001814:	617a      	str	r2, [r7, #20]
 8001816:	225d      	movs	r2, #93	@ 0x5d
 8001818:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	1e5a      	subs	r2, r3, #1
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	60da      	str	r2, [r3, #12]

    return true;
 800182a:	2301      	movs	r3, #1
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b088      	sub	sp, #32
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <print_object+0x22>
    {
        return false;
 8001852:	2300      	movs	r3, #0
 8001854:	e108      	b.n	8001a68 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <print_object+0x2e>
 800185e:	2302      	movs	r3, #2
 8001860:	e000      	b.n	8001864 <print_object+0x30>
 8001862:	2301      	movs	r3, #1
 8001864:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	3301      	adds	r3, #1
 800186a:	4619      	mov	r1, r3
 800186c:	6838      	ldr	r0, [r7, #0]
 800186e:	f7ff fabf 	bl	8000df0 <ensure>
 8001872:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <print_object+0x4a>
    {
        return false;
 800187a:	2300      	movs	r3, #0
 800187c:	e0f4      	b.n	8001a68 <print_object+0x234>
    }

    *output_pointer++ = '{';
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	1c5a      	adds	r2, r3, #1
 8001882:	61fa      	str	r2, [r7, #28]
 8001884:	227b      	movs	r2, #123	@ 0x7b
 8001886:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d004      	beq.n	80018a4 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	1c5a      	adds	r2, r3, #1
 800189e:	61fa      	str	r2, [r7, #28]
 80018a0:	220a      	movs	r2, #10
 80018a2:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	441a      	add	r2, r3
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	609a      	str	r2, [r3, #8]

    while (current_item)
 80018b0:	e0a0      	b.n	80019f4 <print_object+0x1c0>
    {
        if (output_buffer->format)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	695b      	ldr	r3, [r3, #20]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d022      	beq.n	8001900 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	4619      	mov	r1, r3
 80018c0:	6838      	ldr	r0, [r7, #0]
 80018c2:	f7ff fa95 	bl	8000df0 <ensure>
 80018c6:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <print_object+0x9e>
            {
                return false;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e0ca      	b.n	8001a68 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	e007      	b.n	80018e8 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	61fa      	str	r2, [r7, #28]
 80018de:	2209      	movs	r2, #9
 80018e0:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d3f2      	bcc.n	80018d8 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	689a      	ldr	r2, [r3, #8]
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	441a      	add	r2, r3
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	6839      	ldr	r1, [r7, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fc50 	bl	80011ac <print_string_ptr>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <print_object+0xe2>
        {
            return false;
 8001912:	2300      	movs	r3, #0
 8001914:	e0a8      	b.n	8001a68 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001916:	6838      	ldr	r0, [r7, #0]
 8001918:	f7ff fb04 	bl	8000f24 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <print_object+0xf4>
 8001924:	2302      	movs	r3, #2
 8001926:	e000      	b.n	800192a <print_object+0xf6>
 8001928:	2301      	movs	r3, #1
 800192a:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 800192c:	68f9      	ldr	r1, [r7, #12]
 800192e:	6838      	ldr	r0, [r7, #0]
 8001930:	f7ff fa5e 	bl	8000df0 <ensure>
 8001934:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <print_object+0x10c>
        {
            return false;
 800193c:	2300      	movs	r3, #0
 800193e:	e093      	b.n	8001a68 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	61fa      	str	r2, [r7, #28]
 8001946:	223a      	movs	r2, #58	@ 0x3a
 8001948:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d004      	beq.n	800195c <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	1c5a      	adds	r2, r3, #1
 8001956:	61fa      	str	r2, [r7, #28]
 8001958:	2209      	movs	r2, #9
 800195a:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	441a      	add	r2, r3
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001968:	6839      	ldr	r1, [r7, #0]
 800196a:	69b8      	ldr	r0, [r7, #24]
 800196c:	f7ff fdf8 	bl	8001560 <print_value>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <print_object+0x146>
        {
            return false;
 8001976:	2300      	movs	r3, #0
 8001978:	e076      	b.n	8001a68 <print_object+0x234>
        }
        update_offset(output_buffer);
 800197a:	6838      	ldr	r0, [r7, #0]
 800197c:	f7ff fad2 	bl	8000f24 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <print_object+0x158>
 8001988:	2201      	movs	r2, #1
 800198a:	e000      	b.n	800198e <print_object+0x15a>
 800198c:	2200      	movs	r2, #0
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <print_object+0x166>
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <print_object+0x168>
 800199a:	2300      	movs	r3, #0
 800199c:	4413      	add	r3, r2
 800199e:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3301      	adds	r3, #1
 80019a4:	4619      	mov	r1, r3
 80019a6:	6838      	ldr	r0, [r7, #0]
 80019a8:	f7ff fa22 	bl	8000df0 <ensure>
 80019ac:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <print_object+0x184>
        {
            return false;
 80019b4:	2300      	movs	r3, #0
 80019b6:	e057      	b.n	8001a68 <print_object+0x234>
        }
        if (current_item->next)
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d004      	beq.n	80019ca <print_object+0x196>
        {
            *output_pointer++ = ',';
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	1c5a      	adds	r2, r3, #1
 80019c4:	61fa      	str	r2, [r7, #28]
 80019c6:	222c      	movs	r2, #44	@ 0x2c
 80019c8:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d004      	beq.n	80019dc <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	1c5a      	adds	r2, r3, #1
 80019d6:	61fa      	str	r2, [r7, #28]
 80019d8:	220a      	movs	r2, #10
 80019da:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	441a      	add	r2, r3
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	61bb      	str	r3, [r7, #24]
    while (current_item)
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f47f af5b 	bne.w	80018b2 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	695b      	ldr	r3, [r3, #20]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d003      	beq.n	8001a0c <print_object+0x1d8>
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	e000      	b.n	8001a0e <print_object+0x1da>
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	4619      	mov	r1, r3
 8001a10:	6838      	ldr	r0, [r7, #0]
 8001a12:	f7ff f9ed 	bl	8000df0 <ensure>
 8001a16:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <print_object+0x1ee>
    {
        return false;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e022      	b.n	8001a68 <print_object+0x234>
    }
    if (output_buffer->format)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d010      	beq.n	8001a4c <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	e007      	b.n	8001a40 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	61fa      	str	r2, [r7, #28]
 8001a36:	2209      	movs	r2, #9
 8001a38:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	3b01      	subs	r3, #1
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d3f1      	bcc.n	8001a30 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	1c5a      	adds	r2, r3, #1
 8001a50:	61fa      	str	r2, [r7, #28]
 8001a52:	227d      	movs	r2, #125	@ 0x7d
 8001a54:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	1e5a      	subs	r2, r3, #1
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	60da      	str	r2, [r3, #12]

    return true;
 8001a66:	2301      	movs	r3, #1
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3720      	adds	r7, #32
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	605a      	str	r2, [r3, #4]
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d006      	beq.n	8001ab4 <add_item_to_array+0x22>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <add_item_to_array+0x22>
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d101      	bne.n	8001ab8 <add_item_to_array+0x26>
    {
        return false;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	e01e      	b.n	8001af6 <add_item_to_array+0x64>
    }

    child = array->child;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d109      	bne.n	8001ad8 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	e00d      	b.n	8001af4 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d009      	beq.n	8001af4 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	6839      	ldr	r1, [r7, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ffc2 	bl	8001a70 <suffix_object>
            array->child->prev = item;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001af4:	2301      	movs	r3, #1
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001b08:	6839      	ldr	r1, [r7, #0]
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ffc1 	bl	8001a92 <add_item_to_array>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001b22:	687b      	ldr	r3, [r7, #4]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
 8001b3c:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d009      	beq.n	8001b60 <add_item_to_object+0x30>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d006      	beq.n	8001b60 <add_item_to_object+0x30>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <add_item_to_object+0x30>
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d101      	bne.n	8001b64 <add_item_to_object+0x34>
    {
        return false;
 8001b60:	2300      	movs	r3, #0
 8001b62:	e036      	b.n	8001bd2 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d009      	beq.n	8001b7e <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001b6a:	68b8      	ldr	r0, [r7, #8]
 8001b6c:	f7ff ffd5 	bl	8001b1a <cast_away_const>
 8001b70:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	e00e      	b.n	8001b9c <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001b7e:	6839      	ldr	r1, [r7, #0]
 8001b80:	68b8      	ldr	r0, [r7, #8]
 8001b82:	f7ff f89f 	bl	8000cc4 <cJSON_strdup>
 8001b86:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <add_item_to_object+0x62>
        {
            return false;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e01f      	b.n	8001bd2 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001b9a:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d109      	bne.n	8001bbc <add_item_to_object+0x8c>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	6a12      	ldr	r2, [r2, #32]
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4798      	blx	r3
    }

    item->string = new_key;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001bc8:	6879      	ldr	r1, [r7, #4]
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f7ff ff61 	bl	8001a92 <add_item_to_array>
 8001bd0:	4603      	mov	r3, r0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af02      	add	r7, sp, #8
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001be8:	2300      	movs	r3, #0
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <cJSON_AddItemToObject+0x28>)
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	68b9      	ldr	r1, [r7, #8]
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f7ff ff9c 	bl	8001b30 <add_item_to_object>
 8001bf8:	4603      	mov	r3, r0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	24000040 	.word	0x24000040

08001c08 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af02      	add	r7, sp, #8
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001c16:	ed97 0b00 	vldr	d0, [r7]
 8001c1a:	f000 f83d 	bl	8001c98 <cJSON_CreateNumber>
 8001c1e:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001c20:	2300      	movs	r3, #0
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <cJSON_AddNumberToObject+0x44>)
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	68b9      	ldr	r1, [r7, #8]
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f7ff ff80 	bl	8001b30 <add_item_to_object>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	e003      	b.n	8001c42 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001c3a:	6978      	ldr	r0, [r7, #20]
 8001c3c:	f7ff f880 	bl	8000d40 <cJSON_Delete>
    return NULL;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	24000040 	.word	0x24000040

08001c50 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af02      	add	r7, sp, #8
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f000 f865 	bl	8001d2c <cJSON_CreateString>
 8001c62:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001c64:	2300      	movs	r3, #0
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	4b09      	ldr	r3, [pc, #36]	@ (8001c90 <cJSON_AddStringToObject+0x40>)
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f7ff ff5e 	bl	8001b30 <add_item_to_object>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	e003      	b.n	8001c86 <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001c7e:	6978      	ldr	r0, [r7, #20]
 8001c80:	f7ff f85e 	bl	8000d40 <cJSON_Delete>
    return NULL;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	24000040 	.word	0x24000040
 8001c94:	00000000 	.word	0x00000000

08001c98 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001ca2:	4821      	ldr	r0, [pc, #132]	@ (8001d28 <cJSON_CreateNumber+0x90>)
 8001ca4:	f7ff f836 	bl	8000d14 <cJSON_New_Item>
 8001ca8:	60f8      	str	r0, [r7, #12]
    if(item)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d02b      	beq.n	8001d08 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2208      	movs	r2, #8
 8001cb4:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001cb6:	68f9      	ldr	r1, [r7, #12]
 8001cb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cbc:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001cc0:	ed97 7b00 	vldr	d7, [r7]
 8001cc4:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001d18 <cJSON_CreateNumber+0x80>
 8001cc8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	db04      	blt.n	8001cdc <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001cd8:	615a      	str	r2, [r3, #20]
 8001cda:	e015      	b.n	8001d08 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001cdc:	ed97 7b00 	vldr	d7, [r7]
 8001ce0:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001d20 <cJSON_CreateNumber+0x88>
 8001ce4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cec:	d804      	bhi.n	8001cf8 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001cf4:	615a      	str	r2, [r3, #20]
 8001cf6:	e007      	b.n	8001d08 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001cf8:	ed97 7b00 	vldr	d7, [r7]
 8001cfc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001d00:	ee17 2a90 	vmov	r2, s15
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001d08:	68fb      	ldr	r3, [r7, #12]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	f3af 8000 	nop.w
 8001d18:	ffc00000 	.word	0xffc00000
 8001d1c:	41dfffff 	.word	0x41dfffff
 8001d20:	00000000 	.word	0x00000000
 8001d24:	c1e00000 	.word	0xc1e00000
 8001d28:	24000040 	.word	0x24000040

08001d2c <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001d34:	480f      	ldr	r0, [pc, #60]	@ (8001d74 <cJSON_CreateString+0x48>)
 8001d36:	f7fe ffed 	bl	8000d14 <cJSON_New_Item>
 8001d3a:	60f8      	str	r0, [r7, #12]
    if(item)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d012      	beq.n	8001d68 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2210      	movs	r2, #16
 8001d46:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001d48:	490a      	ldr	r1, [pc, #40]	@ (8001d74 <cJSON_CreateString+0x48>)
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7fe ffba 	bl	8000cc4 <cJSON_strdup>
 8001d50:	4602      	mov	r2, r0
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d104      	bne.n	8001d68 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f7fe ffee 	bl	8000d40 <cJSON_Delete>
            return NULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	e000      	b.n	8001d6a <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001d68:	68fb      	ldr	r3, [r7, #12]
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	24000040 	.word	0x24000040

08001d78 <cJSON_CreateArray>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001d7e:	4807      	ldr	r0, [pc, #28]	@ (8001d9c <cJSON_CreateArray+0x24>)
 8001d80:	f7fe ffc8 	bl	8000d14 <cJSON_New_Item>
 8001d84:	6078      	str	r0, [r7, #4]
    if(item)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001d92:	687b      	ldr	r3, [r7, #4]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	24000040 	.word	0x24000040

08001da0 <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001da6:	4807      	ldr	r0, [pc, #28]	@ (8001dc4 <cJSON_CreateObject+0x24>)
 8001da8:	f7fe ffb4 	bl	8000d14 <cJSON_New_Item>
 8001dac:	6078      	str	r0, [r7, #4]
    if (item)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d002      	beq.n	8001dba <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2240      	movs	r2, #64	@ 0x40
 8001db8:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001dba:	687b      	ldr	r3, [r7, #4]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	24000040 	.word	0x24000040

08001dc8 <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <cJSON_free+0x1c>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	4798      	blx	r3
    object = NULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	607b      	str	r3, [r7, #4]
}
 8001ddc:	bf00      	nop
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	24000040 	.word	0x24000040

08001de8 <PROTOCOL_RX_Callback>:
volatile uint32_t last_read_serial_timestamp = 0;
volatile uint32_t last_send_at_timestamp = 0;

volatile uint8_t is_connected = 0;

void PROTOCOL_RX_Callback(void) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8001dec:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <PROTOCOL_RX_Callback+0x38>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	1c5a      	adds	r2, r3, #1
 8001df2:	490b      	ldr	r1, [pc, #44]	@ (8001e20 <PROTOCOL_RX_Callback+0x38>)
 8001df4:	600a      	str	r2, [r1, #0]
 8001df6:	4a0b      	ldr	r2, [pc, #44]	@ (8001e24 <PROTOCOL_RX_Callback+0x3c>)
 8001df8:	7811      	ldrb	r1, [r2, #0]
 8001dfa:	4a0b      	ldr	r2, [pc, #44]	@ (8001e28 <PROTOCOL_RX_Callback+0x40>)
 8001dfc:	54d1      	strb	r1, [r2, r3]
	last_rx_tick = HAL_GetTick();
 8001dfe:	f001 ff81 	bl	8003d04 <HAL_GetTick>
 8001e02:	4603      	mov	r3, r0
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <PROTOCOL_RX_Callback+0x44>)
 8001e08:	801a      	strh	r2, [r3, #0]
	protocol_status = RX;
 8001e0a:	4b09      	ldr	r3, [pc, #36]	@ (8001e30 <PROTOCOL_RX_Callback+0x48>)
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001e10:	2201      	movs	r2, #1
 8001e12:	4904      	ldr	r1, [pc, #16]	@ (8001e24 <PROTOCOL_RX_Callback+0x3c>)
 8001e14:	4807      	ldr	r0, [pc, #28]	@ (8001e34 <PROTOCOL_RX_Callback+0x4c>)
 8001e16:	f008 fecf 	bl	800abb8 <HAL_UART_Receive_IT>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	24000534 	.word	0x24000534
 8001e24:	24000530 	.word	0x24000530
 8001e28:	2400033c 	.word	0x2400033c
 8001e2c:	24000538 	.word	0x24000538
 8001e30:	2400053a 	.word	0x2400053a
 8001e34:	2400053c 	.word	0x2400053c

08001e38 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
	if (protocol_status == FREE) {
 8001e3c:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <PROTOCOL_TX_Callback+0x24>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d108      	bne.n	8001e56 <PROTOCOL_TX_Callback+0x1e>
		protocol_status = WAITING;
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <PROTOCOL_TX_Callback+0x24>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
		send_tick = HAL_GetTick();
 8001e4a:	f001 ff5b 	bl	8003d04 <HAL_GetTick>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	4b03      	ldr	r3, [pc, #12]	@ (8001e60 <PROTOCOL_TX_Callback+0x28>)
 8001e54:	801a      	strh	r2, [r3, #0]
	}
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	2400053a 	.word	0x2400053a
 8001e60:	24000338 	.word	0x24000338

08001e64 <serial_ResetBuffers>:

void serial_ResetBuffers(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <serial_ResetBuffers+0x20>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <serial_ResetBuffers+0x24>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8001e74:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001e78:	2100      	movs	r1, #0
 8001e7a:	4804      	ldr	r0, [pc, #16]	@ (8001e8c <serial_ResetBuffers+0x28>)
 8001e7c:	f00c fb5a 	bl	800e534 <memset>
}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	24000530 	.word	0x24000530
 8001e88:	24000534 	.word	0x24000534
 8001e8c:	2400033c 	.word	0x2400033c

08001e90 <serial_SendCommand>:

uint8_t serial_SendCommand(char command[], char answer[], uint32_t timeout) {
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	f2ad 4d1c 	subw	sp, sp, #1052	@ 0x41c
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001e9c:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001ea0:	6018      	str	r0, [r3, #0]
 8001ea2:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001ea6:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001eaa:	6019      	str	r1, [r3, #0]
 8001eac:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001eb0:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8001eb4:	601a      	str	r2, [r3, #0]
	uint8_t ATisOK = 0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
	if(!is_connected)
 8001ebc:	4b47      	ldr	r3, [pc, #284]	@ (8001fdc <serial_SendCommand+0x14c>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d105      	bne.n	8001ed2 <serial_SendCommand+0x42>
	{
		ATisOK = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
		return ATisOK;
 8001ecc:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8001ed0:	e07e      	b.n	8001fd0 <serial_SendCommand+0x140>
	}

	send_tick = HAL_GetTick();
 8001ed2:	f001 ff17 	bl	8003d04 <HAL_GetTick>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	4b41      	ldr	r3, [pc, #260]	@ (8001fe0 <serial_SendCommand+0x150>)
 8001edc:	801a      	strh	r2, [r3, #0]

	serial_ResetBuffers();
 8001ede:	f7ff ffc1 	bl	8001e64 <serial_ResetBuffers>

	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	493f      	ldr	r1, [pc, #252]	@ (8001fe4 <serial_SendCommand+0x154>)
 8001ee6:	4840      	ldr	r0, [pc, #256]	@ (8001fe8 <serial_SendCommand+0x158>)
 8001ee8:	f008 fe66 	bl	800abb8 <HAL_UART_Receive_IT>

	uint8_t commandBuffer[1024] = { 0 };
 8001eec:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001ef0:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001efa:	461a      	mov	r2, r3
 8001efc:	2100      	movs	r1, #0
 8001efe:	f00c fb19 	bl	800e534 <memset>
	memcpy(commandBuffer, (uint8_t*) command, strlen(command) + 1);
 8001f02:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f06:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001f0a:	6818      	ldr	r0, [r3, #0]
 8001f0c:	f7fe fa38 	bl	8000380 <strlen>
 8001f10:	4603      	mov	r3, r0
 8001f12:	1c5a      	adds	r2, r3, #1
 8001f14:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f18:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001f1c:	f107 0010 	add.w	r0, r7, #16
 8001f20:	6819      	ldr	r1, [r3, #0]
 8001f22:	f00c fbac 	bl	800e67e <memcpy>

	uint32_t previousTick = HAL_GetTick();
 8001f26:	f001 feed 	bl	8003d04 <HAL_GetTick>
 8001f2a:	f8c7 0410 	str.w	r0, [r7, #1040]	@ 0x410
	while (!ATisOK && previousTick + timeout > HAL_GetTick()) {
 8001f2e:	e02f      	b.n	8001f90 <serial_SendCommand+0x100>

		if (HAL_GetTick() - last_send_at_timestamp >= SEND_AT_INTERVAL_MS) {
 8001f30:	f001 fee8 	bl	8003d04 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	4b2d      	ldr	r3, [pc, #180]	@ (8001fec <serial_SendCommand+0x15c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2232      	movs	r2, #50	@ 0x32
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d326      	bcc.n	8001f90 <serial_SendCommand+0x100>
			last_send_at_timestamp = HAL_GetTick();
 8001f42:	f001 fedf 	bl	8003d04 <HAL_GetTick>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4a28      	ldr	r2, [pc, #160]	@ (8001fec <serial_SendCommand+0x15c>)
 8001f4a:	6013      	str	r3, [r2, #0]

			if (protocol_status == FREE) {
 8001f4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <serial_SendCommand+0x160>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d107      	bne.n	8001f64 <serial_SendCommand+0xd4>
				HAL_UART_Transmit_IT(&huart_instance, commandBuffer,
 8001f54:	f107 0310 	add.w	r3, r7, #16
 8001f58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4822      	ldr	r0, [pc, #136]	@ (8001fe8 <serial_SendCommand+0x158>)
 8001f60:	f008 fd96 	bl	800aa90 <HAL_UART_Transmit_IT>
						sizeof(commandBuffer));
			}

			if (protocol_status >= WAITING) {
 8001f64:	4b22      	ldr	r3, [pc, #136]	@ (8001ff0 <serial_SendCommand+0x160>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d011      	beq.n	8001f90 <serial_SendCommand+0x100>
				if (protocol_status == RX) {
 8001f6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ff0 <serial_SendCommand+0x160>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d10d      	bne.n	8001f90 <serial_SendCommand+0x100>
					if (strstr((char*) PROTOCOL_RX_Buffer, answer)) {
 8001f74:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f78:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001f7c:	6819      	ldr	r1, [r3, #0]
 8001f7e:	481d      	ldr	r0, [pc, #116]	@ (8001ff4 <serial_SendCommand+0x164>)
 8001f80:	f00c fae0 	bl	800e544 <strstr>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d002      	beq.n	8001f90 <serial_SendCommand+0x100>
						ATisOK = 1;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
	while (!ATisOK && previousTick + timeout > HAL_GetTick()) {
 8001f90:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10c      	bne.n	8001fb2 <serial_SendCommand+0x122>
 8001f98:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f9c:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8001fa0:	f8d7 2410 	ldr.w	r2, [r7, #1040]	@ 0x410
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	18d4      	adds	r4, r2, r3
 8001fa8:	f001 feac 	bl	8003d04 <HAL_GetTick>
 8001fac:	4603      	mov	r3, r0
 8001fae:	429c      	cmp	r4, r3
 8001fb0:	d8be      	bhi.n	8001f30 <serial_SendCommand+0xa0>

		}
		//HAL_Delay(50);
	}

	protocol_status = FREE;
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff0 <serial_SendCommand+0x160>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]

	if (!ATisOK) {
 8001fb8:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d105      	bne.n	8001fcc <serial_SendCommand+0x13c>
		printf("\r\n");
 8001fc0:	480d      	ldr	r0, [pc, #52]	@ (8001ff8 <serial_SendCommand+0x168>)
 8001fc2:	f00c f951 	bl	800e268 <puts>
		printf("CMD Timeout... \r\n");
 8001fc6:	480d      	ldr	r0, [pc, #52]	@ (8001ffc <serial_SendCommand+0x16c>)
 8001fc8:	f00c f94e 	bl	800e268 <puts>
	}
	return ATisOK;
 8001fcc:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f207 471c 	addw	r7, r7, #1052	@ 0x41c
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd90      	pop	{r4, r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	240005d4 	.word	0x240005d4
 8001fe0:	24000338 	.word	0x24000338
 8001fe4:	24000530 	.word	0x24000530
 8001fe8:	2400053c 	.word	0x2400053c
 8001fec:	240005d0 	.word	0x240005d0
 8001ff0:	2400053a 	.word	0x2400053a
 8001ff4:	2400033c 	.word	0x2400033c
 8001ff8:	08010ea4 	.word	0x08010ea4
 8001ffc:	08010ea8 	.word	0x08010ea8

08002000 <serial_CheckConnection>:

void serial_CheckConnection(void){
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
	if(serial_SendCommand("AT","OK",1000))
 8002004:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002008:	4907      	ldr	r1, [pc, #28]	@ (8002028 <serial_CheckConnection+0x28>)
 800200a:	4808      	ldr	r0, [pc, #32]	@ (800202c <serial_CheckConnection+0x2c>)
 800200c:	f7ff ff40 	bl	8001e90 <serial_SendCommand>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <serial_CheckConnection+0x1e>
		is_connected = 1;
 8002016:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <serial_CheckConnection+0x30>)
 8002018:	2201      	movs	r2, #1
 800201a:	701a      	strb	r2, [r3, #0]
	else
		is_connected = 0;
}
 800201c:	e002      	b.n	8002024 <serial_CheckConnection+0x24>
		is_connected = 0;
 800201e:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <serial_CheckConnection+0x30>)
 8002020:	2200      	movs	r2, #0
 8002022:	701a      	strb	r2, [r3, #0]
}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}
 8002028:	08010ebc 	.word	0x08010ebc
 800202c:	08010ec0 	.word	0x08010ec0
 8002030:	240005d4 	.word	0x240005d4

08002034 <ENGINE_CalculateDeltaT>:
    TIM_CHANNEL_3,
    TIM_CHANNEL_4
};


static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d303      	bcc.n	800204e <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	e002      	b.n	8002054 <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	1ad3      	subs	r3, r2, r3
	}
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <ENGINE_CalculateAngle>:

static float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 8002060:	b084      	sub	sp, #16
 8002062:	b580      	push	{r7, lr}
 8002064:	b086      	sub	sp, #24
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800206e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float angular_velocity = 0;
 8002072:	f04f 0300 	mov.w	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
	float fixed_angle = 0;
 8002078:	f04f 0300 	mov.w	r3, #0
 800207c:	613b      	str	r3, [r7, #16]

	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 800207e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002082:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208a:	d906      	bls.n	800209a <ENGINE_CalculateAngle+0x3a>
 800208c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002090:	f083 0301 	eor.w	r3, r3, #1
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <ENGINE_CalculateAngle+0x40>
		return 0.0f;
 800209a:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8002140 <ENGINE_CalculateAngle+0xe0>
 800209e:	e043      	b.n	8002128 <ENGINE_CalculateAngle+0xc8>

	if (sensor.frequency_hz > 0) {
 80020a0:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80020a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ac:	dd3a      	ble.n	8002124 <ENGINE_CalculateAngle+0xc4>
		fixed_angle = (2.0f * M_PI) / sensor.tooths * sensor.pulse_count; //angulo por pulso * pulsos
 80020ae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80020b2:	ee07 3a90 	vmov	s15, r3
 80020b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80020ba:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8002138 <ENGINE_CalculateAngle+0xd8>
 80020be:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80020c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c4:	ee07 3a90 	vmov	s15, r3
 80020c8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80020cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80020d0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020d4:	edc7 7a04 	vstr	s15, [r7, #16]
		angular_velocity = 2.0f * M_PI * sensor.frequency_hz;
 80020d8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80020dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020e0:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 8002138 <ENGINE_CalculateAngle+0xd8>
 80020e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80020e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020ec:	edc7 7a05 	vstr	s15, [r7, #20]

		float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 80020f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020f2:	4619      	mov	r1, r3
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ff9d 	bl	8002034 <ENGINE_CalculateDeltaT>
 80020fa:	ee07 0a90 	vmov	s15, r0
 80020fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002102:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002144 <ENGINE_CalculateAngle+0xe4>
 8002106:	ee67 7a87 	vmul.f32	s15, s15, s14
 800210a:	edc7 7a03 	vstr	s15, [r7, #12]
				sensor.current_edge_time) * MICROS_TO_SECONDS;

		return fixed_angle + angular_velocity * dt_seconds;
 800210e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002112:	edd7 7a03 	vldr	s15, [r7, #12]
 8002116:	ee27 7a27 	vmul.f32	s14, s14, s15
 800211a:	edd7 7a04 	vldr	s15, [r7, #16]
 800211e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002122:	e001      	b.n	8002128 <ENGINE_CalculateAngle+0xc8>
	}
	return 0.0f;
 8002124:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8002140 <ENGINE_CalculateAngle+0xe0>
}
 8002128:	eeb0 0a67 	vmov.f32	s0, s15
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002134:	b004      	add	sp, #16
 8002136:	4770      	bx	lr
 8002138:	54442d18 	.word	0x54442d18
 800213c:	401921fb 	.word	0x401921fb
 8002140:	00000000 	.word	0x00000000
 8002144:	358637bd 	.word	0x358637bd

08002148 <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 8002148:	b084      	sub	sp, #16
 800214a:	b5b0      	push	{r4, r5, r7, lr}
 800214c:	b08e      	sub	sp, #56	@ 0x38
 800214e:	af0c      	add	r7, sp, #48	@ 0x30
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	f107 001c 	add.w	r0, r7, #28
 8002156:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	shafts.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 800215a:	466d      	mov	r5, sp
 800215c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002160:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002162:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002164:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002166:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002168:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800216c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002170:	f107 031c 	add.w	r3, r7, #28
 8002174:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ff72 	bl	8002060 <ENGINE_CalculateAngle>
 800217c:	eef0 7a40 	vmov.f32	s15, s0
 8002180:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002184:	ee17 2a90 	vmov	r2, s15
 8002188:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <ENGINE_VR_OutputCompareCallback+0x84>)
 800218a:	601a      	str	r2, [r3, #0]
	shafts.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 800218c:	466d      	mov	r5, sp
 800218e:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8002192:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002194:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002196:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002198:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800219a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800219e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80021a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f7ff ff59 	bl	8002060 <ENGINE_CalculateAngle>
 80021ae:	eef0 7a40 	vmov.f32	s15, s0
 80021b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021b6:	ee17 2a90 	vmov	r2, s15
 80021ba:	4b04      	ldr	r3, [pc, #16]	@ (80021cc <ENGINE_VR_OutputCompareCallback+0x84>)
 80021bc:	605a      	str	r2, [r3, #4]
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80021c8:	b004      	add	sp, #16
 80021ca:	4770      	bx	lr
 80021cc:	240005f8 	.word	0x240005f8

080021d0 <ENGINE_Injector_OutputCompareCallback>:
		HAL_TIM_PWM_Stop(&htim1, injector[i]);
		injector_state[i].isArmed = 0;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	e034      	b.n	8002248 <ENGINE_Injector_OutputCompareCallback+0x78>
		if (injector_state[i].isActive) {
 80021de:	4a1e      	ldr	r2, [pc, #120]	@ (8002258 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	4413      	add	r3, r2
 80021e6:	78db      	ldrb	r3, [r3, #3]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d02a      	beq.n	8002242 <ENGINE_Injector_OutputCompareCallback+0x72>

			uint32_t elapsed_time = ENGINE_CalculateDeltaT(current_time,
 80021ec:	4a1a      	ldr	r2, [pc, #104]	@ (8002258 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	4413      	add	r3, r2
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	4619      	mov	r1, r3
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7ff ff1b 	bl	8002034 <ENGINE_CalculateDeltaT>
 80021fe:	60b8      	str	r0, [r7, #8]
					injector_state[i].pulse_start_time);
			if (elapsed_time >= injector_state[i].pulse_width_us) {
 8002200:	4a15      	ldr	r2, [pc, #84]	@ (8002258 <ENGINE_Injector_OutputCompareCallback+0x88>)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8002208:	461a      	mov	r2, r3
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	4293      	cmp	r3, r2
 800220e:	d318      	bcc.n	8002242 <ENGINE_Injector_OutputCompareCallback+0x72>
				HAL_TIM_PWM_Stop(&htim1, injector[i]);
 8002210:	4a12      	ldr	r2, [pc, #72]	@ (800225c <ENGINE_Injector_OutputCompareCallback+0x8c>)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002218:	4619      	mov	r1, r3
 800221a:	4811      	ldr	r0, [pc, #68]	@ (8002260 <ENGINE_Injector_OutputCompareCallback+0x90>)
 800221c:	f006 fdf8 	bl	8008e10 <HAL_TIM_PWM_Stop>
				injector_state[i].isActive = 0;
 8002220:	4a0d      	ldr	r2, [pc, #52]	@ (8002258 <ENGINE_Injector_OutputCompareCallback+0x88>)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	4413      	add	r3, r2
 8002228:	2200      	movs	r2, #0
 800222a:	70da      	strb	r2, [r3, #3]
				injector_state[i].pulse_start_time = 0;
 800222c:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <ENGINE_Injector_OutputCompareCallback+0x88>)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	4413      	add	r3, r2
 8002234:	2200      	movs	r2, #0
 8002236:	605a      	str	r2, [r3, #4]
				injector_state[i].pulse_width_us = 0;
 8002238:	4a07      	ldr	r2, [pc, #28]	@ (8002258 <ENGINE_Injector_OutputCompareCallback+0x88>)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2100      	movs	r1, #0
 800223e:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	for (int i = 0; i < 4; i++) {
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	3301      	adds	r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2b03      	cmp	r3, #3
 800224c:	ddc7      	ble.n	80021de <ENGINE_Injector_OutputCompareCallback+0xe>
			}

		}
	}
}
 800224e:	bf00      	nop
 8002250:	bf00      	nop
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	240005d8 	.word	0x240005d8
 800225c:	080110b4 	.word	0x080110b4
 8002260:	240006a8 	.word	0x240006a8

08002264 <ENGINE_Ignition_OutputCompareCallback>:


void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]

}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == CKP_ACTIVE_CHANNEL) {
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	7f1b      	ldrb	r3, [r3, #28]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d102      	bne.n	800228e <HAL_TIM_IC_CaptureCallback+0x16>
		VR_InputCaptureCallback(SENSOR_CKP);
 8002288:	2000      	movs	r0, #0
 800228a:	f7fe fc4b 	bl	8000b24 <VR_InputCaptureCallback>
	}
	if (htim->Channel == CMP_ACTIVE_CHANNEL) {
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	7f1b      	ldrb	r3, [r3, #28]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d102      	bne.n	800229c <HAL_TIM_IC_CaptureCallback+0x24>
		VR_InputCaptureCallback(SENSOR_CMP);
 8002296:	2001      	movs	r0, #1
 8002298:	f7fe fc44 	bl	8000b24 <VR_InputCaptureCallback>
	}
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022a6:	b0a3      	sub	sp, #140	@ 0x8c
 80022a8:	af1a      	add	r7, sp, #104	@ 0x68
 80022aa:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a30      	ldr	r2, [pc, #192]	@ (8002374 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d12c      	bne.n	8002310 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7f1b      	ldrb	r3, [r3, #28]
 80022ba:	2b04      	cmp	r3, #4
 80022bc:	d128      	bne.n	8002310 <HAL_TIM_OC_DelayElapsedCallback+0x6c>
    {
        uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c4:	61fb      	str	r3, [r7, #28]

        ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 80022c6:	4e2c      	ldr	r6, [pc, #176]	@ (8002378 <HAL_TIM_OC_DelayElapsedCallback+0xd4>)
 80022c8:	4b2c      	ldr	r3, [pc, #176]	@ (800237c <HAL_TIM_OC_DelayElapsedCallback+0xd8>)
 80022ca:	ac0b      	add	r4, sp, #44	@ 0x2c
 80022cc:	461d      	mov	r5, r3
 80022ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022da:	e895 0003 	ldmia.w	r5, {r0, r1}
 80022de:	e884 0003 	stmia.w	r4, {r0, r1}
 80022e2:	466d      	mov	r5, sp
 80022e4:	f106 040c 	add.w	r4, r6, #12
 80022e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022f0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80022f4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80022f8:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80022fc:	69f8      	ldr	r0, [r7, #28]
 80022fe:	f7ff ff23 	bl	8002148 <ENGINE_VR_OutputCompareCallback>

        uint32_t next_compare = current_time + 10;
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	330a      	adds	r3, #10
 8002306:	61bb      	str	r3, [r7, #24]
        __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1a      	ldr	r2, [pc, #104]	@ (8002380 <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d111      	bne.n	800233e <HAL_TIM_OC_DelayElapsedCallback+0x9a>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	7f1b      	ldrb	r3, [r3, #28]
 800231e:	2b10      	cmp	r3, #16
 8002320:	d10d      	bne.n	800233e <HAL_TIM_OC_DelayElapsedCallback+0x9a>
    {
        uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002328:	617b      	str	r3, [r7, #20]

        ENGINE_Injector_OutputCompareCallback(current_time);
 800232a:	6978      	ldr	r0, [r7, #20]
 800232c:	f7ff ff50 	bl	80021d0 <ENGINE_Injector_OutputCompareCallback>

        uint32_t next_compare = current_time + 10;
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	330a      	adds	r3, #10
 8002334:	613b      	str	r3, [r7, #16]
        __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a0f      	ldr	r2, [pc, #60]	@ (8002380 <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d111      	bne.n	800236c <HAL_TIM_OC_DelayElapsedCallback+0xc8>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7f1b      	ldrb	r3, [r3, #28]
 800234c:	2b20      	cmp	r3, #32
 800234e:	d10d      	bne.n	800236c <HAL_TIM_OC_DelayElapsedCallback+0xc8>
    {
        uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002356:	60fb      	str	r3, [r7, #12]

        ENGINE_Ignition_OutputCompareCallback(current_time);
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f7ff ff83 	bl	8002264 <ENGINE_Ignition_OutputCompareCallback>

        uint32_t next_compare = current_time + 10;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	330a      	adds	r3, #10
 8002362:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68ba      	ldr	r2, [r7, #8]
 800236a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
}
 800236c:	bf00      	nop
 800236e:	3724      	adds	r7, #36	@ 0x24
 8002370:	46bd      	mov	sp, r7
 8002372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002374:	40000c00 	.word	0x40000c00
 8002378:	240002c8 	.word	0x240002c8
 800237c:	24000300 	.word	0x24000300
 8002380:	40010000 	.word	0x40010000

08002384 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
	char smallBuf[16];  // Buffer pequeno para conversões
	uint8_t devices_found = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 8002390:	481e      	ldr	r0, [pc, #120]	@ (800240c <I2C_Scanner+0x88>)
 8002392:	f00b ff69 	bl	800e268 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 8002396:	2301      	movs	r3, #1
 8002398:	77bb      	strb	r3, [r7, #30]
 800239a:	e020      	b.n	80023de <I2C_Scanner+0x5a>
		/* O HAL usa o endereço deslocado (shifted) à esquerda */
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 800239c:	7fbb      	ldrb	r3, [r7, #30]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	b299      	uxth	r1, r3
 80023a4:	230a      	movs	r3, #10
 80023a6:	2202      	movs	r2, #2
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f003 f82d 	bl	8005408 <HAL_I2C_IsDeviceReady>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d111      	bne.n	80023d8 <I2C_Scanner+0x54>
				== HAL_OK) {

			// Converte endereço 7-bit para hexadecimal
			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 80023b4:	7fbb      	ldrb	r3, [r7, #30]
 80023b6:	f107 000c 	add.w	r0, r7, #12
 80023ba:	4a15      	ldr	r2, [pc, #84]	@ (8002410 <I2C_Scanner+0x8c>)
 80023bc:	2110      	movs	r1, #16
 80023be:	f00b ff5b 	bl	800e278 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 80023c2:	7fbb      	ldrb	r3, [r7, #30]
 80023c4:	005a      	lsls	r2, r3, #1
 80023c6:	f107 030c 	add.w	r3, r7, #12
 80023ca:	4619      	mov	r1, r3
 80023cc:	4811      	ldr	r0, [pc, #68]	@ (8002414 <I2C_Scanner+0x90>)
 80023ce:	f00b fee3 	bl	800e198 <iprintf>
					addr << 1);

			devices_found++;
 80023d2:	7ffb      	ldrb	r3, [r7, #31]
 80023d4:	3301      	adds	r3, #1
 80023d6:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 80023d8:	7fbb      	ldrb	r3, [r7, #30]
 80023da:	3301      	adds	r3, #1
 80023dc:	77bb      	strb	r3, [r7, #30]
 80023de:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	dada      	bge.n	800239c <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 80023e6:	7ffb      	ldrb	r3, [r7, #31]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d103      	bne.n	80023f4 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 80023ec:	480a      	ldr	r0, [pc, #40]	@ (8002418 <I2C_Scanner+0x94>)
 80023ee:	f00b ff3b 	bl	800e268 <puts>
 80023f2:	e004      	b.n	80023fe <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 80023f4:	7ffb      	ldrb	r3, [r7, #31]
 80023f6:	4619      	mov	r1, r3
 80023f8:	4808      	ldr	r0, [pc, #32]	@ (800241c <I2C_Scanner+0x98>)
 80023fa:	f00b fecd 	bl	800e198 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 80023fe:	4808      	ldr	r0, [pc, #32]	@ (8002420 <I2C_Scanner+0x9c>)
 8002400:	f00b ff32 	bl	800e268 <puts>
}
 8002404:	bf00      	nop
 8002406:	3720      	adds	r7, #32
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	08010ec4 	.word	0x08010ec4
 8002410:	08010ee0 	.word	0x08010ee0
 8002414:	08010ee8 	.word	0x08010ee8
 8002418:	08010f10 	.word	0x08010f10
 800241c:	08010f28 	.word	0x08010f28
 8002420:	08010f44 	.word	0x08010f44

08002424 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b08a      	sub	sp, #40	@ 0x28
 8002428:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 800242a:	f7ff fcb9 	bl	8001da0 <cJSON_CreateObject>
 800242e:	61f8      	str	r0, [r7, #28]

	if (root == NULL) {
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <ADC_GenerateJSON+0x16>
		return NULL;
 8002436:	2300      	movs	r3, #0
 8002438:	e0a8      	b.n	800258c <ADC_GenerateJSON+0x168>
	}

	// Array para ADC U16
	cJSON *adc_u16_array = cJSON_CreateArray();
 800243a:	f7ff fc9d 	bl	8001d78 <cJSON_CreateArray>
 800243e:	61b8      	str	r0, [r7, #24]
	for (int i = 0; i < 8; i++) {
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
 8002444:	e032      	b.n	80024ac <ADC_GenerateJSON+0x88>
		cJSON *sensor = cJSON_CreateObject();
 8002446:	f7ff fcab 	bl	8001da0 <cJSON_CreateObject>
 800244a:	6038      	str	r0, [r7, #0]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 800244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244e:	b2db      	uxtb	r3, r3
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fae7 	bl	8000a24 <AD7998_U16_GetSensorName>
 8002456:	4603      	mov	r3, r0
 8002458:	461a      	mov	r2, r3
 800245a:	494e      	ldr	r1, [pc, #312]	@ (8002594 <ADC_GenerateJSON+0x170>)
 800245c:	6838      	ldr	r0, [r7, #0]
 800245e:	f7ff fbf7 	bl	8001c50 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 8002462:	4a4d      	ldr	r2, [pc, #308]	@ (8002598 <ADC_GenerateJSON+0x174>)
 8002464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002466:	3304      	adds	r3, #4
 8002468:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002474:	eeb0 0b47 	vmov.f64	d0, d7
 8002478:	4948      	ldr	r1, [pc, #288]	@ (800259c <ADC_GenerateJSON+0x178>)
 800247a:	6838      	ldr	r0, [r7, #0]
 800247c:	f7ff fbc4 	bl	8001c08 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u16.voltages[i]);
 8002480:	4a45      	ldr	r2, [pc, #276]	@ (8002598 <ADC_GenerateJSON+0x174>)
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002484:	3306      	adds	r3, #6
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	edd3 7a00 	vldr	s15, [r3]
 800248e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002492:	eeb0 0b47 	vmov.f64	d0, d7
 8002496:	4942      	ldr	r1, [pc, #264]	@ (80025a0 <ADC_GenerateJSON+0x17c>)
 8002498:	6838      	ldr	r0, [r7, #0]
 800249a:	f7ff fbb5 	bl	8001c08 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u16_array, sensor);
 800249e:	6839      	ldr	r1, [r7, #0]
 80024a0:	69b8      	ldr	r0, [r7, #24]
 80024a2:	f7ff fb2c 	bl	8001afe <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 80024a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a8:	3301      	adds	r3, #1
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	2b07      	cmp	r3, #7
 80024b0:	ddc9      	ble.n	8002446 <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	493b      	ldr	r1, [pc, #236]	@ (80025a4 <ADC_GenerateJSON+0x180>)
 80024b6:	69f8      	ldr	r0, [r7, #28]
 80024b8:	f7ff fb90 	bl	8001bdc <cJSON_AddItemToObject>

	// Array para ADC U17
	cJSON *adc_u17_array = cJSON_CreateArray();
 80024bc:	f7ff fc5c 	bl	8001d78 <cJSON_CreateArray>
 80024c0:	6178      	str	r0, [r7, #20]
	for (int i = 0; i < 8; i++) {
 80024c2:	2300      	movs	r3, #0
 80024c4:	623b      	str	r3, [r7, #32]
 80024c6:	e032      	b.n	800252e <ADC_GenerateJSON+0x10a>
		cJSON *sensor = cJSON_CreateObject();
 80024c8:	f7ff fc6a 	bl	8001da0 <cJSON_CreateObject>
 80024cc:	6078      	str	r0, [r7, #4]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7fe fabe 	bl	8000a54 <AD7998_U17_GetSensorName>
 80024d8:	4603      	mov	r3, r0
 80024da:	461a      	mov	r2, r3
 80024dc:	492d      	ldr	r1, [pc, #180]	@ (8002594 <ADC_GenerateJSON+0x170>)
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff fbb6 	bl	8001c50 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 80024e4:	4a30      	ldr	r2, [pc, #192]	@ (80025a8 <ADC_GenerateJSON+0x184>)
 80024e6:	6a3b      	ldr	r3, [r7, #32]
 80024e8:	3304      	adds	r3, #4
 80024ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024ee:	ee07 3a90 	vmov	s15, r3
 80024f2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80024f6:	eeb0 0b47 	vmov.f64	d0, d7
 80024fa:	4928      	ldr	r1, [pc, #160]	@ (800259c <ADC_GenerateJSON+0x178>)
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff fb83 	bl	8001c08 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u17.voltages[i]);
 8002502:	4a29      	ldr	r2, [pc, #164]	@ (80025a8 <ADC_GenerateJSON+0x184>)
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	3306      	adds	r3, #6
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4413      	add	r3, r2
 800250c:	edd3 7a00 	vldr	s15, [r3]
 8002510:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002514:	eeb0 0b47 	vmov.f64	d0, d7
 8002518:	4921      	ldr	r1, [pc, #132]	@ (80025a0 <ADC_GenerateJSON+0x17c>)
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fb74 	bl	8001c08 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u17_array, sensor);
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	6978      	ldr	r0, [r7, #20]
 8002524:	f7ff faeb 	bl	8001afe <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	3301      	adds	r3, #1
 800252c:	623b      	str	r3, [r7, #32]
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	2b07      	cmp	r3, #7
 8002532:	ddc9      	ble.n	80024c8 <ADC_GenerateJSON+0xa4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 8002534:	697a      	ldr	r2, [r7, #20]
 8002536:	491d      	ldr	r1, [pc, #116]	@ (80025ac <ADC_GenerateJSON+0x188>)
 8002538:	69f8      	ldr	r0, [r7, #28]
 800253a:	f7ff fb4f 	bl	8001bdc <cJSON_AddItemToObject>

	// Converte para string
	char *json_string = cJSON_PrintUnformatted(root);
 800253e:	69f8      	ldr	r0, [r7, #28]
 8002540:	f7fe fffe 	bl	8001540 <cJSON_PrintUnformatted>
 8002544:	6138      	str	r0, [r7, #16]

	// Adiciona o prefixo "ADCVALUES:"
	if (json_string != NULL) {
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d01b      	beq.n	8002584 <ADC_GenerateJSON+0x160>
		size_t total_len = strlen(json_string) + 1;
 800254c:	6938      	ldr	r0, [r7, #16]
 800254e:	f7fd ff17 	bl	8000380 <strlen>
 8002552:	4603      	mov	r3, r0
 8002554:	3301      	adds	r3, #1
 8002556:	60fb      	str	r3, [r7, #12]
		char *final_string = (char*) malloc(total_len);
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f00b f831 	bl	800d5c0 <malloc>
 800255e:	4603      	mov	r3, r0
 8002560:	60bb      	str	r3, [r7, #8]
		if (final_string != NULL) {
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d005      	beq.n	8002574 <ADC_GenerateJSON+0x150>
			snprintf(final_string, total_len, "%s", json_string);
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	4a11      	ldr	r2, [pc, #68]	@ (80025b0 <ADC_GenerateJSON+0x18c>)
 800256c:	68f9      	ldr	r1, [r7, #12]
 800256e:	68b8      	ldr	r0, [r7, #8]
 8002570:	f00b fe82 	bl	800e278 <sniprintf>
		}
		cJSON_free(json_string);
 8002574:	6938      	ldr	r0, [r7, #16]
 8002576:	f7ff fc27 	bl	8001dc8 <cJSON_free>
		cJSON_Delete(root);
 800257a:	69f8      	ldr	r0, [r7, #28]
 800257c:	f7fe fbe0 	bl	8000d40 <cJSON_Delete>
		return final_string;
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	e003      	b.n	800258c <ADC_GenerateJSON+0x168>
	}

	cJSON_Delete(root);
 8002584:	69f8      	ldr	r0, [r7, #28]
 8002586:	f7fe fbdb 	bl	8000d40 <cJSON_Delete>
	return NULL;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3728      	adds	r7, #40	@ 0x28
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	08010f5c 	.word	0x08010f5c
 8002598:	24000240 	.word	0x24000240
 800259c:	08010f64 	.word	0x08010f64
 80025a0:	08010f68 	.word	0x08010f68
 80025a4:	08010f70 	.word	0x08010f70
 80025a8:	24000284 	.word	0x24000284
 80025ac:	08010f78 	.word	0x08010f78
 80025b0:	08010f80 	.word	0x08010f80

080025b4 <VR_GenerateJSON>:

char* VR_GenerateJSON(void) {
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
    cJSON *root = cJSON_CreateObject();
 80025ba:	f7ff fbf1 	bl	8001da0 <cJSON_CreateObject>
 80025be:	6178      	str	r0, [r7, #20]
    if (root == NULL) {
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <VR_GenerateJSON+0x16>
        return NULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e0b5      	b.n	8002736 <VR_GenerateJSON+0x182>
    }

    cJSON *ckp = cJSON_CreateObject();
 80025ca:	f7ff fbe9 	bl	8001da0 <cJSON_CreateObject>
 80025ce:	6138      	str	r0, [r7, #16]
    cJSON *cmp = cJSON_CreateObject();
 80025d0:	f7ff fbe6 	bl	8001da0 <cJSON_CreateObject>
 80025d4:	60f8      	str	r0, [r7, #12]
    if (ckp == NULL || cmp == NULL) {
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d002      	beq.n	80025e2 <VR_GenerateJSON+0x2e>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d104      	bne.n	80025ec <VR_GenerateJSON+0x38>
        cJSON_Delete(root);
 80025e2:	6978      	ldr	r0, [r7, #20]
 80025e4:	f7fe fbac 	bl	8000d40 <cJSON_Delete>
        return NULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	e0a4      	b.n	8002736 <VR_GenerateJSON+0x182>
    }

    cJSON_AddNumberToObject(ckp, "rpm", ckp_sensor.rpm);
 80025ec:	4b54      	ldr	r3, [pc, #336]	@ (8002740 <VR_GenerateJSON+0x18c>)
 80025ee:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80025f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025f6:	eeb0 0b47 	vmov.f64	d0, d7
 80025fa:	4952      	ldr	r1, [pc, #328]	@ (8002744 <VR_GenerateJSON+0x190>)
 80025fc:	6938      	ldr	r0, [r7, #16]
 80025fe:	f7ff fb03 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(ckp, "freq", ckp_sensor.frequency_hz);
 8002602:	4b4f      	ldr	r3, [pc, #316]	@ (8002740 <VR_GenerateJSON+0x18c>)
 8002604:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002608:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800260c:	eeb0 0b47 	vmov.f64	d0, d7
 8002610:	494d      	ldr	r1, [pc, #308]	@ (8002748 <VR_GenerateJSON+0x194>)
 8002612:	6938      	ldr	r0, [r7, #16]
 8002614:	f7ff faf8 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 8002618:	4b49      	ldr	r3, [pc, #292]	@ (8002740 <VR_GenerateJSON+0x18c>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	ee07 3a90 	vmov	s15, r3
 8002620:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002624:	eeb0 0b47 	vmov.f64	d0, d7
 8002628:	4948      	ldr	r1, [pc, #288]	@ (800274c <VR_GenerateJSON+0x198>)
 800262a:	6938      	ldr	r0, [r7, #16]
 800262c:	f7ff faec 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 8002630:	4b43      	ldr	r3, [pc, #268]	@ (8002740 <VR_GenerateJSON+0x18c>)
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	ee07 3a90 	vmov	s15, r3
 8002638:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800263c:	eeb0 0b47 	vmov.f64	d0, d7
 8002640:	4943      	ldr	r1, [pc, #268]	@ (8002750 <VR_GenerateJSON+0x19c>)
 8002642:	6938      	ldr	r0, [r7, #16]
 8002644:	f7ff fae0 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(ckp, "period", ckp_sensor.period);
 8002648:	4b3d      	ldr	r3, [pc, #244]	@ (8002740 <VR_GenerateJSON+0x18c>)
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	ee07 3a90 	vmov	s15, r3
 8002650:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002654:	eeb0 0b47 	vmov.f64	d0, d7
 8002658:	493e      	ldr	r1, [pc, #248]	@ (8002754 <VR_GenerateJSON+0x1a0>)
 800265a:	6938      	ldr	r0, [r7, #16]
 800265c:	f7ff fad4 	bl	8001c08 <cJSON_AddNumberToObject>

    cJSON_AddNumberToObject(cmp, "rpm", cmp_sensor.rpm);
 8002660:	4b3d      	ldr	r3, [pc, #244]	@ (8002758 <VR_GenerateJSON+0x1a4>)
 8002662:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002666:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800266a:	eeb0 0b47 	vmov.f64	d0, d7
 800266e:	4935      	ldr	r1, [pc, #212]	@ (8002744 <VR_GenerateJSON+0x190>)
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f7ff fac9 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(cmp, "freq", cmp_sensor.frequency_hz);
 8002676:	4b38      	ldr	r3, [pc, #224]	@ (8002758 <VR_GenerateJSON+0x1a4>)
 8002678:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800267c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002680:	eeb0 0b47 	vmov.f64	d0, d7
 8002684:	4930      	ldr	r1, [pc, #192]	@ (8002748 <VR_GenerateJSON+0x194>)
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f7ff fabe 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 800268c:	4b32      	ldr	r3, [pc, #200]	@ (8002758 <VR_GenerateJSON+0x1a4>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	ee07 3a90 	vmov	s15, r3
 8002694:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002698:	eeb0 0b47 	vmov.f64	d0, d7
 800269c:	492b      	ldr	r1, [pc, #172]	@ (800274c <VR_GenerateJSON+0x198>)
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f7ff fab2 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 80026a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002758 <VR_GenerateJSON+0x1a4>)
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	ee07 3a90 	vmov	s15, r3
 80026ac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80026b0:	eeb0 0b47 	vmov.f64	d0, d7
 80026b4:	4926      	ldr	r1, [pc, #152]	@ (8002750 <VR_GenerateJSON+0x19c>)
 80026b6:	68f8      	ldr	r0, [r7, #12]
 80026b8:	f7ff faa6 	bl	8001c08 <cJSON_AddNumberToObject>
    cJSON_AddNumberToObject(cmp, "period", cmp_sensor.period);
 80026bc:	4b26      	ldr	r3, [pc, #152]	@ (8002758 <VR_GenerateJSON+0x1a4>)
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	ee07 3a90 	vmov	s15, r3
 80026c4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80026c8:	eeb0 0b47 	vmov.f64	d0, d7
 80026cc:	4921      	ldr	r1, [pc, #132]	@ (8002754 <VR_GenerateJSON+0x1a0>)
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f7ff fa9a 	bl	8001c08 <cJSON_AddNumberToObject>

    cJSON_AddItemToObject(root, "ckp", ckp);
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	4921      	ldr	r1, [pc, #132]	@ (800275c <VR_GenerateJSON+0x1a8>)
 80026d8:	6978      	ldr	r0, [r7, #20]
 80026da:	f7ff fa7f 	bl	8001bdc <cJSON_AddItemToObject>
    cJSON_AddItemToObject(root, "cmp", cmp);
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	491f      	ldr	r1, [pc, #124]	@ (8002760 <VR_GenerateJSON+0x1ac>)
 80026e2:	6978      	ldr	r0, [r7, #20]
 80026e4:	f7ff fa7a 	bl	8001bdc <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80026e8:	6978      	ldr	r0, [r7, #20]
 80026ea:	f7fe ff29 	bl	8001540 <cJSON_PrintUnformatted>
 80026ee:	60b8      	str	r0, [r7, #8]

	if (json_string != NULL) {
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d01b      	beq.n	800272e <VR_GenerateJSON+0x17a>
		size_t total_len = strlen(json_string) + 1;
 80026f6:	68b8      	ldr	r0, [r7, #8]
 80026f8:	f7fd fe42 	bl	8000380 <strlen>
 80026fc:	4603      	mov	r3, r0
 80026fe:	3301      	adds	r3, #1
 8002700:	607b      	str	r3, [r7, #4]
		char *final_string = (char*) malloc(total_len);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f00a ff5c 	bl	800d5c0 <malloc>
 8002708:	4603      	mov	r3, r0
 800270a:	603b      	str	r3, [r7, #0]
		if (final_string != NULL) {
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d005      	beq.n	800271e <VR_GenerateJSON+0x16a>
			snprintf(final_string, total_len, "%s", json_string);
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	4a13      	ldr	r2, [pc, #76]	@ (8002764 <VR_GenerateJSON+0x1b0>)
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	6838      	ldr	r0, [r7, #0]
 800271a:	f00b fdad 	bl	800e278 <sniprintf>
		}
		cJSON_free(json_string);
 800271e:	68b8      	ldr	r0, [r7, #8]
 8002720:	f7ff fb52 	bl	8001dc8 <cJSON_free>
		cJSON_Delete(root);
 8002724:	6978      	ldr	r0, [r7, #20]
 8002726:	f7fe fb0b 	bl	8000d40 <cJSON_Delete>
		return final_string;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	e003      	b.n	8002736 <VR_GenerateJSON+0x182>
	}

	cJSON_Delete(root);
 800272e:	6978      	ldr	r0, [r7, #20]
 8002730:	f7fe fb06 	bl	8000d40 <cJSON_Delete>
	return NULL;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	240002c8 	.word	0x240002c8
 8002744:	08010f84 	.word	0x08010f84
 8002748:	08010f88 	.word	0x08010f88
 800274c:	08010f90 	.word	0x08010f90
 8002750:	08010f98 	.word	0x08010f98
 8002754:	08010fa4 	.word	0x08010fa4
 8002758:	24000300 	.word	0x24000300
 800275c:	08010fac 	.word	0x08010fac
 8002760:	08010fb0 	.word	0x08010fb0
 8002764:	08010f80 	.word	0x08010f80

08002768 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 800276c:	f7fe f8fe 	bl	800096c <AD7998_U16_ReadAllChannels>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 8002776:	4807      	ldr	r0, [pc, #28]	@ (8002794 <ADC_Read_Cycle+0x2c>)
 8002778:	f00b fd76 	bl	800e268 <puts>
		return;
 800277c:	e008      	b.n	8002790 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 800277e:	f7fe f923 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d003      	beq.n	8002790 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 8002788:	4803      	ldr	r0, [pc, #12]	@ (8002798 <ADC_Read_Cycle+0x30>)
 800278a:	f00b fd6d 	bl	800e268 <puts>
		return;
 800278e:	bf00      	nop
	}
}
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	08010fb4 	.word	0x08010fb4
 8002798:	08010fcc 	.word	0x08010fcc

0800279c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80027a2:	f000 fd75 	bl	8003290 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027a6:	f001 fa27 	bl	8003bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027aa:	f000 f8cb 	bl	8002944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027ae:	f000 fc8d 	bl	80030cc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80027b2:	f000 fc3f 	bl	8003034 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80027b6:	f000 f941 	bl	8002a3c <MX_I2C1_Init>
  MX_I2C2_Init();
 80027ba:	f000 f97f 	bl	8002abc <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80027be:	f000 fbed 	bl	8002f9c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80027c2:	f000 fb47 	bl	8002e54 <MX_TIM5_Init>
  MX_TIM4_Init();
 80027c6:	f000 faad 	bl	8002d24 <MX_TIM4_Init>
  MX_TIM1_Init();
 80027ca:	f000 f9b7 	bl	8002b3c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 80027ce:	484b      	ldr	r0, [pc, #300]	@ (80028fc <main+0x160>)
 80027d0:	f7ff fdd8 	bl	8002384 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 80027d4:	484a      	ldr	r0, [pc, #296]	@ (8002900 <main+0x164>)
 80027d6:	f7ff fdd5 	bl	8002384 <I2C_Scanner>

	TIM1_Init_Config();
 80027da:	f000 fcbf 	bl	800315c <TIM1_Init_Config>
	TIM4_Init_Config();
 80027de:	f000 fce9 	bl	80031b4 <TIM4_Init_Config>
	TIM5_Init_Config();
 80027e2:	f000 fd01 	bl	80031e8 <TIM5_Init_Config>

	//Protocolo de Software Desktop
	huart_instance = huart1;
 80027e6:	4a47      	ldr	r2, [pc, #284]	@ (8002904 <main+0x168>)
 80027e8:	4b47      	ldr	r3, [pc, #284]	@ (8002908 <main+0x16c>)
 80027ea:	4610      	mov	r0, r2
 80027ec:	4619      	mov	r1, r3
 80027ee:	2394      	movs	r3, #148	@ 0x94
 80027f0:	461a      	mov	r2, r3
 80027f2:	f00b ff44 	bl	800e67e <memcpy>

	serial_ResetBuffers();
 80027f6:	f7ff fb35 	bl	8001e64 <serial_ResetBuffers>
	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 80027fa:	2201      	movs	r2, #1
 80027fc:	4943      	ldr	r1, [pc, #268]	@ (800290c <main+0x170>)
 80027fe:	4841      	ldr	r0, [pc, #260]	@ (8002904 <main+0x168>)
 8002800:	f008 f9da 	bl	800abb8 <HAL_UART_Receive_IT>

	serial_CheckConnection();
 8002804:	f7ff fbfc 	bl	8002000 <serial_CheckConnection>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 8002808:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8002910 <main+0x174>
 800280c:	483c      	ldr	r0, [pc, #240]	@ (8002900 <main+0x164>)
 800280e:	f7fe f81b 	bl	8000848 <AD7998_Init>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <main+0x82>
		printf("Failed to initialize ADCs!\r\n");
 8002818:	483e      	ldr	r0, [pc, #248]	@ (8002914 <main+0x178>)
 800281a:	f00b fd25 	bl	800e268 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 800281e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002822:	2101      	movs	r1, #1
 8002824:	203a      	movs	r0, #58	@ 0x3a
 8002826:	f7fe f92d 	bl	8000a84 <VR_Init>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d103      	bne.n	8002838 <main+0x9c>
		printf("Sensores VR inicializados com sucesso!\r\n");
 8002830:	4839      	ldr	r0, [pc, #228]	@ (8002918 <main+0x17c>)
 8002832:	f00b fd19 	bl	800e268 <puts>
 8002836:	e002      	b.n	800283e <main+0xa2>
	} else
		printf("Erro ao iniciar os sensores VR!\r\n");
 8002838:	4838      	ldr	r0, [pc, #224]	@ (800291c <main+0x180>)
 800283a:	f00b fd15 	bl	800e268 <puts>

	printf("\r\n");
 800283e:	4838      	ldr	r0, [pc, #224]	@ (8002920 <main+0x184>)
 8002840:	f00b fd12 	bl	800e268 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 8002844:	f001 fa5e 	bl	8003d04 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	4b36      	ldr	r3, [pc, #216]	@ (8002924 <main+0x188>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b04      	cmp	r3, #4
 8002852:	d906      	bls.n	8002862 <main+0xc6>
			last_ADC_read = HAL_GetTick();
 8002854:	f001 fa56 	bl	8003d04 <HAL_GetTick>
 8002858:	4603      	mov	r3, r0
 800285a:	4a32      	ldr	r2, [pc, #200]	@ (8002924 <main+0x188>)
 800285c:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 800285e:	f7ff ff83 	bl	8002768 <ADC_Read_Cycle>
		}

		static uint32_t last_vr_send = 0;
		if (HAL_GetTick() - last_vr_send >= 1000) {
 8002862:	f001 fa4f 	bl	8003d04 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	4b2f      	ldr	r3, [pc, #188]	@ (8002928 <main+0x18c>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002872:	d31b      	bcc.n	80028ac <main+0x110>
			last_vr_send = HAL_GetTick();
 8002874:	f001 fa46 	bl	8003d04 <HAL_GetTick>
 8002878:	4603      	mov	r3, r0
 800287a:	4a2b      	ldr	r2, [pc, #172]	@ (8002928 <main+0x18c>)
 800287c:	6013      	str	r3, [r2, #0]

			char *vr_json = VR_GenerateJSON();
 800287e:	f7ff fe99 	bl	80025b4 <VR_GenerateJSON>
 8002882:	6078      	str	r0, [r7, #4]
			if (vr_json != NULL) {
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00d      	beq.n	80028a6 <main+0x10a>
				printf("%s", vr_json);
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4827      	ldr	r0, [pc, #156]	@ (800292c <main+0x190>)
 800288e:	f00b fc83 	bl	800e198 <iprintf>
				serial_SendCommand(vr_json, "OK", 5000);
 8002892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002896:	4926      	ldr	r1, [pc, #152]	@ (8002930 <main+0x194>)
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f7ff faf9 	bl	8001e90 <serial_SendCommand>

				free(vr_json);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f00a fe96 	bl	800d5d0 <free>
 80028a4:	e002      	b.n	80028ac <main+0x110>
			} else {
				printf("Erro ao gerar JSON dos sensores VRs\r\n");
 80028a6:	4823      	ldr	r0, [pc, #140]	@ (8002934 <main+0x198>)
 80028a8:	f00b fcde 	bl	800e268 <puts>
			}
		}

		static uint32_t last_ADC_send = 0;
		if (HAL_GetTick() - last_ADC_send >= 1000) {
 80028ac:	f001 fa2a 	bl	8003d04 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <main+0x19c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80028bc:	d3c2      	bcc.n	8002844 <main+0xa8>
			last_ADC_send = HAL_GetTick();
 80028be:	f001 fa21 	bl	8003d04 <HAL_GetTick>
 80028c2:	4603      	mov	r3, r0
 80028c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002938 <main+0x19c>)
 80028c6:	6013      	str	r3, [r2, #0]

			char *adc_json = ADC_GenerateJSON();
 80028c8:	f7ff fdac 	bl	8002424 <ADC_GenerateJSON>
 80028cc:	6038      	str	r0, [r7, #0]

			if (adc_json != NULL) {
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00c      	beq.n	80028ee <main+0x152>
				printf("%s\r\n", adc_json);
 80028d4:	6839      	ldr	r1, [r7, #0]
 80028d6:	4819      	ldr	r0, [pc, #100]	@ (800293c <main+0x1a0>)
 80028d8:	f00b fc5e 	bl	800e198 <iprintf>
				serial_SendCommand(adc_json, "OK", 200);
 80028dc:	22c8      	movs	r2, #200	@ 0xc8
 80028de:	4914      	ldr	r1, [pc, #80]	@ (8002930 <main+0x194>)
 80028e0:	6838      	ldr	r0, [r7, #0]
 80028e2:	f7ff fad5 	bl	8001e90 <serial_SendCommand>

				free(adc_json);
 80028e6:	6838      	ldr	r0, [r7, #0]
 80028e8:	f00a fe72 	bl	800d5d0 <free>
 80028ec:	e002      	b.n	80028f4 <main+0x158>
			} else {
				printf("Erro ao gerar JSON dos ADCs\r\n");
 80028ee:	4814      	ldr	r0, [pc, #80]	@ (8002940 <main+0x1a4>)
 80028f0:	f00b fcba 	bl	800e268 <puts>
			}

			printf("\r\n");
 80028f4:	480a      	ldr	r0, [pc, #40]	@ (8002920 <main+0x184>)
 80028f6:	f00b fcb7 	bl	800e268 <puts>
	while (1) {
 80028fa:	e7a3      	b.n	8002844 <main+0xa8>
 80028fc:	24000600 	.word	0x24000600
 8002900:	24000654 	.word	0x24000654
 8002904:	2400053c 	.word	0x2400053c
 8002908:	2400078c 	.word	0x2400078c
 800290c:	24000530 	.word	0x24000530
 8002910:	40533333 	.word	0x40533333
 8002914:	08010fe4 	.word	0x08010fe4
 8002918:	08011000 	.word	0x08011000
 800291c:	08011028 	.word	0x08011028
 8002920:	0801104c 	.word	0x0801104c
 8002924:	240008b4 	.word	0x240008b4
 8002928:	240008b8 	.word	0x240008b8
 800292c:	08010f80 	.word	0x08010f80
 8002930:	08011050 	.word	0x08011050
 8002934:	08011054 	.word	0x08011054
 8002938:	240008bc 	.word	0x240008bc
 800293c:	0801107c 	.word	0x0801107c
 8002940:	08011084 	.word	0x08011084

08002944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b09c      	sub	sp, #112	@ 0x70
 8002948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800294a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800294e:	224c      	movs	r2, #76	@ 0x4c
 8002950:	2100      	movs	r1, #0
 8002952:	4618      	mov	r0, r3
 8002954:	f00b fdee 	bl	800e534 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	2220      	movs	r2, #32
 800295c:	2100      	movs	r1, #0
 800295e:	4618      	mov	r0, r3
 8002960:	f00b fde8 	bl	800e534 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002964:	2002      	movs	r0, #2
 8002966:	f003 f993 	bl	8005c90 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800296a:	2300      	movs	r3, #0
 800296c:	603b      	str	r3, [r7, #0]
 800296e:	4b31      	ldr	r3, [pc, #196]	@ (8002a34 <SystemClock_Config+0xf0>)
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	4a30      	ldr	r2, [pc, #192]	@ (8002a34 <SystemClock_Config+0xf0>)
 8002974:	f023 0301 	bic.w	r3, r3, #1
 8002978:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800297a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a34 <SystemClock_Config+0xf0>)
 800297c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	4b2c      	ldr	r3, [pc, #176]	@ (8002a38 <SystemClock_Config+0xf4>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800298c:	4a2a      	ldr	r2, [pc, #168]	@ (8002a38 <SystemClock_Config+0xf4>)
 800298e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002992:	6193      	str	r3, [r2, #24]
 8002994:	4b28      	ldr	r3, [pc, #160]	@ (8002a38 <SystemClock_Config+0xf4>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800299c:	603b      	str	r3, [r7, #0]
 800299e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80029a0:	bf00      	nop
 80029a2:	4b25      	ldr	r3, [pc, #148]	@ (8002a38 <SystemClock_Config+0xf4>)
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029ae:	d1f8      	bne.n	80029a2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029b0:	2302      	movs	r3, #2
 80029b2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80029b4:	2309      	movs	r3, #9
 80029b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029b8:	2340      	movs	r3, #64	@ 0x40
 80029ba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029bc:	2302      	movs	r3, #2
 80029be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029c0:	2300      	movs	r3, #0
 80029c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80029c4:	2302      	movs	r3, #2
 80029c6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80029c8:	230a      	movs	r3, #10
 80029ca:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80029cc:	2302      	movs	r3, #2
 80029ce:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80029d0:	2302      	movs	r3, #2
 80029d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80029d4:	2302      	movs	r3, #2
 80029d6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80029d8:	230c      	movs	r3, #12
 80029da:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80029dc:	2302      	movs	r3, #2
 80029de:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80029e0:	2300      	movs	r3, #0
 80029e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029e8:	4618      	mov	r0, r3
 80029ea:	f003 f98b 	bl	8005d04 <HAL_RCC_OscConfig>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80029f4:	f000 fc78 	bl	80032e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029f8:	233f      	movs	r3, #63	@ 0x3f
 80029fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029fc:	2303      	movs	r3, #3
 80029fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002a04:	2300      	movs	r3, #0
 8002a06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002a0c:	2340      	movs	r3, #64	@ 0x40
 8002a0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8002a10:	2300      	movs	r3, #0
 8002a12:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002a14:	2300      	movs	r3, #0
 8002a16:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a18:	1d3b      	adds	r3, r7, #4
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f003 fdcb 	bl	80065b8 <HAL_RCC_ClockConfig>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8002a28:	f000 fc5e 	bl	80032e8 <Error_Handler>
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	3770      	adds	r7, #112	@ 0x70
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	58000400 	.word	0x58000400
 8002a38:	58024800 	.word	0x58024800

08002a3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a40:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a42:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab4 <MX_I2C1_Init+0x78>)
 8002a44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 8002a46:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a48:	4a1b      	ldr	r2, [pc, #108]	@ (8002ab8 <MX_I2C1_Init+0x7c>)
 8002a4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a4c:	4b18      	ldr	r3, [pc, #96]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a52:	4b17      	ldr	r3, [pc, #92]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a54:	2201      	movs	r2, #1
 8002a56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a58:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a5e:	4b14      	ldr	r3, [pc, #80]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a64:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a6a:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a70:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a76:	480e      	ldr	r0, [pc, #56]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a78:	f002 fa1c 	bl	8004eb4 <HAL_I2C_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a82:	f000 fc31 	bl	80032e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a86:	2100      	movs	r1, #0
 8002a88:	4809      	ldr	r0, [pc, #36]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a8a:	f003 f869 	bl	8005b60 <HAL_I2CEx_ConfigAnalogFilter>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a94:	f000 fc28 	bl	80032e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4805      	ldr	r0, [pc, #20]	@ (8002ab0 <MX_I2C1_Init+0x74>)
 8002a9c:	f003 f8ab 	bl	8005bf6 <HAL_I2CEx_ConfigDigitalFilter>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002aa6:	f000 fc1f 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	24000600 	.word	0x24000600
 8002ab4:	40005400 	.word	0x40005400
 8002ab8:	00909beb 	.word	0x00909beb

08002abc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8002b34 <MX_I2C2_Init+0x78>)
 8002ac4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 8002ac6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ac8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b38 <MX_I2C2_Init+0x7c>)
 8002aca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002acc:	4b18      	ldr	r3, [pc, #96]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ad2:	4b17      	ldr	r3, [pc, #92]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ad8:	4b15      	ldr	r3, [pc, #84]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002ade:	4b14      	ldr	r3, [pc, #80]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ae4:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002aea:	4b11      	ldr	r3, [pc, #68]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002af0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002af6:	480e      	ldr	r0, [pc, #56]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002af8:	f002 f9dc 	bl	8004eb4 <HAL_I2C_Init>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002b02:	f000 fbf1 	bl	80032e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b06:	2100      	movs	r1, #0
 8002b08:	4809      	ldr	r0, [pc, #36]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002b0a:	f003 f829 	bl	8005b60 <HAL_I2CEx_ConfigAnalogFilter>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002b14:	f000 fbe8 	bl	80032e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4805      	ldr	r0, [pc, #20]	@ (8002b30 <MX_I2C2_Init+0x74>)
 8002b1c:	f003 f86b 	bl	8005bf6 <HAL_I2CEx_ConfigDigitalFilter>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002b26:	f000 fbdf 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	24000654 	.word	0x24000654
 8002b34:	40005800 	.word	0x40005800
 8002b38:	00909beb 	.word	0x00909beb

08002b3c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b09a      	sub	sp, #104	@ 0x68
 8002b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b42:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	605a      	str	r2, [r3, #4]
 8002b4c:	609a      	str	r2, [r3, #8]
 8002b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b50:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]
 8002b6c:	615a      	str	r2, [r3, #20]
 8002b6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	222c      	movs	r2, #44	@ 0x2c
 8002b74:	2100      	movs	r1, #0
 8002b76:	4618      	mov	r0, r3
 8002b78:	f00b fcdc 	bl	800e534 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b7c:	4b67      	ldr	r3, [pc, #412]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002b7e:	4a68      	ldr	r2, [pc, #416]	@ (8002d20 <MX_TIM1_Init+0x1e4>)
 8002b80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8002b82:	4b66      	ldr	r3, [pc, #408]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002b84:	224f      	movs	r2, #79	@ 0x4f
 8002b86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b88:	4b64      	ldr	r3, [pc, #400]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b8e:	4b63      	ldr	r3, [pc, #396]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002b90:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b96:	4b61      	ldr	r3, [pc, #388]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b9c:	4b5f      	ldr	r3, [pc, #380]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ba2:	4b5e      	ldr	r3, [pc, #376]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ba8:	485c      	ldr	r0, [pc, #368]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002baa:	f005 febd 	bl	8008928 <HAL_TIM_Base_Init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002bb4:	f000 fb98 	bl	80032e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002bbe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4855      	ldr	r0, [pc, #340]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002bc6:	f006 fe9d 	bl	8009904 <HAL_TIM_ConfigClockSource>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002bd0:	f000 fb8a 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002bd4:	4851      	ldr	r0, [pc, #324]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002bd6:	f006 f8b9 	bl	8008d4c <HAL_TIM_PWM_Init>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002be0:	f000 fb82 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002be4:	484d      	ldr	r0, [pc, #308]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002be6:	f005 fef6 	bl	80089d6 <HAL_TIM_OC_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8002bf0:	f000 fb7a 	bl	80032e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c00:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002c04:	4619      	mov	r1, r3
 8002c06:	4845      	ldr	r0, [pc, #276]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002c08:	f007 fd3a 	bl	800a680 <HAL_TIMEx_MasterConfigSynchronization>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002c12:	f000 fb69 	bl	80032e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c16:	2360      	movs	r3, #96	@ 0x60
 8002c18:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c22:	2300      	movs	r3, #0
 8002c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002c26:	2304      	movs	r3, #4
 8002c28:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c32:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c36:	2200      	movs	r2, #0
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4838      	ldr	r0, [pc, #224]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002c3c:	f006 fd4e 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8002c46:	f000 fb4f 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c4e:	2204      	movs	r2, #4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4832      	ldr	r0, [pc, #200]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002c54:	f006 fd42 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8002c5e:	f000 fb43 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c66:	2208      	movs	r2, #8
 8002c68:	4619      	mov	r1, r3
 8002c6a:	482c      	ldr	r0, [pc, #176]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002c6c:	f006 fd36 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8002c76:	f000 fb37 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c7a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c7e:	220c      	movs	r2, #12
 8002c80:	4619      	mov	r1, r3
 8002c82:	4826      	ldr	r0, [pc, #152]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002c84:	f006 fd2a 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 8002c8e:	f000 fb2b 	bl	80032e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002c92:	2300      	movs	r3, #0
 8002c94:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c96:	2300      	movs	r3, #0
 8002c98:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8002c9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c9e:	2210      	movs	r2, #16
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	481e      	ldr	r0, [pc, #120]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002ca4:	f006 fc04 	bl	80094b0 <HAL_TIM_OC_ConfigChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 8002cae:	f000 fb1b 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK)
 8002cb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002cb6:	2214      	movs	r2, #20
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4818      	ldr	r0, [pc, #96]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002cbc:	f006 fbf8 	bl	80094b0 <HAL_TIM_OC_ConfigChannel>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_TIM1_Init+0x18e>
  {
    Error_Handler();
 8002cc6:	f000 fb0f 	bl	80032e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002cde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ce2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002cec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cfa:	1d3b      	adds	r3, r7, #4
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4807      	ldr	r0, [pc, #28]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002d00:	f007 fd4c 	bl	800a79c <HAL_TIMEx_ConfigBreakDeadTime>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_TIM1_Init+0x1d2>
  {
    Error_Handler();
 8002d0a:	f000 faed 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002d0e:	4803      	ldr	r0, [pc, #12]	@ (8002d1c <MX_TIM1_Init+0x1e0>)
 8002d10:	f000 fc5a 	bl	80035c8 <HAL_TIM_MspPostInit>

}
 8002d14:	bf00      	nop
 8002d16:	3768      	adds	r7, #104	@ 0x68
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	240006a8 	.word	0x240006a8
 8002d20:	40010000 	.word	0x40010000

08002d24 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08e      	sub	sp, #56	@ 0x38
 8002d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	609a      	str	r2, [r3, #8]
 8002d36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d38:	f107 031c 	add.w	r3, r7, #28
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d44:	463b      	mov	r3, r7
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
 8002d4a:	605a      	str	r2, [r3, #4]
 8002d4c:	609a      	str	r2, [r3, #8]
 8002d4e:	60da      	str	r2, [r3, #12]
 8002d50:	611a      	str	r2, [r3, #16]
 8002d52:	615a      	str	r2, [r3, #20]
 8002d54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d56:	4b3d      	ldr	r3, [pc, #244]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d58:	4a3d      	ldr	r2, [pc, #244]	@ (8002e50 <MX_TIM4_Init+0x12c>)
 8002d5a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8002d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d5e:	224f      	movs	r2, #79	@ 0x4f
 8002d60:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d62:	4b3a      	ldr	r3, [pc, #232]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002d68:	4b38      	ldr	r3, [pc, #224]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d6e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d70:	4b36      	ldr	r3, [pc, #216]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d76:	4b35      	ldr	r3, [pc, #212]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002d7c:	4833      	ldr	r0, [pc, #204]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d7e:	f005 fdd3 	bl	8008928 <HAL_TIM_Base_Init>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002d88:	f000 faae 	bl	80032e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d90:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002d92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d96:	4619      	mov	r1, r3
 8002d98:	482c      	ldr	r0, [pc, #176]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002d9a:	f006 fdb3 	bl	8009904 <HAL_TIM_ConfigClockSource>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002da4:	f000 faa0 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002da8:	4828      	ldr	r0, [pc, #160]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002daa:	f005 ffcf 	bl	8008d4c <HAL_TIM_PWM_Init>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002db4:	f000 fa98 	bl	80032e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002db8:	2300      	movs	r3, #0
 8002dba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002dc0:	f107 031c 	add.w	r3, r7, #28
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4821      	ldr	r0, [pc, #132]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002dc8:	f007 fc5a 	bl	800a680 <HAL_TIMEx_MasterConfigSynchronization>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002dd2:	f000 fa89 	bl	80032e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dd6:	2360      	movs	r3, #96	@ 0x60
 8002dd8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dde:	2300      	movs	r3, #0
 8002de0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002de2:	2300      	movs	r3, #0
 8002de4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002de6:	463b      	mov	r3, r7
 8002de8:	2200      	movs	r2, #0
 8002dea:	4619      	mov	r1, r3
 8002dec:	4817      	ldr	r0, [pc, #92]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002dee:	f006 fc75 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002df8:	f000 fa76 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002dfc:	463b      	mov	r3, r7
 8002dfe:	2204      	movs	r2, #4
 8002e00:	4619      	mov	r1, r3
 8002e02:	4812      	ldr	r0, [pc, #72]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002e04:	f006 fc6a 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8002e0e:	f000 fa6b 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e12:	463b      	mov	r3, r7
 8002e14:	2208      	movs	r2, #8
 8002e16:	4619      	mov	r1, r3
 8002e18:	480c      	ldr	r0, [pc, #48]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002e1a:	f006 fc5f 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8002e24:	f000 fa60 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e28:	463b      	mov	r3, r7
 8002e2a:	220c      	movs	r2, #12
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4807      	ldr	r0, [pc, #28]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002e30:	f006 fc54 	bl	80096dc <HAL_TIM_PWM_ConfigChannel>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8002e3a:	f000 fa55 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002e3e:	4803      	ldr	r0, [pc, #12]	@ (8002e4c <MX_TIM4_Init+0x128>)
 8002e40:	f000 fbc2 	bl	80035c8 <HAL_TIM_MspPostInit>

}
 8002e44:	bf00      	nop
 8002e46:	3738      	adds	r7, #56	@ 0x38
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	240006f4 	.word	0x240006f4
 8002e50:	40000800 	.word	0x40000800

08002e54 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b092      	sub	sp, #72	@ 0x48
 8002e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e5a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	605a      	str	r2, [r3, #4]
 8002e64:	609a      	str	r2, [r3, #8]
 8002e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002e74:	f107 031c 	add.w	r3, r7, #28
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e82:	463b      	mov	r3, r7
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
 8002e90:	615a      	str	r2, [r3, #20]
 8002e92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002e94:	4b3f      	ldr	r3, [pc, #252]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002e96:	4a40      	ldr	r2, [pc, #256]	@ (8002f98 <MX_TIM5_Init+0x144>)
 8002e98:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8002e9a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002e9c:	224f      	movs	r2, #79	@ 0x4f
 8002e9e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ea0:	4b3c      	ldr	r3, [pc, #240]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 8002ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8002eac:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eae:	4b39      	ldr	r3, [pc, #228]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eb4:	4b37      	ldr	r3, [pc, #220]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002eba:	4836      	ldr	r0, [pc, #216]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002ebc:	f005 fd34 	bl	8008928 <HAL_TIM_Base_Init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8002ec6:	f000 fa0f 	bl	80032e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ece:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002ed0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	482f      	ldr	r0, [pc, #188]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002ed8:	f006 fd14 	bl	8009904 <HAL_TIM_ConfigClockSource>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002ee2:	f000 fa01 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002ee6:	482b      	ldr	r0, [pc, #172]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002ee8:	f006 f828 	bl	8008f3c <HAL_TIM_IC_Init>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 8002ef2:	f000 f9f9 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002ef6:	4827      	ldr	r0, [pc, #156]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002ef8:	f005 fd6d 	bl	80089d6 <HAL_TIM_OC_Init>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002f02:	f000 f9f1 	bl	80032e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f06:	2300      	movs	r3, #0
 8002f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f12:	4619      	mov	r1, r3
 8002f14:	481f      	ldr	r0, [pc, #124]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002f16:	f007 fbb3 	bl	800a680 <HAL_TIMEx_MasterConfigSynchronization>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8002f20:	f000 f9e2 	bl	80032e8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002f24:	2300      	movs	r3, #0
 8002f26:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002f34:	f107 031c 	add.w	r3, r7, #28
 8002f38:	2200      	movs	r2, #0
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4815      	ldr	r0, [pc, #84]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002f3e:	f006 fb31 	bl	80095a4 <HAL_TIM_IC_ConfigChannel>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 8002f48:	f000 f9ce 	bl	80032e8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002f4c:	f107 031c 	add.w	r3, r7, #28
 8002f50:	2204      	movs	r2, #4
 8002f52:	4619      	mov	r1, r3
 8002f54:	480f      	ldr	r0, [pc, #60]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002f56:	f006 fb25 	bl	80095a4 <HAL_TIM_IC_ConfigChannel>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 8002f60:	f000 f9c2 	bl	80032e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002f64:	2300      	movs	r3, #0
 8002f66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f70:	2300      	movs	r3, #0
 8002f72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f74:	463b      	mov	r3, r7
 8002f76:	2208      	movs	r2, #8
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4806      	ldr	r0, [pc, #24]	@ (8002f94 <MX_TIM5_Init+0x140>)
 8002f7c:	f006 fa98 	bl	80094b0 <HAL_TIM_OC_ConfigChannel>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_TIM5_Init+0x136>
  {
    Error_Handler();
 8002f86:	f000 f9af 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002f8a:	bf00      	nop
 8002f8c:	3748      	adds	r7, #72	@ 0x48
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	24000740 	.word	0x24000740
 8002f98:	40000c00 	.word	0x40000c00

08002f9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fa0:	4b22      	ldr	r3, [pc, #136]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fa2:	4a23      	ldr	r2, [pc, #140]	@ (8003030 <MX_USART1_UART_Init+0x94>)
 8002fa4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002fa6:	4b21      	ldr	r3, [pc, #132]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002fac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fae:	4b1f      	ldr	r3, [pc, #124]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fba:	4b1c      	ldr	r3, [pc, #112]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fc2:	220c      	movs	r2, #12
 8002fc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fc6:	4b19      	ldr	r3, [pc, #100]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fcc:	4b17      	ldr	r3, [pc, #92]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fd2:	4b16      	ldr	r3, [pc, #88]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fd8:	4b14      	ldr	r3, [pc, #80]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fde:	4b13      	ldr	r3, [pc, #76]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fe4:	4811      	ldr	r0, [pc, #68]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002fe6:	f007 fc75 	bl	800a8d4 <HAL_UART_Init>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ff0:	f000 f97a 	bl	80032e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	480d      	ldr	r0, [pc, #52]	@ (800302c <MX_USART1_UART_Init+0x90>)
 8002ff8:	f00a fa17 	bl	800d42a <HAL_UARTEx_SetTxFifoThreshold>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003002:	f000 f971 	bl	80032e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003006:	2100      	movs	r1, #0
 8003008:	4808      	ldr	r0, [pc, #32]	@ (800302c <MX_USART1_UART_Init+0x90>)
 800300a:	f00a fa4c 	bl	800d4a6 <HAL_UARTEx_SetRxFifoThreshold>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003014:	f000 f968 	bl	80032e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003018:	4804      	ldr	r0, [pc, #16]	@ (800302c <MX_USART1_UART_Init+0x90>)
 800301a:	f00a f9cd 	bl	800d3b8 <HAL_UARTEx_DisableFifoMode>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003024:	f000 f960 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003028:	bf00      	nop
 800302a:	bd80      	pop	{r7, pc}
 800302c:	2400078c 	.word	0x2400078c
 8003030:	40011000 	.word	0x40011000

08003034 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003038:	4b22      	ldr	r3, [pc, #136]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 800303a:	4a23      	ldr	r2, [pc, #140]	@ (80030c8 <MX_USART3_UART_Init+0x94>)
 800303c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800303e:	4b21      	ldr	r3, [pc, #132]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003040:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003044:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003046:	4b1f      	ldr	r3, [pc, #124]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003048:	2200      	movs	r2, #0
 800304a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800304c:	4b1d      	ldr	r3, [pc, #116]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 800304e:	2200      	movs	r2, #0
 8003050:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003052:	4b1c      	ldr	r3, [pc, #112]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003054:	2200      	movs	r2, #0
 8003056:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003058:	4b1a      	ldr	r3, [pc, #104]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 800305a:	220c      	movs	r2, #12
 800305c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800305e:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003060:	2200      	movs	r2, #0
 8003062:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003064:	4b17      	ldr	r3, [pc, #92]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003066:	2200      	movs	r2, #0
 8003068:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800306a:	4b16      	ldr	r3, [pc, #88]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 800306c:	2200      	movs	r2, #0
 800306e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003070:	4b14      	ldr	r3, [pc, #80]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003072:	2200      	movs	r2, #0
 8003074:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003076:	4b13      	ldr	r3, [pc, #76]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003078:	2200      	movs	r2, #0
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800307c:	4811      	ldr	r0, [pc, #68]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 800307e:	f007 fc29 	bl	800a8d4 <HAL_UART_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003088:	f000 f92e 	bl	80032e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800308c:	2100      	movs	r1, #0
 800308e:	480d      	ldr	r0, [pc, #52]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 8003090:	f00a f9cb 	bl	800d42a <HAL_UARTEx_SetTxFifoThreshold>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800309a:	f000 f925 	bl	80032e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800309e:	2100      	movs	r1, #0
 80030a0:	4808      	ldr	r0, [pc, #32]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 80030a2:	f00a fa00 	bl	800d4a6 <HAL_UARTEx_SetRxFifoThreshold>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80030ac:	f000 f91c 	bl	80032e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80030b0:	4804      	ldr	r0, [pc, #16]	@ (80030c4 <MX_USART3_UART_Init+0x90>)
 80030b2:	f00a f981 	bl	800d3b8 <HAL_UARTEx_DisableFifoMode>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80030bc:	f000 f914 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	24000820 	.word	0x24000820
 80030c8:	40004800 	.word	0x40004800

080030cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d2:	4b21      	ldr	r3, [pc, #132]	@ (8003158 <MX_GPIO_Init+0x8c>)
 80030d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030d8:	4a1f      	ldr	r2, [pc, #124]	@ (8003158 <MX_GPIO_Init+0x8c>)
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003158 <MX_GPIO_Init+0x8c>)
 80030e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80030f0:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <MX_GPIO_Init+0x8c>)
 80030f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030f6:	4a18      	ldr	r2, [pc, #96]	@ (8003158 <MX_GPIO_Init+0x8c>)
 80030f8:	f043 0310 	orr.w	r3, r3, #16
 80030fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003100:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <MX_GPIO_Init+0x8c>)
 8003102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	60bb      	str	r3, [r7, #8]
 800310c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800310e:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <MX_GPIO_Init+0x8c>)
 8003110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003114:	4a10      	ldr	r2, [pc, #64]	@ (8003158 <MX_GPIO_Init+0x8c>)
 8003116:	f043 0302 	orr.w	r3, r3, #2
 800311a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800311e:	4b0e      	ldr	r3, [pc, #56]	@ (8003158 <MX_GPIO_Init+0x8c>)
 8003120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	607b      	str	r3, [r7, #4]
 800312a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800312c:	4b0a      	ldr	r3, [pc, #40]	@ (8003158 <MX_GPIO_Init+0x8c>)
 800312e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003132:	4a09      	ldr	r2, [pc, #36]	@ (8003158 <MX_GPIO_Init+0x8c>)
 8003134:	f043 0308 	orr.w	r3, r3, #8
 8003138:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800313c:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <MX_GPIO_Init+0x8c>)
 800313e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	603b      	str	r3, [r7, #0]
 8003148:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800314a:	bf00      	nop
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	58024400 	.word	0x58024400

0800315c <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */
void TIM1_Init_Config(void) {
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8003160:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <TIM1_Init_Config+0x54>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2200      	movs	r2, #0
 8003166:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8003168:	4b11      	ldr	r3, [pc, #68]	@ (80031b0 <TIM1_Init_Config+0x54>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2200      	movs	r2, #0
 800316e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8003170:	4b0f      	ldr	r3, [pc, #60]	@ (80031b0 <TIM1_Init_Config+0x54>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2200      	movs	r2, #0
 8003176:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8003178:	4b0d      	ldr	r3, [pc, #52]	@ (80031b0 <TIM1_Init_Config+0x54>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2200      	movs	r2, #0
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5, __HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
 8003180:	4b0b      	ldr	r3, [pc, #44]	@ (80031b0 <TIM1_Init_Config+0x54>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003186:	4b0a      	ldr	r3, [pc, #40]	@ (80031b0 <TIM1_Init_Config+0x54>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	320a      	adds	r2, #10
 800318c:	659a      	str	r2, [r3, #88]	@ 0x58
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 800318e:	2110      	movs	r1, #16
 8003190:	4807      	ldr	r0, [pc, #28]	@ (80031b0 <TIM1_Init_Config+0x54>)
 8003192:	f005 fc81 	bl	8008a98 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6, __HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
 8003196:	4b06      	ldr	r3, [pc, #24]	@ (80031b0 <TIM1_Init_Config+0x54>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800319c:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <TIM1_Init_Config+0x54>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	320a      	adds	r2, #10
 80031a2:	65da      	str	r2, [r3, #92]	@ 0x5c
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 80031a4:	2114      	movs	r1, #20
 80031a6:	4802      	ldr	r0, [pc, #8]	@ (80031b0 <TIM1_Init_Config+0x54>)
 80031a8:	f005 fc76 	bl	8008a98 <HAL_TIM_OC_Start_IT>
}
 80031ac:	bf00      	nop
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	240006a8 	.word	0x240006a8

080031b4 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80031b8:	4b0a      	ldr	r3, [pc, #40]	@ (80031e4 <TIM4_Init_Config+0x30>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2200      	movs	r2, #0
 80031be:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 80031c0:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <TIM4_Init_Config+0x30>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2200      	movs	r2, #0
 80031c6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <TIM4_Init_Config+0x30>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2200      	movs	r2, #0
 80031ce:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80031d0:	4b04      	ldr	r3, [pc, #16]	@ (80031e4 <TIM4_Init_Config+0x30>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2200      	movs	r2, #0
 80031d6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80031d8:	bf00      	nop
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	240006f4 	.word	0x240006f4

080031e8 <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80031ec:	2100      	movs	r1, #0
 80031ee:	480a      	ldr	r0, [pc, #40]	@ (8003218 <TIM5_Init_Config+0x30>)
 80031f0:	f005 ff06 	bl	8009000 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80031f4:	2104      	movs	r1, #4
 80031f6:	4808      	ldr	r0, [pc, #32]	@ (8003218 <TIM5_Init_Config+0x30>)
 80031f8:	f005 ff02 	bl	8009000 <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, __HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
 80031fc:	4b06      	ldr	r3, [pc, #24]	@ (8003218 <TIM5_Init_Config+0x30>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003202:	4b05      	ldr	r3, [pc, #20]	@ (8003218 <TIM5_Init_Config+0x30>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	320a      	adds	r2, #10
 8003208:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 800320a:	2108      	movs	r1, #8
 800320c:	4802      	ldr	r0, [pc, #8]	@ (8003218 <TIM5_Init_Config+0x30>)
 800320e:	f005 fc43 	bl	8008a98 <HAL_TIM_OC_Start_IT>
}
 8003212:	bf00      	nop
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	24000740 	.word	0x24000740

0800321c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a04      	ldr	r2, [pc, #16]	@ (800323c <HAL_UART_RxCpltCallback+0x20>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d101      	bne.n	8003232 <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 800322e:	f7fe fddb 	bl	8001de8 <PROTOCOL_RX_Callback>
	}
}
 8003232:	bf00      	nop
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40011000 	.word	0x40011000

08003240 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a04      	ldr	r2, [pc, #16]	@ (8003260 <HAL_UART_TxCpltCallback+0x20>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d101      	bne.n	8003256 <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 8003252:	f7fe fdf1 	bl	8001e38 <PROTOCOL_TX_Callback>
	}
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40011000 	.word	0x40011000

08003264 <_write>:

int _write(int file, char *ptr, int len) {
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	b29a      	uxth	r2, r3
 8003274:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003278:	68b9      	ldr	r1, [r7, #8]
 800327a:	4804      	ldr	r0, [pc, #16]	@ (800328c <_write+0x28>)
 800327c:	f007 fb7a 	bl	800a974 <HAL_UART_Transmit>
	return len;
 8003280:	687b      	ldr	r3, [r7, #4]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	24000820 	.word	0x24000820

08003290 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003296:	463b      	mov	r3, r7
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	605a      	str	r2, [r3, #4]
 800329e:	609a      	str	r2, [r3, #8]
 80032a0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80032a2:	f000 fe7b 	bl	8003f9c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80032a6:	2301      	movs	r3, #1
 80032a8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80032aa:	2300      	movs	r3, #0
 80032ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80032b2:	231f      	movs	r3, #31
 80032b4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80032b6:	2387      	movs	r3, #135	@ 0x87
 80032b8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80032be:	2300      	movs	r3, #0
 80032c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80032c2:	2301      	movs	r3, #1
 80032c4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80032c6:	2301      	movs	r3, #1
 80032c8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80032ca:	2300      	movs	r3, #0
 80032cc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80032ce:	2300      	movs	r3, #0
 80032d0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80032d2:	463b      	mov	r3, r7
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fe99 	bl	800400c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80032da:	2004      	movs	r0, #4
 80032dc:	f000 fe76 	bl	8003fcc <HAL_MPU_Enable>

}
 80032e0:	bf00      	nop
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032ec:	b672      	cpsid	i
}
 80032ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80032f0:	bf00      	nop
 80032f2:	e7fd      	b.n	80032f0 <Error_Handler+0x8>

080032f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003324 <HAL_MspInit+0x30>)
 80032fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003300:	4a08      	ldr	r2, [pc, #32]	@ (8003324 <HAL_MspInit+0x30>)
 8003302:	f043 0302 	orr.w	r3, r3, #2
 8003306:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800330a:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_MspInit+0x30>)
 800330c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	607b      	str	r3, [r7, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	58024400 	.word	0x58024400

08003328 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b0bc      	sub	sp, #240	@ 0xf0
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003330:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	609a      	str	r2, [r3, #8]
 800333c:	60da      	str	r2, [r3, #12]
 800333e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003340:	f107 0318 	add.w	r3, r7, #24
 8003344:	22c0      	movs	r2, #192	@ 0xc0
 8003346:	2100      	movs	r1, #0
 8003348:	4618      	mov	r0, r3
 800334a:	f00b f8f3 	bl	800e534 <memset>
  if(hi2c->Instance==I2C1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a4d      	ldr	r2, [pc, #308]	@ (8003488 <HAL_I2C_MspInit+0x160>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d146      	bne.n	80033e6 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003358:	f04f 0208 	mov.w	r2, #8
 800335c:	f04f 0300 	mov.w	r3, #0
 8003360:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003364:	2300      	movs	r3, #0
 8003366:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800336a:	f107 0318 	add.w	r3, r7, #24
 800336e:	4618      	mov	r0, r3
 8003370:	f003 fcae 	bl	8006cd0 <HAL_RCCEx_PeriphCLKConfig>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800337a:	f7ff ffb5 	bl	80032e8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800337e:	4b43      	ldr	r3, [pc, #268]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003384:	4a41      	ldr	r2, [pc, #260]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003386:	f043 0302 	orr.w	r3, r3, #2
 800338a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800338e:	4b3f      	ldr	r3, [pc, #252]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800339c:	23c0      	movs	r3, #192	@ 0xc0
 800339e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033a2:	2312      	movs	r3, #18
 80033a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ae:	2300      	movs	r3, #0
 80033b0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033b4:	2304      	movs	r3, #4
 80033b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ba:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80033be:	4619      	mov	r1, r3
 80033c0:	4833      	ldr	r0, [pc, #204]	@ (8003490 <HAL_I2C_MspInit+0x168>)
 80033c2:	f001 fbc7 	bl	8004b54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033c6:	4b31      	ldr	r3, [pc, #196]	@ (800348c <HAL_I2C_MspInit+0x164>)
 80033c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033cc:	4a2f      	ldr	r2, [pc, #188]	@ (800348c <HAL_I2C_MspInit+0x164>)
 80033ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80033d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80033d6:	4b2d      	ldr	r3, [pc, #180]	@ (800348c <HAL_I2C_MspInit+0x164>)
 80033d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80033e4:	e04b      	b.n	800347e <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003494 <HAL_I2C_MspInit+0x16c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d146      	bne.n	800347e <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80033f0:	f04f 0208 	mov.w	r2, #8
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80033fc:	2300      	movs	r3, #0
 80033fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003402:	f107 0318 	add.w	r3, r7, #24
 8003406:	4618      	mov	r0, r3
 8003408:	f003 fc62 	bl	8006cd0 <HAL_RCCEx_PeriphCLKConfig>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8003412:	f7ff ff69 	bl	80032e8 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800341c:	4a1b      	ldr	r2, [pc, #108]	@ (800348c <HAL_I2C_MspInit+0x164>)
 800341e:	f043 0302 	orr.w	r3, r3, #2
 8003422:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003426:	4b19      	ldr	r3, [pc, #100]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003434:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003438:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800343c:	2312      	movs	r3, #18
 800343e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003442:	2300      	movs	r3, #0
 8003444:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003448:	2300      	movs	r3, #0
 800344a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800344e:	2304      	movs	r3, #4
 8003450:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003454:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003458:	4619      	mov	r1, r3
 800345a:	480d      	ldr	r0, [pc, #52]	@ (8003490 <HAL_I2C_MspInit+0x168>)
 800345c:	f001 fb7a 	bl	8004b54 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003460:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003462:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003466:	4a09      	ldr	r2, [pc, #36]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003468:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800346c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003470:	4b06      	ldr	r3, [pc, #24]	@ (800348c <HAL_I2C_MspInit+0x164>)
 8003472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	68bb      	ldr	r3, [r7, #8]
}
 800347e:	bf00      	nop
 8003480:	37f0      	adds	r7, #240	@ 0xf0
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40005400 	.word	0x40005400
 800348c:	58024400 	.word	0x58024400
 8003490:	58020400 	.word	0x58020400
 8003494:	40005800 	.word	0x40005800

08003498 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08c      	sub	sp, #48	@ 0x30
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a0:	f107 031c 	add.w	r3, r7, #28
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a3f      	ldr	r2, [pc, #252]	@ (80035b4 <HAL_TIM_Base_MspInit+0x11c>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d11f      	bne.n	80034fa <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ba:	4b3f      	ldr	r3, [pc, #252]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 80034bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034c0:	4a3d      	ldr	r2, [pc, #244]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 80034c2:	f043 0301 	orr.w	r3, r3, #1
 80034c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80034ca:	4b3b      	ldr	r3, [pc, #236]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 80034cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80034d8:	2200      	movs	r2, #0
 80034da:	2100      	movs	r1, #0
 80034dc:	2019      	movs	r0, #25
 80034de:	f000 fd28 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80034e2:	2019      	movs	r0, #25
 80034e4:	f000 fd3f 	bl	8003f66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80034e8:	2200      	movs	r2, #0
 80034ea:	2100      	movs	r1, #0
 80034ec:	201b      	movs	r0, #27
 80034ee:	f000 fd20 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80034f2:	201b      	movs	r0, #27
 80034f4:	f000 fd37 	bl	8003f66 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80034f8:	e057      	b.n	80035aa <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a2f      	ldr	r2, [pc, #188]	@ (80035bc <HAL_TIM_Base_MspInit+0x124>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d117      	bne.n	8003534 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003504:	4b2c      	ldr	r3, [pc, #176]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 8003506:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800350a:	4a2b      	ldr	r2, [pc, #172]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 800350c:	f043 0304 	orr.w	r3, r3, #4
 8003510:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003514:	4b28      	ldr	r3, [pc, #160]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 8003516:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	617b      	str	r3, [r7, #20]
 8003520:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003522:	2200      	movs	r2, #0
 8003524:	2100      	movs	r1, #0
 8003526:	201e      	movs	r0, #30
 8003528:	f000 fd03 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800352c:	201e      	movs	r0, #30
 800352e:	f000 fd1a 	bl	8003f66 <HAL_NVIC_EnableIRQ>
}
 8003532:	e03a      	b.n	80035aa <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a21      	ldr	r2, [pc, #132]	@ (80035c0 <HAL_TIM_Base_MspInit+0x128>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d135      	bne.n	80035aa <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800353e:	4b1e      	ldr	r3, [pc, #120]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 8003540:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003544:	4a1c      	ldr	r2, [pc, #112]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 8003546:	f043 0308 	orr.w	r3, r3, #8
 800354a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800354e:	4b1a      	ldr	r3, [pc, #104]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 8003550:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800355c:	4b16      	ldr	r3, [pc, #88]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 800355e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003562:	4a15      	ldr	r2, [pc, #84]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800356c:	4b12      	ldr	r3, [pc, #72]	@ (80035b8 <HAL_TIM_Base_MspInit+0x120>)
 800356e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 800357a:	2303      	movs	r3, #3
 800357c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800357e:	2302      	movs	r3, #2
 8003580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003582:	2300      	movs	r3, #0
 8003584:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003586:	2300      	movs	r3, #0
 8003588:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800358a:	2302      	movs	r3, #2
 800358c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800358e:	f107 031c 	add.w	r3, r7, #28
 8003592:	4619      	mov	r1, r3
 8003594:	480b      	ldr	r0, [pc, #44]	@ (80035c4 <HAL_TIM_Base_MspInit+0x12c>)
 8003596:	f001 fadd 	bl	8004b54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800359a:	2200      	movs	r2, #0
 800359c:	2100      	movs	r1, #0
 800359e:	2032      	movs	r0, #50	@ 0x32
 80035a0:	f000 fcc7 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80035a4:	2032      	movs	r0, #50	@ 0x32
 80035a6:	f000 fcde 	bl	8003f66 <HAL_NVIC_EnableIRQ>
}
 80035aa:	bf00      	nop
 80035ac:	3730      	adds	r7, #48	@ 0x30
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	40010000 	.word	0x40010000
 80035b8:	58024400 	.word	0x58024400
 80035bc:	40000800 	.word	0x40000800
 80035c0:	40000c00 	.word	0x40000c00
 80035c4:	58020000 	.word	0x58020000

080035c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	@ 0x28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d0:	f107 0314 	add.w	r3, r7, #20
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	609a      	str	r2, [r3, #8]
 80035dc:	60da      	str	r2, [r3, #12]
 80035de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a26      	ldr	r2, [pc, #152]	@ (8003680 <HAL_TIM_MspPostInit+0xb8>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d120      	bne.n	800362c <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ea:	4b26      	ldr	r3, [pc, #152]	@ (8003684 <HAL_TIM_MspPostInit+0xbc>)
 80035ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035f0:	4a24      	ldr	r2, [pc, #144]	@ (8003684 <HAL_TIM_MspPostInit+0xbc>)
 80035f2:	f043 0310 	orr.w	r3, r3, #16
 80035f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035fa:	4b22      	ldr	r3, [pc, #136]	@ (8003684 <HAL_TIM_MspPostInit+0xbc>)
 80035fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003600:	f003 0310 	and.w	r3, r3, #16
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8003608:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800360c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360e:	2302      	movs	r3, #2
 8003610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003612:	2300      	movs	r3, #0
 8003614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003616:	2300      	movs	r3, #0
 8003618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800361a:	2301      	movs	r3, #1
 800361c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800361e:	f107 0314 	add.w	r3, r7, #20
 8003622:	4619      	mov	r1, r3
 8003624:	4818      	ldr	r0, [pc, #96]	@ (8003688 <HAL_TIM_MspPostInit+0xc0>)
 8003626:	f001 fa95 	bl	8004b54 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800362a:	e024      	b.n	8003676 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a16      	ldr	r2, [pc, #88]	@ (800368c <HAL_TIM_MspPostInit+0xc4>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d11f      	bne.n	8003676 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003636:	4b13      	ldr	r3, [pc, #76]	@ (8003684 <HAL_TIM_MspPostInit+0xbc>)
 8003638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800363c:	4a11      	ldr	r2, [pc, #68]	@ (8003684 <HAL_TIM_MspPostInit+0xbc>)
 800363e:	f043 0308 	orr.w	r3, r3, #8
 8003642:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003646:	4b0f      	ldr	r3, [pc, #60]	@ (8003684 <HAL_TIM_MspPostInit+0xbc>)
 8003648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800364c:	f003 0308 	and.w	r3, r3, #8
 8003650:	60fb      	str	r3, [r7, #12]
 8003652:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 8003654:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365a:	2302      	movs	r3, #2
 800365c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365e:	2300      	movs	r3, #0
 8003660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003662:	2300      	movs	r3, #0
 8003664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003666:	2302      	movs	r3, #2
 8003668:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800366a:	f107 0314 	add.w	r3, r7, #20
 800366e:	4619      	mov	r1, r3
 8003670:	4807      	ldr	r0, [pc, #28]	@ (8003690 <HAL_TIM_MspPostInit+0xc8>)
 8003672:	f001 fa6f 	bl	8004b54 <HAL_GPIO_Init>
}
 8003676:	bf00      	nop
 8003678:	3728      	adds	r7, #40	@ 0x28
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40010000 	.word	0x40010000
 8003684:	58024400 	.word	0x58024400
 8003688:	58021000 	.word	0x58021000
 800368c:	40000800 	.word	0x40000800
 8003690:	58020c00 	.word	0x58020c00

08003694 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b0bc      	sub	sp, #240	@ 0xf0
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800369c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	605a      	str	r2, [r3, #4]
 80036a6:	609a      	str	r2, [r3, #8]
 80036a8:	60da      	str	r2, [r3, #12]
 80036aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036ac:	f107 0318 	add.w	r3, r7, #24
 80036b0:	22c0      	movs	r2, #192	@ 0xc0
 80036b2:	2100      	movs	r1, #0
 80036b4:	4618      	mov	r0, r3
 80036b6:	f00a ff3d 	bl	800e534 <memset>
  if(huart->Instance==USART1)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a51      	ldr	r2, [pc, #324]	@ (8003804 <HAL_UART_MspInit+0x170>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d14f      	bne.n	8003764 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80036c4:	f04f 0201 	mov.w	r2, #1
 80036c8:	f04f 0300 	mov.w	r3, #0
 80036cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 80036d0:	2318      	movs	r3, #24
 80036d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036d6:	f107 0318 	add.w	r3, r7, #24
 80036da:	4618      	mov	r0, r3
 80036dc:	f003 faf8 	bl	8006cd0 <HAL_RCCEx_PeriphCLKConfig>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80036e6:	f7ff fdff 	bl	80032e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ea:	4b47      	ldr	r3, [pc, #284]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80036ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036f0:	4a45      	ldr	r2, [pc, #276]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80036f2:	f043 0310 	orr.w	r3, r3, #16
 80036f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036fa:	4b43      	ldr	r3, [pc, #268]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80036fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003700:	f003 0310 	and.w	r3, r3, #16
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003708:	4b3f      	ldr	r3, [pc, #252]	@ (8003808 <HAL_UART_MspInit+0x174>)
 800370a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800370e:	4a3e      	ldr	r2, [pc, #248]	@ (8003808 <HAL_UART_MspInit+0x174>)
 8003710:	f043 0302 	orr.w	r3, r3, #2
 8003714:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003718:	4b3b      	ldr	r3, [pc, #236]	@ (8003808 <HAL_UART_MspInit+0x174>)
 800371a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003726:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800372a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372e:	2302      	movs	r3, #2
 8003730:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003734:	2300      	movs	r3, #0
 8003736:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373a:	2300      	movs	r3, #0
 800373c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003740:	2304      	movs	r3, #4
 8003742:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003746:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800374a:	4619      	mov	r1, r3
 800374c:	482f      	ldr	r0, [pc, #188]	@ (800380c <HAL_UART_MspInit+0x178>)
 800374e:	f001 fa01 	bl	8004b54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003752:	2200      	movs	r2, #0
 8003754:	2100      	movs	r1, #0
 8003756:	2025      	movs	r0, #37	@ 0x25
 8003758:	f000 fbeb 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800375c:	2025      	movs	r0, #37	@ 0x25
 800375e:	f000 fc02 	bl	8003f66 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003762:	e04b      	b.n	80037fc <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a29      	ldr	r2, [pc, #164]	@ (8003810 <HAL_UART_MspInit+0x17c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d146      	bne.n	80037fc <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800376e:	f04f 0202 	mov.w	r2, #2
 8003772:	f04f 0300 	mov.w	r3, #0
 8003776:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800377a:	2300      	movs	r3, #0
 800377c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003780:	f107 0318 	add.w	r3, r7, #24
 8003784:	4618      	mov	r0, r3
 8003786:	f003 faa3 	bl	8006cd0 <HAL_RCCEx_PeriphCLKConfig>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8003790:	f7ff fdaa 	bl	80032e8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003794:	4b1c      	ldr	r3, [pc, #112]	@ (8003808 <HAL_UART_MspInit+0x174>)
 8003796:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800379a:	4a1b      	ldr	r2, [pc, #108]	@ (8003808 <HAL_UART_MspInit+0x174>)
 800379c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80037a4:	4b18      	ldr	r3, [pc, #96]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80037a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037b2:	4b15      	ldr	r3, [pc, #84]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80037b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037b8:	4a13      	ldr	r2, [pc, #76]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80037ba:	f043 0308 	orr.w	r3, r3, #8
 80037be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037c2:	4b11      	ldr	r3, [pc, #68]	@ (8003808 <HAL_UART_MspInit+0x174>)
 80037c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80037d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d8:	2302      	movs	r3, #2
 80037da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037de:	2300      	movs	r3, #0
 80037e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037e4:	2300      	movs	r3, #0
 80037e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037ea:	2307      	movs	r3, #7
 80037ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80037f4:	4619      	mov	r1, r3
 80037f6:	4807      	ldr	r0, [pc, #28]	@ (8003814 <HAL_UART_MspInit+0x180>)
 80037f8:	f001 f9ac 	bl	8004b54 <HAL_GPIO_Init>
}
 80037fc:	bf00      	nop
 80037fe:	37f0      	adds	r7, #240	@ 0xf0
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40011000 	.word	0x40011000
 8003808:	58024400 	.word	0x58024400
 800380c:	58020400 	.word	0x58020400
 8003810:	40004800 	.word	0x40004800
 8003814:	58020c00 	.word	0x58020c00

08003818 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800381c:	bf00      	nop
 800381e:	e7fd      	b.n	800381c <NMI_Handler+0x4>

08003820 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003824:	bf00      	nop
 8003826:	e7fd      	b.n	8003824 <HardFault_Handler+0x4>

08003828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800382c:	bf00      	nop
 800382e:	e7fd      	b.n	800382c <MemManage_Handler+0x4>

08003830 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003834:	bf00      	nop
 8003836:	e7fd      	b.n	8003834 <BusFault_Handler+0x4>

08003838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800383c:	bf00      	nop
 800383e:	e7fd      	b.n	800383c <UsageFault_Handler+0x4>

08003840 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800384e:	b480      	push	{r7}
 8003850:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003852:	bf00      	nop
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003860:	bf00      	nop
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr

0800386a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800386a:	b580      	push	{r7, lr}
 800386c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800386e:	f000 fa35 	bl	8003cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003872:	bf00      	nop
 8003874:	bd80      	pop	{r7, pc}
	...

08003878 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800387c:	4802      	ldr	r0, [pc, #8]	@ (8003888 <TIM1_UP_IRQHandler+0x10>)
 800387e:	f005 fd0f 	bl	80092a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003882:	bf00      	nop
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	240006a8 	.word	0x240006a8

0800388c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003890:	4802      	ldr	r0, [pc, #8]	@ (800389c <TIM1_CC_IRQHandler+0x10>)
 8003892:	f005 fd05 	bl	80092a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003896:	bf00      	nop
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	240006a8 	.word	0x240006a8

080038a0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80038a4:	4802      	ldr	r0, [pc, #8]	@ (80038b0 <TIM4_IRQHandler+0x10>)
 80038a6:	f005 fcfb 	bl	80092a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	240006f4 	.word	0x240006f4

080038b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80038b8:	4802      	ldr	r0, [pc, #8]	@ (80038c4 <USART1_IRQHandler+0x10>)
 80038ba:	f007 f9c9 	bl	800ac50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	2400078c 	.word	0x2400078c

080038c8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80038cc:	4802      	ldr	r0, [pc, #8]	@ (80038d8 <TIM5_IRQHandler+0x10>)
 80038ce:	f005 fce7 	bl	80092a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80038d2:	bf00      	nop
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	24000740 	.word	0x24000740

080038dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  return 1;
 80038e0:	2301      	movs	r3, #1
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <_kill>:

int _kill(int pid, int sig)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038f6:	f00a fe95 	bl	800e624 <__errno>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2216      	movs	r2, #22
 80038fe:	601a      	str	r2, [r3, #0]
  return -1;
 8003900:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <_exit>:

void _exit (int status)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003914:	f04f 31ff 	mov.w	r1, #4294967295
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f7ff ffe7 	bl	80038ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800391e:	bf00      	nop
 8003920:	e7fd      	b.n	800391e <_exit+0x12>

08003922 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b086      	sub	sp, #24
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800392e:	2300      	movs	r3, #0
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	e00a      	b.n	800394a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003934:	f3af 8000 	nop.w
 8003938:	4601      	mov	r1, r0
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	60ba      	str	r2, [r7, #8]
 8003940:	b2ca      	uxtb	r2, r1
 8003942:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	3301      	adds	r3, #1
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	429a      	cmp	r2, r3
 8003950:	dbf0      	blt.n	8003934 <_read+0x12>
  }

  return len;
 8003952:	687b      	ldr	r3, [r7, #4]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3718      	adds	r7, #24
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <_close>:
  }
  return len;
}

int _close(int file)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003964:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003968:	4618      	mov	r0, r3
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003984:	605a      	str	r2, [r3, #4]
  return 0;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <_isatty>:

int _isatty(int file)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800399c:	2301      	movs	r3, #1
}
 800399e:	4618      	mov	r0, r3
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b085      	sub	sp, #20
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	60f8      	str	r0, [r7, #12]
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039cc:	4a14      	ldr	r2, [pc, #80]	@ (8003a20 <_sbrk+0x5c>)
 80039ce:	4b15      	ldr	r3, [pc, #84]	@ (8003a24 <_sbrk+0x60>)
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039d8:	4b13      	ldr	r3, [pc, #76]	@ (8003a28 <_sbrk+0x64>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d102      	bne.n	80039e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039e0:	4b11      	ldr	r3, [pc, #68]	@ (8003a28 <_sbrk+0x64>)
 80039e2:	4a12      	ldr	r2, [pc, #72]	@ (8003a2c <_sbrk+0x68>)
 80039e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039e6:	4b10      	ldr	r3, [pc, #64]	@ (8003a28 <_sbrk+0x64>)
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4413      	add	r3, r2
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d207      	bcs.n	8003a04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039f4:	f00a fe16 	bl	800e624 <__errno>
 80039f8:	4603      	mov	r3, r0
 80039fa:	220c      	movs	r2, #12
 80039fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003a02:	e009      	b.n	8003a18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a04:	4b08      	ldr	r3, [pc, #32]	@ (8003a28 <_sbrk+0x64>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a0a:	4b07      	ldr	r3, [pc, #28]	@ (8003a28 <_sbrk+0x64>)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4413      	add	r3, r2
 8003a12:	4a05      	ldr	r2, [pc, #20]	@ (8003a28 <_sbrk+0x64>)
 8003a14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a16:	68fb      	ldr	r3, [r7, #12]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	24080000 	.word	0x24080000
 8003a24:	00000400 	.word	0x00000400
 8003a28:	240008c0 	.word	0x240008c0
 8003a2c:	24000a18 	.word	0x24000a18

08003a30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003a34:	4b43      	ldr	r3, [pc, #268]	@ (8003b44 <SystemInit+0x114>)
 8003a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3a:	4a42      	ldr	r2, [pc, #264]	@ (8003b44 <SystemInit+0x114>)
 8003a3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003a44:	4b40      	ldr	r3, [pc, #256]	@ (8003b48 <SystemInit+0x118>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 030f 	and.w	r3, r3, #15
 8003a4c:	2b06      	cmp	r3, #6
 8003a4e:	d807      	bhi.n	8003a60 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003a50:	4b3d      	ldr	r3, [pc, #244]	@ (8003b48 <SystemInit+0x118>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f023 030f 	bic.w	r3, r3, #15
 8003a58:	4a3b      	ldr	r2, [pc, #236]	@ (8003b48 <SystemInit+0x118>)
 8003a5a:	f043 0307 	orr.w	r3, r3, #7
 8003a5e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003a60:	4b3a      	ldr	r3, [pc, #232]	@ (8003b4c <SystemInit+0x11c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a39      	ldr	r2, [pc, #228]	@ (8003b4c <SystemInit+0x11c>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003a6c:	4b37      	ldr	r3, [pc, #220]	@ (8003b4c <SystemInit+0x11c>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003a72:	4b36      	ldr	r3, [pc, #216]	@ (8003b4c <SystemInit+0x11c>)
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	4935      	ldr	r1, [pc, #212]	@ (8003b4c <SystemInit+0x11c>)
 8003a78:	4b35      	ldr	r3, [pc, #212]	@ (8003b50 <SystemInit+0x120>)
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003a7e:	4b32      	ldr	r3, [pc, #200]	@ (8003b48 <SystemInit+0x118>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d007      	beq.n	8003a9a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b48 <SystemInit+0x118>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f023 030f 	bic.w	r3, r3, #15
 8003a92:	4a2d      	ldr	r2, [pc, #180]	@ (8003b48 <SystemInit+0x118>)
 8003a94:	f043 0307 	orr.w	r3, r3, #7
 8003a98:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8003b4c <SystemInit+0x11c>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b4c <SystemInit+0x11c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003aa6:	4b29      	ldr	r3, [pc, #164]	@ (8003b4c <SystemInit+0x11c>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003aac:	4b27      	ldr	r3, [pc, #156]	@ (8003b4c <SystemInit+0x11c>)
 8003aae:	4a29      	ldr	r2, [pc, #164]	@ (8003b54 <SystemInit+0x124>)
 8003ab0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003ab2:	4b26      	ldr	r3, [pc, #152]	@ (8003b4c <SystemInit+0x11c>)
 8003ab4:	4a28      	ldr	r2, [pc, #160]	@ (8003b58 <SystemInit+0x128>)
 8003ab6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003ab8:	4b24      	ldr	r3, [pc, #144]	@ (8003b4c <SystemInit+0x11c>)
 8003aba:	4a28      	ldr	r2, [pc, #160]	@ (8003b5c <SystemInit+0x12c>)
 8003abc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003abe:	4b23      	ldr	r3, [pc, #140]	@ (8003b4c <SystemInit+0x11c>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003ac4:	4b21      	ldr	r3, [pc, #132]	@ (8003b4c <SystemInit+0x11c>)
 8003ac6:	4a25      	ldr	r2, [pc, #148]	@ (8003b5c <SystemInit+0x12c>)
 8003ac8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003aca:	4b20      	ldr	r3, [pc, #128]	@ (8003b4c <SystemInit+0x11c>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <SystemInit+0x11c>)
 8003ad2:	4a22      	ldr	r2, [pc, #136]	@ (8003b5c <SystemInit+0x12c>)
 8003ad4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b4c <SystemInit+0x11c>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003adc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b4c <SystemInit+0x11c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8003b4c <SystemInit+0x11c>)
 8003ae2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ae6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003ae8:	4b18      	ldr	r3, [pc, #96]	@ (8003b4c <SystemInit+0x11c>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003aee:	4b1c      	ldr	r3, [pc, #112]	@ (8003b60 <SystemInit+0x130>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b64 <SystemInit+0x134>)
 8003af4:	4013      	ands	r3, r2
 8003af6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003afa:	d202      	bcs.n	8003b02 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003afc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b68 <SystemInit+0x138>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8003b02:	4b12      	ldr	r3, [pc, #72]	@ (8003b4c <SystemInit+0x11c>)
 8003b04:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003b08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d113      	bne.n	8003b38 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003b10:	4b0e      	ldr	r3, [pc, #56]	@ (8003b4c <SystemInit+0x11c>)
 8003b12:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003b16:	4a0d      	ldr	r2, [pc, #52]	@ (8003b4c <SystemInit+0x11c>)
 8003b18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b1c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003b20:	4b12      	ldr	r3, [pc, #72]	@ (8003b6c <SystemInit+0x13c>)
 8003b22:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003b26:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003b28:	4b08      	ldr	r3, [pc, #32]	@ (8003b4c <SystemInit+0x11c>)
 8003b2a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003b2e:	4a07      	ldr	r2, [pc, #28]	@ (8003b4c <SystemInit+0x11c>)
 8003b30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b34:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003b38:	bf00      	nop
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	e000ed00 	.word	0xe000ed00
 8003b48:	52002000 	.word	0x52002000
 8003b4c:	58024400 	.word	0x58024400
 8003b50:	eaf6ed7f 	.word	0xeaf6ed7f
 8003b54:	02020200 	.word	0x02020200
 8003b58:	01ff0000 	.word	0x01ff0000
 8003b5c:	01010280 	.word	0x01010280
 8003b60:	5c001000 	.word	0x5c001000
 8003b64:	ffff0000 	.word	0xffff0000
 8003b68:	51008108 	.word	0x51008108
 8003b6c:	52004000 	.word	0x52004000

08003b70 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8003b74:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <ExitRun0Mode+0x2c>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	4a08      	ldr	r2, [pc, #32]	@ (8003b9c <ExitRun0Mode+0x2c>)
 8003b7a:	f043 0302 	orr.w	r3, r3, #2
 8003b7e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8003b80:	bf00      	nop
 8003b82:	4b06      	ldr	r3, [pc, #24]	@ (8003b9c <ExitRun0Mode+0x2c>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d0f9      	beq.n	8003b82 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8003b8e:	bf00      	nop
 8003b90:	bf00      	nop
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	58024800 	.word	0x58024800

08003ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003ba0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003bdc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8003ba4:	f7ff ffe4 	bl	8003b70 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ba8:	f7ff ff42 	bl	8003a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bac:	480c      	ldr	r0, [pc, #48]	@ (8003be0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003bae:	490d      	ldr	r1, [pc, #52]	@ (8003be4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8003be8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bb4:	e002      	b.n	8003bbc <LoopCopyDataInit>

08003bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bba:	3304      	adds	r3, #4

08003bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bc0:	d3f9      	bcc.n	8003bb6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8003bec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8003bf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bc8:	e001      	b.n	8003bce <LoopFillZerobss>

08003bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bcc:	3204      	adds	r2, #4

08003bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bd0:	d3fb      	bcc.n	8003bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003bd2:	f00a fd2d 	bl	800e630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bd6:	f7fe fde1 	bl	800279c <main>
  bx  lr
 8003bda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003bdc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003be0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003be4:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 8003be8:	08011498 	.word	0x08011498
  ldr r2, =_sbss
 8003bec:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 8003bf0:	24000a14 	.word	0x24000a14

08003bf4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bf4:	e7fe      	b.n	8003bf4 <ADC3_IRQHandler>
	...

08003bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bfe:	2003      	movs	r0, #3
 8003c00:	f000 f98c 	bl	8003f1c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003c04:	f002 fe8e 	bl	8006924 <HAL_RCC_GetSysClockFreq>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b15      	ldr	r3, [pc, #84]	@ (8003c60 <HAL_Init+0x68>)
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	0a1b      	lsrs	r3, r3, #8
 8003c10:	f003 030f 	and.w	r3, r3, #15
 8003c14:	4913      	ldr	r1, [pc, #76]	@ (8003c64 <HAL_Init+0x6c>)
 8003c16:	5ccb      	ldrb	r3, [r1, r3]
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c20:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c22:	4b0f      	ldr	r3, [pc, #60]	@ (8003c60 <HAL_Init+0x68>)
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	f003 030f 	and.w	r3, r3, #15
 8003c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8003c64 <HAL_Init+0x6c>)
 8003c2c:	5cd3      	ldrb	r3, [r2, r3]
 8003c2e:	f003 031f 	and.w	r3, r3, #31
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	fa22 f303 	lsr.w	r3, r2, r3
 8003c38:	4a0b      	ldr	r2, [pc, #44]	@ (8003c68 <HAL_Init+0x70>)
 8003c3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c6c <HAL_Init+0x74>)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c42:	200f      	movs	r0, #15
 8003c44:	f000 f814 	bl	8003c70 <HAL_InitTick>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e002      	b.n	8003c58 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003c52:	f7ff fb4f 	bl	80032f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	58024400 	.word	0x58024400
 8003c64:	080110c4 	.word	0x080110c4
 8003c68:	24000050 	.word	0x24000050
 8003c6c:	2400004c 	.word	0x2400004c

08003c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003c78:	4b15      	ldr	r3, [pc, #84]	@ (8003cd0 <HAL_InitTick+0x60>)
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e021      	b.n	8003cc8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003c84:	4b13      	ldr	r3, [pc, #76]	@ (8003cd4 <HAL_InitTick+0x64>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4b11      	ldr	r3, [pc, #68]	@ (8003cd0 <HAL_InitTick+0x60>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f971 	bl	8003f82 <HAL_SYSTICK_Config>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e00e      	b.n	8003cc8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b0f      	cmp	r3, #15
 8003cae:	d80a      	bhi.n	8003cc6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	6879      	ldr	r1, [r7, #4]
 8003cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb8:	f000 f93b 	bl	8003f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cbc:	4a06      	ldr	r2, [pc, #24]	@ (8003cd8 <HAL_InitTick+0x68>)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	e000      	b.n	8003cc8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	24000058 	.word	0x24000058
 8003cd4:	2400004c 	.word	0x2400004c
 8003cd8:	24000054 	.word	0x24000054

08003cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ce0:	4b06      	ldr	r3, [pc, #24]	@ (8003cfc <HAL_IncTick+0x20>)
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <HAL_IncTick+0x24>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4413      	add	r3, r2
 8003cec:	4a04      	ldr	r2, [pc, #16]	@ (8003d00 <HAL_IncTick+0x24>)
 8003cee:	6013      	str	r3, [r2, #0]
}
 8003cf0:	bf00      	nop
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	24000058 	.word	0x24000058
 8003d00:	240008c4 	.word	0x240008c4

08003d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  return uwTick;
 8003d08:	4b03      	ldr	r3, [pc, #12]	@ (8003d18 <HAL_GetTick+0x14>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	240008c4 	.word	0x240008c4

08003d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d24:	f7ff ffee 	bl	8003d04 <HAL_GetTick>
 8003d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d005      	beq.n	8003d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d36:	4b0a      	ldr	r3, [pc, #40]	@ (8003d60 <HAL_Delay+0x44>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4413      	add	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d42:	bf00      	nop
 8003d44:	f7ff ffde 	bl	8003d04 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d8f7      	bhi.n	8003d44 <HAL_Delay+0x28>
  {
  }
}
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	24000058 	.word	0x24000058

08003d64 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003d68:	4b03      	ldr	r3, [pc, #12]	@ (8003d78 <HAL_GetREVID+0x14>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	0c1b      	lsrs	r3, r3, #16
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	5c001000 	.word	0x5c001000

08003d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <__NVIC_SetPriorityGrouping+0x40>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d98:	4013      	ands	r3, r2
 8003d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003da4:	4b06      	ldr	r3, [pc, #24]	@ (8003dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003daa:	4a04      	ldr	r2, [pc, #16]	@ (8003dbc <__NVIC_SetPriorityGrouping+0x40>)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	60d3      	str	r3, [r2, #12]
}
 8003db0:	bf00      	nop
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	e000ed00 	.word	0xe000ed00
 8003dc0:	05fa0000 	.word	0x05fa0000

08003dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dc8:	4b04      	ldr	r3, [pc, #16]	@ (8003ddc <__NVIC_GetPriorityGrouping+0x18>)
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	0a1b      	lsrs	r3, r3, #8
 8003dce:	f003 0307 	and.w	r3, r3, #7
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr
 8003ddc:	e000ed00 	.word	0xe000ed00

08003de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	4603      	mov	r3, r0
 8003de8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003dea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	db0b      	blt.n	8003e0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003df2:	88fb      	ldrh	r3, [r7, #6]
 8003df4:	f003 021f 	and.w	r2, r3, #31
 8003df8:	4907      	ldr	r1, [pc, #28]	@ (8003e18 <__NVIC_EnableIRQ+0x38>)
 8003dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dfe:	095b      	lsrs	r3, r3, #5
 8003e00:	2001      	movs	r0, #1
 8003e02:	fa00 f202 	lsl.w	r2, r0, r2
 8003e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e0a:	bf00      	nop
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	e000e100 	.word	0xe000e100

08003e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	6039      	str	r1, [r7, #0]
 8003e26:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003e28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	db0a      	blt.n	8003e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	490c      	ldr	r1, [pc, #48]	@ (8003e68 <__NVIC_SetPriority+0x4c>)
 8003e36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e3a:	0112      	lsls	r2, r2, #4
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	440b      	add	r3, r1
 8003e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e44:	e00a      	b.n	8003e5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	4908      	ldr	r1, [pc, #32]	@ (8003e6c <__NVIC_SetPriority+0x50>)
 8003e4c:	88fb      	ldrh	r3, [r7, #6]
 8003e4e:	f003 030f 	and.w	r3, r3, #15
 8003e52:	3b04      	subs	r3, #4
 8003e54:	0112      	lsls	r2, r2, #4
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	440b      	add	r3, r1
 8003e5a:	761a      	strb	r2, [r3, #24]
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	e000e100 	.word	0xe000e100
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b089      	sub	sp, #36	@ 0x24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f003 0307 	and.w	r3, r3, #7
 8003e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	f1c3 0307 	rsb	r3, r3, #7
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	bf28      	it	cs
 8003e8e:	2304      	movcs	r3, #4
 8003e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	3304      	adds	r3, #4
 8003e96:	2b06      	cmp	r3, #6
 8003e98:	d902      	bls.n	8003ea0 <NVIC_EncodePriority+0x30>
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3b03      	subs	r3, #3
 8003e9e:	e000      	b.n	8003ea2 <NVIC_EncodePriority+0x32>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	43da      	mvns	r2, r3
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	401a      	ands	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec2:	43d9      	mvns	r1, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ec8:	4313      	orrs	r3, r2
         );
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3724      	adds	r7, #36	@ 0x24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
	...

08003ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ee8:	d301      	bcc.n	8003eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eea:	2301      	movs	r3, #1
 8003eec:	e00f      	b.n	8003f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eee:	4a0a      	ldr	r2, [pc, #40]	@ (8003f18 <SysTick_Config+0x40>)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ef6:	210f      	movs	r1, #15
 8003ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8003efc:	f7ff ff8e 	bl	8003e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f00:	4b05      	ldr	r3, [pc, #20]	@ (8003f18 <SysTick_Config+0x40>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f06:	4b04      	ldr	r3, [pc, #16]	@ (8003f18 <SysTick_Config+0x40>)
 8003f08:	2207      	movs	r2, #7
 8003f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	e000e010 	.word	0xe000e010

08003f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff ff29 	bl	8003d7c <__NVIC_SetPriorityGrouping>
}
 8003f2a:	bf00      	nop
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b086      	sub	sp, #24
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	4603      	mov	r3, r0
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f40:	f7ff ff40 	bl	8003dc4 <__NVIC_GetPriorityGrouping>
 8003f44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	6978      	ldr	r0, [r7, #20]
 8003f4c:	f7ff ff90 	bl	8003e70 <NVIC_EncodePriority>
 8003f50:	4602      	mov	r2, r0
 8003f52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f56:	4611      	mov	r1, r2
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff ff5f 	bl	8003e1c <__NVIC_SetPriority>
}
 8003f5e:	bf00      	nop
 8003f60:	3718      	adds	r7, #24
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b082      	sub	sp, #8
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff ff33 	bl	8003de0 <__NVIC_EnableIRQ>
}
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff ffa4 	bl	8003ed8 <SysTick_Config>
 8003f90:	4603      	mov	r3, r0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3708      	adds	r7, #8
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
	...

08003f9c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003fa0:	f3bf 8f5f 	dmb	sy
}
 8003fa4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003fa6:	4b07      	ldr	r3, [pc, #28]	@ (8003fc4 <HAL_MPU_Disable+0x28>)
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	4a06      	ldr	r2, [pc, #24]	@ (8003fc4 <HAL_MPU_Disable+0x28>)
 8003fac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003fb2:	4b05      	ldr	r3, [pc, #20]	@ (8003fc8 <HAL_MPU_Disable+0x2c>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	605a      	str	r2, [r3, #4]
}
 8003fb8:	bf00      	nop
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	e000ed00 	.word	0xe000ed00
 8003fc8:	e000ed90 	.word	0xe000ed90

08003fcc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003fd4:	4a0b      	ldr	r2, [pc, #44]	@ (8004004 <HAL_MPU_Enable+0x38>)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003fde:	4b0a      	ldr	r3, [pc, #40]	@ (8004008 <HAL_MPU_Enable+0x3c>)
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe2:	4a09      	ldr	r2, [pc, #36]	@ (8004008 <HAL_MPU_Enable+0x3c>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003fea:	f3bf 8f4f 	dsb	sy
}
 8003fee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ff0:	f3bf 8f6f 	isb	sy
}
 8003ff4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	e000ed90 	.word	0xe000ed90
 8004008:	e000ed00 	.word	0xe000ed00

0800400c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	785a      	ldrb	r2, [r3, #1]
 8004018:	4b1b      	ldr	r3, [pc, #108]	@ (8004088 <HAL_MPU_ConfigRegion+0x7c>)
 800401a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800401c:	4b1a      	ldr	r3, [pc, #104]	@ (8004088 <HAL_MPU_ConfigRegion+0x7c>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	4a19      	ldr	r2, [pc, #100]	@ (8004088 <HAL_MPU_ConfigRegion+0x7c>)
 8004022:	f023 0301 	bic.w	r3, r3, #1
 8004026:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004028:	4a17      	ldr	r2, [pc, #92]	@ (8004088 <HAL_MPU_ConfigRegion+0x7c>)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	7b1b      	ldrb	r3, [r3, #12]
 8004034:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	7adb      	ldrb	r3, [r3, #11]
 800403a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800403c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	7a9b      	ldrb	r3, [r3, #10]
 8004042:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004044:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	7b5b      	ldrb	r3, [r3, #13]
 800404a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800404c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	7b9b      	ldrb	r3, [r3, #14]
 8004052:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004054:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	7bdb      	ldrb	r3, [r3, #15]
 800405a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800405c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	7a5b      	ldrb	r3, [r3, #9]
 8004062:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004064:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	7a1b      	ldrb	r3, [r3, #8]
 800406a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800406c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	7812      	ldrb	r2, [r2, #0]
 8004072:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004074:	4a04      	ldr	r2, [pc, #16]	@ (8004088 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004076:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004078:	6113      	str	r3, [r2, #16]
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	e000ed90 	.word	0xe000ed90

0800408c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004094:	f7ff fe36 	bl	8003d04 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e2dc      	b.n	800465e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d008      	beq.n	80040c2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2280      	movs	r2, #128	@ 0x80
 80040b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e2cd      	b.n	800465e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a76      	ldr	r2, [pc, #472]	@ (80042a0 <HAL_DMA_Abort+0x214>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d04a      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a74      	ldr	r2, [pc, #464]	@ (80042a4 <HAL_DMA_Abort+0x218>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d045      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a73      	ldr	r2, [pc, #460]	@ (80042a8 <HAL_DMA_Abort+0x21c>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d040      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a71      	ldr	r2, [pc, #452]	@ (80042ac <HAL_DMA_Abort+0x220>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d03b      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a70      	ldr	r2, [pc, #448]	@ (80042b0 <HAL_DMA_Abort+0x224>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d036      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a6e      	ldr	r2, [pc, #440]	@ (80042b4 <HAL_DMA_Abort+0x228>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d031      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a6d      	ldr	r2, [pc, #436]	@ (80042b8 <HAL_DMA_Abort+0x22c>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d02c      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a6b      	ldr	r2, [pc, #428]	@ (80042bc <HAL_DMA_Abort+0x230>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d027      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a6a      	ldr	r2, [pc, #424]	@ (80042c0 <HAL_DMA_Abort+0x234>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d022      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a68      	ldr	r2, [pc, #416]	@ (80042c4 <HAL_DMA_Abort+0x238>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d01d      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a67      	ldr	r2, [pc, #412]	@ (80042c8 <HAL_DMA_Abort+0x23c>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d018      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a65      	ldr	r2, [pc, #404]	@ (80042cc <HAL_DMA_Abort+0x240>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d013      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a64      	ldr	r2, [pc, #400]	@ (80042d0 <HAL_DMA_Abort+0x244>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d00e      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a62      	ldr	r2, [pc, #392]	@ (80042d4 <HAL_DMA_Abort+0x248>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d009      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a61      	ldr	r2, [pc, #388]	@ (80042d8 <HAL_DMA_Abort+0x24c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d004      	beq.n	8004162 <HAL_DMA_Abort+0xd6>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a5f      	ldr	r2, [pc, #380]	@ (80042dc <HAL_DMA_Abort+0x250>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d101      	bne.n	8004166 <HAL_DMA_Abort+0xda>
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <HAL_DMA_Abort+0xdc>
 8004166:	2300      	movs	r3, #0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d013      	beq.n	8004194 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 021e 	bic.w	r2, r2, #30
 800417a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695a      	ldr	r2, [r3, #20]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800418a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	617b      	str	r3, [r7, #20]
 8004192:	e00a      	b.n	80041aa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 020e 	bic.w	r2, r2, #14
 80041a2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a3c      	ldr	r2, [pc, #240]	@ (80042a0 <HAL_DMA_Abort+0x214>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d072      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a3a      	ldr	r2, [pc, #232]	@ (80042a4 <HAL_DMA_Abort+0x218>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d06d      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a39      	ldr	r2, [pc, #228]	@ (80042a8 <HAL_DMA_Abort+0x21c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d068      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a37      	ldr	r2, [pc, #220]	@ (80042ac <HAL_DMA_Abort+0x220>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d063      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a36      	ldr	r2, [pc, #216]	@ (80042b0 <HAL_DMA_Abort+0x224>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d05e      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a34      	ldr	r2, [pc, #208]	@ (80042b4 <HAL_DMA_Abort+0x228>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d059      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a33      	ldr	r2, [pc, #204]	@ (80042b8 <HAL_DMA_Abort+0x22c>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d054      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a31      	ldr	r2, [pc, #196]	@ (80042bc <HAL_DMA_Abort+0x230>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d04f      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a30      	ldr	r2, [pc, #192]	@ (80042c0 <HAL_DMA_Abort+0x234>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d04a      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a2e      	ldr	r2, [pc, #184]	@ (80042c4 <HAL_DMA_Abort+0x238>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d045      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a2d      	ldr	r2, [pc, #180]	@ (80042c8 <HAL_DMA_Abort+0x23c>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d040      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a2b      	ldr	r2, [pc, #172]	@ (80042cc <HAL_DMA_Abort+0x240>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d03b      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a2a      	ldr	r2, [pc, #168]	@ (80042d0 <HAL_DMA_Abort+0x244>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d036      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a28      	ldr	r2, [pc, #160]	@ (80042d4 <HAL_DMA_Abort+0x248>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d031      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a27      	ldr	r2, [pc, #156]	@ (80042d8 <HAL_DMA_Abort+0x24c>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d02c      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a25      	ldr	r2, [pc, #148]	@ (80042dc <HAL_DMA_Abort+0x250>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d027      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a24      	ldr	r2, [pc, #144]	@ (80042e0 <HAL_DMA_Abort+0x254>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d022      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a22      	ldr	r2, [pc, #136]	@ (80042e4 <HAL_DMA_Abort+0x258>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d01d      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a21      	ldr	r2, [pc, #132]	@ (80042e8 <HAL_DMA_Abort+0x25c>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d018      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1f      	ldr	r2, [pc, #124]	@ (80042ec <HAL_DMA_Abort+0x260>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d013      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a1e      	ldr	r2, [pc, #120]	@ (80042f0 <HAL_DMA_Abort+0x264>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d00e      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1c      	ldr	r2, [pc, #112]	@ (80042f4 <HAL_DMA_Abort+0x268>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d009      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a1b      	ldr	r2, [pc, #108]	@ (80042f8 <HAL_DMA_Abort+0x26c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d004      	beq.n	800429a <HAL_DMA_Abort+0x20e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a19      	ldr	r2, [pc, #100]	@ (80042fc <HAL_DMA_Abort+0x270>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d132      	bne.n	8004300 <HAL_DMA_Abort+0x274>
 800429a:	2301      	movs	r3, #1
 800429c:	e031      	b.n	8004302 <HAL_DMA_Abort+0x276>
 800429e:	bf00      	nop
 80042a0:	40020010 	.word	0x40020010
 80042a4:	40020028 	.word	0x40020028
 80042a8:	40020040 	.word	0x40020040
 80042ac:	40020058 	.word	0x40020058
 80042b0:	40020070 	.word	0x40020070
 80042b4:	40020088 	.word	0x40020088
 80042b8:	400200a0 	.word	0x400200a0
 80042bc:	400200b8 	.word	0x400200b8
 80042c0:	40020410 	.word	0x40020410
 80042c4:	40020428 	.word	0x40020428
 80042c8:	40020440 	.word	0x40020440
 80042cc:	40020458 	.word	0x40020458
 80042d0:	40020470 	.word	0x40020470
 80042d4:	40020488 	.word	0x40020488
 80042d8:	400204a0 	.word	0x400204a0
 80042dc:	400204b8 	.word	0x400204b8
 80042e0:	58025408 	.word	0x58025408
 80042e4:	5802541c 	.word	0x5802541c
 80042e8:	58025430 	.word	0x58025430
 80042ec:	58025444 	.word	0x58025444
 80042f0:	58025458 	.word	0x58025458
 80042f4:	5802546c 	.word	0x5802546c
 80042f8:	58025480 	.word	0x58025480
 80042fc:	58025494 	.word	0x58025494
 8004300:	2300      	movs	r3, #0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d007      	beq.n	8004316 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004310:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004314:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a6d      	ldr	r2, [pc, #436]	@ (80044d0 <HAL_DMA_Abort+0x444>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d04a      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a6b      	ldr	r2, [pc, #428]	@ (80044d4 <HAL_DMA_Abort+0x448>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d045      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a6a      	ldr	r2, [pc, #424]	@ (80044d8 <HAL_DMA_Abort+0x44c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d040      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a68      	ldr	r2, [pc, #416]	@ (80044dc <HAL_DMA_Abort+0x450>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d03b      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a67      	ldr	r2, [pc, #412]	@ (80044e0 <HAL_DMA_Abort+0x454>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d036      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a65      	ldr	r2, [pc, #404]	@ (80044e4 <HAL_DMA_Abort+0x458>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d031      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a64      	ldr	r2, [pc, #400]	@ (80044e8 <HAL_DMA_Abort+0x45c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d02c      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a62      	ldr	r2, [pc, #392]	@ (80044ec <HAL_DMA_Abort+0x460>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d027      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a61      	ldr	r2, [pc, #388]	@ (80044f0 <HAL_DMA_Abort+0x464>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d022      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a5f      	ldr	r2, [pc, #380]	@ (80044f4 <HAL_DMA_Abort+0x468>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d01d      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a5e      	ldr	r2, [pc, #376]	@ (80044f8 <HAL_DMA_Abort+0x46c>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d018      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a5c      	ldr	r2, [pc, #368]	@ (80044fc <HAL_DMA_Abort+0x470>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d013      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a5b      	ldr	r2, [pc, #364]	@ (8004500 <HAL_DMA_Abort+0x474>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d00e      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a59      	ldr	r2, [pc, #356]	@ (8004504 <HAL_DMA_Abort+0x478>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d009      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a58      	ldr	r2, [pc, #352]	@ (8004508 <HAL_DMA_Abort+0x47c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d004      	beq.n	80043b6 <HAL_DMA_Abort+0x32a>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a56      	ldr	r2, [pc, #344]	@ (800450c <HAL_DMA_Abort+0x480>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d108      	bne.n	80043c8 <HAL_DMA_Abort+0x33c>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f022 0201 	bic.w	r2, r2, #1
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e007      	b.n	80043d8 <HAL_DMA_Abort+0x34c>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0201 	bic.w	r2, r2, #1
 80043d6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80043d8:	e013      	b.n	8004402 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043da:	f7ff fc93 	bl	8003d04 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b05      	cmp	r3, #5
 80043e6:	d90c      	bls.n	8004402 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2203      	movs	r2, #3
 80043f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e12d      	b.n	800465e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1e5      	bne.n	80043da <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a2f      	ldr	r2, [pc, #188]	@ (80044d0 <HAL_DMA_Abort+0x444>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d04a      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a2d      	ldr	r2, [pc, #180]	@ (80044d4 <HAL_DMA_Abort+0x448>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d045      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a2c      	ldr	r2, [pc, #176]	@ (80044d8 <HAL_DMA_Abort+0x44c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d040      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a2a      	ldr	r2, [pc, #168]	@ (80044dc <HAL_DMA_Abort+0x450>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d03b      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a29      	ldr	r2, [pc, #164]	@ (80044e0 <HAL_DMA_Abort+0x454>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d036      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a27      	ldr	r2, [pc, #156]	@ (80044e4 <HAL_DMA_Abort+0x458>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d031      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a26      	ldr	r2, [pc, #152]	@ (80044e8 <HAL_DMA_Abort+0x45c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d02c      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a24      	ldr	r2, [pc, #144]	@ (80044ec <HAL_DMA_Abort+0x460>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d027      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a23      	ldr	r2, [pc, #140]	@ (80044f0 <HAL_DMA_Abort+0x464>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d022      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a21      	ldr	r2, [pc, #132]	@ (80044f4 <HAL_DMA_Abort+0x468>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d01d      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a20      	ldr	r2, [pc, #128]	@ (80044f8 <HAL_DMA_Abort+0x46c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d018      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1e      	ldr	r2, [pc, #120]	@ (80044fc <HAL_DMA_Abort+0x470>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d013      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1d      	ldr	r2, [pc, #116]	@ (8004500 <HAL_DMA_Abort+0x474>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d00e      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1b      	ldr	r2, [pc, #108]	@ (8004504 <HAL_DMA_Abort+0x478>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d009      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1a      	ldr	r2, [pc, #104]	@ (8004508 <HAL_DMA_Abort+0x47c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d004      	beq.n	80044ae <HAL_DMA_Abort+0x422>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a18      	ldr	r2, [pc, #96]	@ (800450c <HAL_DMA_Abort+0x480>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d101      	bne.n	80044b2 <HAL_DMA_Abort+0x426>
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <HAL_DMA_Abort+0x428>
 80044b2:	2300      	movs	r3, #0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d02b      	beq.n	8004510 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044bc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c2:	f003 031f 	and.w	r3, r3, #31
 80044c6:	223f      	movs	r2, #63	@ 0x3f
 80044c8:	409a      	lsls	r2, r3
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	609a      	str	r2, [r3, #8]
 80044ce:	e02a      	b.n	8004526 <HAL_DMA_Abort+0x49a>
 80044d0:	40020010 	.word	0x40020010
 80044d4:	40020028 	.word	0x40020028
 80044d8:	40020040 	.word	0x40020040
 80044dc:	40020058 	.word	0x40020058
 80044e0:	40020070 	.word	0x40020070
 80044e4:	40020088 	.word	0x40020088
 80044e8:	400200a0 	.word	0x400200a0
 80044ec:	400200b8 	.word	0x400200b8
 80044f0:	40020410 	.word	0x40020410
 80044f4:	40020428 	.word	0x40020428
 80044f8:	40020440 	.word	0x40020440
 80044fc:	40020458 	.word	0x40020458
 8004500:	40020470 	.word	0x40020470
 8004504:	40020488 	.word	0x40020488
 8004508:	400204a0 	.word	0x400204a0
 800450c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004514:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451a:	f003 031f 	and.w	r3, r3, #31
 800451e:	2201      	movs	r2, #1
 8004520:	409a      	lsls	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a4f      	ldr	r2, [pc, #316]	@ (8004668 <HAL_DMA_Abort+0x5dc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d072      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a4d      	ldr	r2, [pc, #308]	@ (800466c <HAL_DMA_Abort+0x5e0>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d06d      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a4c      	ldr	r2, [pc, #304]	@ (8004670 <HAL_DMA_Abort+0x5e4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d068      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a4a      	ldr	r2, [pc, #296]	@ (8004674 <HAL_DMA_Abort+0x5e8>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d063      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a49      	ldr	r2, [pc, #292]	@ (8004678 <HAL_DMA_Abort+0x5ec>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d05e      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a47      	ldr	r2, [pc, #284]	@ (800467c <HAL_DMA_Abort+0x5f0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d059      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a46      	ldr	r2, [pc, #280]	@ (8004680 <HAL_DMA_Abort+0x5f4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d054      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a44      	ldr	r2, [pc, #272]	@ (8004684 <HAL_DMA_Abort+0x5f8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d04f      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a43      	ldr	r2, [pc, #268]	@ (8004688 <HAL_DMA_Abort+0x5fc>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d04a      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a41      	ldr	r2, [pc, #260]	@ (800468c <HAL_DMA_Abort+0x600>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d045      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a40      	ldr	r2, [pc, #256]	@ (8004690 <HAL_DMA_Abort+0x604>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d040      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a3e      	ldr	r2, [pc, #248]	@ (8004694 <HAL_DMA_Abort+0x608>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d03b      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a3d      	ldr	r2, [pc, #244]	@ (8004698 <HAL_DMA_Abort+0x60c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d036      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a3b      	ldr	r2, [pc, #236]	@ (800469c <HAL_DMA_Abort+0x610>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d031      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a3a      	ldr	r2, [pc, #232]	@ (80046a0 <HAL_DMA_Abort+0x614>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d02c      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a38      	ldr	r2, [pc, #224]	@ (80046a4 <HAL_DMA_Abort+0x618>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d027      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a37      	ldr	r2, [pc, #220]	@ (80046a8 <HAL_DMA_Abort+0x61c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d022      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a35      	ldr	r2, [pc, #212]	@ (80046ac <HAL_DMA_Abort+0x620>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d01d      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a34      	ldr	r2, [pc, #208]	@ (80046b0 <HAL_DMA_Abort+0x624>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d018      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a32      	ldr	r2, [pc, #200]	@ (80046b4 <HAL_DMA_Abort+0x628>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d013      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a31      	ldr	r2, [pc, #196]	@ (80046b8 <HAL_DMA_Abort+0x62c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d00e      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a2f      	ldr	r2, [pc, #188]	@ (80046bc <HAL_DMA_Abort+0x630>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d009      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a2e      	ldr	r2, [pc, #184]	@ (80046c0 <HAL_DMA_Abort+0x634>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d004      	beq.n	8004616 <HAL_DMA_Abort+0x58a>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a2c      	ldr	r2, [pc, #176]	@ (80046c4 <HAL_DMA_Abort+0x638>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d101      	bne.n	800461a <HAL_DMA_Abort+0x58e>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <HAL_DMA_Abort+0x590>
 800461a:	2300      	movs	r3, #0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d015      	beq.n	800464c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004628:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00c      	beq.n	800464c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800463c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004640:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800464a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	40020010 	.word	0x40020010
 800466c:	40020028 	.word	0x40020028
 8004670:	40020040 	.word	0x40020040
 8004674:	40020058 	.word	0x40020058
 8004678:	40020070 	.word	0x40020070
 800467c:	40020088 	.word	0x40020088
 8004680:	400200a0 	.word	0x400200a0
 8004684:	400200b8 	.word	0x400200b8
 8004688:	40020410 	.word	0x40020410
 800468c:	40020428 	.word	0x40020428
 8004690:	40020440 	.word	0x40020440
 8004694:	40020458 	.word	0x40020458
 8004698:	40020470 	.word	0x40020470
 800469c:	40020488 	.word	0x40020488
 80046a0:	400204a0 	.word	0x400204a0
 80046a4:	400204b8 	.word	0x400204b8
 80046a8:	58025408 	.word	0x58025408
 80046ac:	5802541c 	.word	0x5802541c
 80046b0:	58025430 	.word	0x58025430
 80046b4:	58025444 	.word	0x58025444
 80046b8:	58025458 	.word	0x58025458
 80046bc:	5802546c 	.word	0x5802546c
 80046c0:	58025480 	.word	0x58025480
 80046c4:	58025494 	.word	0x58025494

080046c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e237      	b.n	8004b4a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d004      	beq.n	80046f0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2280      	movs	r2, #128	@ 0x80
 80046ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e22c      	b.n	8004b4a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a5c      	ldr	r2, [pc, #368]	@ (8004868 <HAL_DMA_Abort_IT+0x1a0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d04a      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a5b      	ldr	r2, [pc, #364]	@ (800486c <HAL_DMA_Abort_IT+0x1a4>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d045      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a59      	ldr	r2, [pc, #356]	@ (8004870 <HAL_DMA_Abort_IT+0x1a8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d040      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a58      	ldr	r2, [pc, #352]	@ (8004874 <HAL_DMA_Abort_IT+0x1ac>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d03b      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a56      	ldr	r2, [pc, #344]	@ (8004878 <HAL_DMA_Abort_IT+0x1b0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d036      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a55      	ldr	r2, [pc, #340]	@ (800487c <HAL_DMA_Abort_IT+0x1b4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d031      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a53      	ldr	r2, [pc, #332]	@ (8004880 <HAL_DMA_Abort_IT+0x1b8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d02c      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a52      	ldr	r2, [pc, #328]	@ (8004884 <HAL_DMA_Abort_IT+0x1bc>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d027      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a50      	ldr	r2, [pc, #320]	@ (8004888 <HAL_DMA_Abort_IT+0x1c0>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d022      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a4f      	ldr	r2, [pc, #316]	@ (800488c <HAL_DMA_Abort_IT+0x1c4>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d01d      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a4d      	ldr	r2, [pc, #308]	@ (8004890 <HAL_DMA_Abort_IT+0x1c8>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d018      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a4c      	ldr	r2, [pc, #304]	@ (8004894 <HAL_DMA_Abort_IT+0x1cc>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d013      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a4a      	ldr	r2, [pc, #296]	@ (8004898 <HAL_DMA_Abort_IT+0x1d0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00e      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a49      	ldr	r2, [pc, #292]	@ (800489c <HAL_DMA_Abort_IT+0x1d4>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d009      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a47      	ldr	r2, [pc, #284]	@ (80048a0 <HAL_DMA_Abort_IT+0x1d8>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d004      	beq.n	8004790 <HAL_DMA_Abort_IT+0xc8>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a46      	ldr	r2, [pc, #280]	@ (80048a4 <HAL_DMA_Abort_IT+0x1dc>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d101      	bne.n	8004794 <HAL_DMA_Abort_IT+0xcc>
 8004790:	2301      	movs	r3, #1
 8004792:	e000      	b.n	8004796 <HAL_DMA_Abort_IT+0xce>
 8004794:	2300      	movs	r3, #0
 8004796:	2b00      	cmp	r3, #0
 8004798:	f000 8086 	beq.w	80048a8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2204      	movs	r2, #4
 80047a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2f      	ldr	r2, [pc, #188]	@ (8004868 <HAL_DMA_Abort_IT+0x1a0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d04a      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a2e      	ldr	r2, [pc, #184]	@ (800486c <HAL_DMA_Abort_IT+0x1a4>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d045      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a2c      	ldr	r2, [pc, #176]	@ (8004870 <HAL_DMA_Abort_IT+0x1a8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d040      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a2b      	ldr	r2, [pc, #172]	@ (8004874 <HAL_DMA_Abort_IT+0x1ac>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d03b      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a29      	ldr	r2, [pc, #164]	@ (8004878 <HAL_DMA_Abort_IT+0x1b0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d036      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a28      	ldr	r2, [pc, #160]	@ (800487c <HAL_DMA_Abort_IT+0x1b4>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d031      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a26      	ldr	r2, [pc, #152]	@ (8004880 <HAL_DMA_Abort_IT+0x1b8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d02c      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a25      	ldr	r2, [pc, #148]	@ (8004884 <HAL_DMA_Abort_IT+0x1bc>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d027      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a23      	ldr	r2, [pc, #140]	@ (8004888 <HAL_DMA_Abort_IT+0x1c0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d022      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a22      	ldr	r2, [pc, #136]	@ (800488c <HAL_DMA_Abort_IT+0x1c4>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d01d      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a20      	ldr	r2, [pc, #128]	@ (8004890 <HAL_DMA_Abort_IT+0x1c8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d018      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a1f      	ldr	r2, [pc, #124]	@ (8004894 <HAL_DMA_Abort_IT+0x1cc>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d013      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a1d      	ldr	r2, [pc, #116]	@ (8004898 <HAL_DMA_Abort_IT+0x1d0>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00e      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a1c      	ldr	r2, [pc, #112]	@ (800489c <HAL_DMA_Abort_IT+0x1d4>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d009      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a1a      	ldr	r2, [pc, #104]	@ (80048a0 <HAL_DMA_Abort_IT+0x1d8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d004      	beq.n	8004844 <HAL_DMA_Abort_IT+0x17c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a19      	ldr	r2, [pc, #100]	@ (80048a4 <HAL_DMA_Abort_IT+0x1dc>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d108      	bne.n	8004856 <HAL_DMA_Abort_IT+0x18e>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f022 0201 	bic.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	e178      	b.n	8004b48 <HAL_DMA_Abort_IT+0x480>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0201 	bic.w	r2, r2, #1
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	e16f      	b.n	8004b48 <HAL_DMA_Abort_IT+0x480>
 8004868:	40020010 	.word	0x40020010
 800486c:	40020028 	.word	0x40020028
 8004870:	40020040 	.word	0x40020040
 8004874:	40020058 	.word	0x40020058
 8004878:	40020070 	.word	0x40020070
 800487c:	40020088 	.word	0x40020088
 8004880:	400200a0 	.word	0x400200a0
 8004884:	400200b8 	.word	0x400200b8
 8004888:	40020410 	.word	0x40020410
 800488c:	40020428 	.word	0x40020428
 8004890:	40020440 	.word	0x40020440
 8004894:	40020458 	.word	0x40020458
 8004898:	40020470 	.word	0x40020470
 800489c:	40020488 	.word	0x40020488
 80048a0:	400204a0 	.word	0x400204a0
 80048a4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 020e 	bic.w	r2, r2, #14
 80048b6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a6c      	ldr	r2, [pc, #432]	@ (8004a70 <HAL_DMA_Abort_IT+0x3a8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d04a      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a6b      	ldr	r2, [pc, #428]	@ (8004a74 <HAL_DMA_Abort_IT+0x3ac>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d045      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a69      	ldr	r2, [pc, #420]	@ (8004a78 <HAL_DMA_Abort_IT+0x3b0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d040      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a68      	ldr	r2, [pc, #416]	@ (8004a7c <HAL_DMA_Abort_IT+0x3b4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d03b      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a66      	ldr	r2, [pc, #408]	@ (8004a80 <HAL_DMA_Abort_IT+0x3b8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d036      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a65      	ldr	r2, [pc, #404]	@ (8004a84 <HAL_DMA_Abort_IT+0x3bc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d031      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a63      	ldr	r2, [pc, #396]	@ (8004a88 <HAL_DMA_Abort_IT+0x3c0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d02c      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a62      	ldr	r2, [pc, #392]	@ (8004a8c <HAL_DMA_Abort_IT+0x3c4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d027      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a60      	ldr	r2, [pc, #384]	@ (8004a90 <HAL_DMA_Abort_IT+0x3c8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d022      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a5f      	ldr	r2, [pc, #380]	@ (8004a94 <HAL_DMA_Abort_IT+0x3cc>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d01d      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a5d      	ldr	r2, [pc, #372]	@ (8004a98 <HAL_DMA_Abort_IT+0x3d0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d018      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a5c      	ldr	r2, [pc, #368]	@ (8004a9c <HAL_DMA_Abort_IT+0x3d4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a5a      	ldr	r2, [pc, #360]	@ (8004aa0 <HAL_DMA_Abort_IT+0x3d8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00e      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a59      	ldr	r2, [pc, #356]	@ (8004aa4 <HAL_DMA_Abort_IT+0x3dc>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d009      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a57      	ldr	r2, [pc, #348]	@ (8004aa8 <HAL_DMA_Abort_IT+0x3e0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d004      	beq.n	8004958 <HAL_DMA_Abort_IT+0x290>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a56      	ldr	r2, [pc, #344]	@ (8004aac <HAL_DMA_Abort_IT+0x3e4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d108      	bne.n	800496a <HAL_DMA_Abort_IT+0x2a2>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0201 	bic.w	r2, r2, #1
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	e007      	b.n	800497a <HAL_DMA_Abort_IT+0x2b2>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0201 	bic.w	r2, r2, #1
 8004978:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a3c      	ldr	r2, [pc, #240]	@ (8004a70 <HAL_DMA_Abort_IT+0x3a8>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d072      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a3a      	ldr	r2, [pc, #232]	@ (8004a74 <HAL_DMA_Abort_IT+0x3ac>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d06d      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a39      	ldr	r2, [pc, #228]	@ (8004a78 <HAL_DMA_Abort_IT+0x3b0>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d068      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a37      	ldr	r2, [pc, #220]	@ (8004a7c <HAL_DMA_Abort_IT+0x3b4>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d063      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a36      	ldr	r2, [pc, #216]	@ (8004a80 <HAL_DMA_Abort_IT+0x3b8>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d05e      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a34      	ldr	r2, [pc, #208]	@ (8004a84 <HAL_DMA_Abort_IT+0x3bc>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d059      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a33      	ldr	r2, [pc, #204]	@ (8004a88 <HAL_DMA_Abort_IT+0x3c0>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d054      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a31      	ldr	r2, [pc, #196]	@ (8004a8c <HAL_DMA_Abort_IT+0x3c4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d04f      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a30      	ldr	r2, [pc, #192]	@ (8004a90 <HAL_DMA_Abort_IT+0x3c8>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d04a      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a2e      	ldr	r2, [pc, #184]	@ (8004a94 <HAL_DMA_Abort_IT+0x3cc>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d045      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a2d      	ldr	r2, [pc, #180]	@ (8004a98 <HAL_DMA_Abort_IT+0x3d0>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d040      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a2b      	ldr	r2, [pc, #172]	@ (8004a9c <HAL_DMA_Abort_IT+0x3d4>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d03b      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a2a      	ldr	r2, [pc, #168]	@ (8004aa0 <HAL_DMA_Abort_IT+0x3d8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d036      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a28      	ldr	r2, [pc, #160]	@ (8004aa4 <HAL_DMA_Abort_IT+0x3dc>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d031      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a27      	ldr	r2, [pc, #156]	@ (8004aa8 <HAL_DMA_Abort_IT+0x3e0>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d02c      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a25      	ldr	r2, [pc, #148]	@ (8004aac <HAL_DMA_Abort_IT+0x3e4>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d027      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a24      	ldr	r2, [pc, #144]	@ (8004ab0 <HAL_DMA_Abort_IT+0x3e8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d022      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a22      	ldr	r2, [pc, #136]	@ (8004ab4 <HAL_DMA_Abort_IT+0x3ec>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01d      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a21      	ldr	r2, [pc, #132]	@ (8004ab8 <HAL_DMA_Abort_IT+0x3f0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d018      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8004abc <HAL_DMA_Abort_IT+0x3f4>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d013      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a1e      	ldr	r2, [pc, #120]	@ (8004ac0 <HAL_DMA_Abort_IT+0x3f8>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00e      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a1c      	ldr	r2, [pc, #112]	@ (8004ac4 <HAL_DMA_Abort_IT+0x3fc>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d009      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ac8 <HAL_DMA_Abort_IT+0x400>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d004      	beq.n	8004a6a <HAL_DMA_Abort_IT+0x3a2>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a19      	ldr	r2, [pc, #100]	@ (8004acc <HAL_DMA_Abort_IT+0x404>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d132      	bne.n	8004ad0 <HAL_DMA_Abort_IT+0x408>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e031      	b.n	8004ad2 <HAL_DMA_Abort_IT+0x40a>
 8004a6e:	bf00      	nop
 8004a70:	40020010 	.word	0x40020010
 8004a74:	40020028 	.word	0x40020028
 8004a78:	40020040 	.word	0x40020040
 8004a7c:	40020058 	.word	0x40020058
 8004a80:	40020070 	.word	0x40020070
 8004a84:	40020088 	.word	0x40020088
 8004a88:	400200a0 	.word	0x400200a0
 8004a8c:	400200b8 	.word	0x400200b8
 8004a90:	40020410 	.word	0x40020410
 8004a94:	40020428 	.word	0x40020428
 8004a98:	40020440 	.word	0x40020440
 8004a9c:	40020458 	.word	0x40020458
 8004aa0:	40020470 	.word	0x40020470
 8004aa4:	40020488 	.word	0x40020488
 8004aa8:	400204a0 	.word	0x400204a0
 8004aac:	400204b8 	.word	0x400204b8
 8004ab0:	58025408 	.word	0x58025408
 8004ab4:	5802541c 	.word	0x5802541c
 8004ab8:	58025430 	.word	0x58025430
 8004abc:	58025444 	.word	0x58025444
 8004ac0:	58025458 	.word	0x58025458
 8004ac4:	5802546c 	.word	0x5802546c
 8004ac8:	58025480 	.word	0x58025480
 8004acc:	58025494 	.word	0x58025494
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d028      	beq.n	8004b28 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ae4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af0:	f003 031f 	and.w	r3, r3, #31
 8004af4:	2201      	movs	r2, #1
 8004af6:	409a      	lsls	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b04:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00c      	beq.n	8004b28 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b1c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b26:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d003      	beq.n	8004b48 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop

08004b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b089      	sub	sp, #36	@ 0x24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004b62:	4b89      	ldr	r3, [pc, #548]	@ (8004d88 <HAL_GPIO_Init+0x234>)
 8004b64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004b66:	e194      	b.n	8004e92 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	fa01 f303 	lsl.w	r3, r1, r3
 8004b74:	4013      	ands	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 8186 	beq.w	8004e8c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 0303 	and.w	r3, r3, #3
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d005      	beq.n	8004b98 <HAL_GPIO_Init+0x44>
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f003 0303 	and.w	r3, r3, #3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d130      	bne.n	8004bfa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	2203      	movs	r2, #3
 8004ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba8:	43db      	mvns	r3, r3
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	4013      	ands	r3, r2
 8004bae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69ba      	ldr	r2, [r7, #24]
 8004bc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004bce:	2201      	movs	r2, #1
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd6:	43db      	mvns	r3, r3
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	4013      	ands	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	091b      	lsrs	r3, r3, #4
 8004be4:	f003 0201 	and.w	r2, r3, #1
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	fa02 f303 	lsl.w	r3, r2, r3
 8004bee:	69ba      	ldr	r2, [r7, #24]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f003 0303 	and.w	r3, r3, #3
 8004c02:	2b03      	cmp	r3, #3
 8004c04:	d017      	beq.n	8004c36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	2203      	movs	r2, #3
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	43db      	mvns	r3, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	689a      	ldr	r2, [r3, #8]
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	69ba      	ldr	r2, [r7, #24]
 8004c34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d123      	bne.n	8004c8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	08da      	lsrs	r2, r3, #3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	3208      	adds	r2, #8
 8004c4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	220f      	movs	r2, #15
 8004c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5e:	43db      	mvns	r3, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4013      	ands	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	691a      	ldr	r2, [r3, #16]
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f003 0307 	and.w	r3, r3, #7
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	fa02 f303 	lsl.w	r3, r2, r3
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	08da      	lsrs	r2, r3, #3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	3208      	adds	r2, #8
 8004c84:	69b9      	ldr	r1, [r7, #24]
 8004c86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	2203      	movs	r2, #3
 8004c96:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9a:	43db      	mvns	r3, r3
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f003 0203 	and.w	r2, r3, #3
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f000 80e0 	beq.w	8004e8c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ccc:	4b2f      	ldr	r3, [pc, #188]	@ (8004d8c <HAL_GPIO_Init+0x238>)
 8004cce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004cd2:	4a2e      	ldr	r2, [pc, #184]	@ (8004d8c <HAL_GPIO_Init+0x238>)
 8004cd4:	f043 0302 	orr.w	r3, r3, #2
 8004cd8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8004d8c <HAL_GPIO_Init+0x238>)
 8004cde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ce2:	f003 0302 	and.w	r3, r3, #2
 8004ce6:	60fb      	str	r3, [r7, #12]
 8004ce8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cea:	4a29      	ldr	r2, [pc, #164]	@ (8004d90 <HAL_GPIO_Init+0x23c>)
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	089b      	lsrs	r3, r3, #2
 8004cf0:	3302      	adds	r3, #2
 8004cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	f003 0303 	and.w	r3, r3, #3
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	220f      	movs	r2, #15
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	43db      	mvns	r3, r3
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a20      	ldr	r2, [pc, #128]	@ (8004d94 <HAL_GPIO_Init+0x240>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d052      	beq.n	8004dbc <HAL_GPIO_Init+0x268>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a1f      	ldr	r2, [pc, #124]	@ (8004d98 <HAL_GPIO_Init+0x244>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d031      	beq.n	8004d82 <HAL_GPIO_Init+0x22e>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a1e      	ldr	r2, [pc, #120]	@ (8004d9c <HAL_GPIO_Init+0x248>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d02b      	beq.n	8004d7e <HAL_GPIO_Init+0x22a>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a1d      	ldr	r2, [pc, #116]	@ (8004da0 <HAL_GPIO_Init+0x24c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d025      	beq.n	8004d7a <HAL_GPIO_Init+0x226>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a1c      	ldr	r2, [pc, #112]	@ (8004da4 <HAL_GPIO_Init+0x250>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d01f      	beq.n	8004d76 <HAL_GPIO_Init+0x222>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a1b      	ldr	r2, [pc, #108]	@ (8004da8 <HAL_GPIO_Init+0x254>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d019      	beq.n	8004d72 <HAL_GPIO_Init+0x21e>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a1a      	ldr	r2, [pc, #104]	@ (8004dac <HAL_GPIO_Init+0x258>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d013      	beq.n	8004d6e <HAL_GPIO_Init+0x21a>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a19      	ldr	r2, [pc, #100]	@ (8004db0 <HAL_GPIO_Init+0x25c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00d      	beq.n	8004d6a <HAL_GPIO_Init+0x216>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a18      	ldr	r2, [pc, #96]	@ (8004db4 <HAL_GPIO_Init+0x260>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d007      	beq.n	8004d66 <HAL_GPIO_Init+0x212>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a17      	ldr	r2, [pc, #92]	@ (8004db8 <HAL_GPIO_Init+0x264>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d101      	bne.n	8004d62 <HAL_GPIO_Init+0x20e>
 8004d5e:	2309      	movs	r3, #9
 8004d60:	e02d      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d62:	230a      	movs	r3, #10
 8004d64:	e02b      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d66:	2308      	movs	r3, #8
 8004d68:	e029      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d6a:	2307      	movs	r3, #7
 8004d6c:	e027      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d6e:	2306      	movs	r3, #6
 8004d70:	e025      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d72:	2305      	movs	r3, #5
 8004d74:	e023      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d76:	2304      	movs	r3, #4
 8004d78:	e021      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e01f      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e01d      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e01b      	b.n	8004dbe <HAL_GPIO_Init+0x26a>
 8004d86:	bf00      	nop
 8004d88:	58000080 	.word	0x58000080
 8004d8c:	58024400 	.word	0x58024400
 8004d90:	58000400 	.word	0x58000400
 8004d94:	58020000 	.word	0x58020000
 8004d98:	58020400 	.word	0x58020400
 8004d9c:	58020800 	.word	0x58020800
 8004da0:	58020c00 	.word	0x58020c00
 8004da4:	58021000 	.word	0x58021000
 8004da8:	58021400 	.word	0x58021400
 8004dac:	58021800 	.word	0x58021800
 8004db0:	58021c00 	.word	0x58021c00
 8004db4:	58022000 	.word	0x58022000
 8004db8:	58022400 	.word	0x58022400
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	69fa      	ldr	r2, [r7, #28]
 8004dc0:	f002 0203 	and.w	r2, r2, #3
 8004dc4:	0092      	lsls	r2, r2, #2
 8004dc6:	4093      	lsls	r3, r2
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004dce:	4938      	ldr	r1, [pc, #224]	@ (8004eb0 <HAL_GPIO_Init+0x35c>)
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	089b      	lsrs	r3, r3, #2
 8004dd4:	3302      	adds	r3, #2
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	43db      	mvns	r3, r3
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	4013      	ands	r3, r2
 8004dec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d003      	beq.n	8004e02 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004e02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004e0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	43db      	mvns	r3, r3
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	4013      	ands	r3, r2
 8004e1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d003      	beq.n	8004e30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004e30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	43db      	mvns	r3, r3
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	4013      	ands	r3, r2
 8004e46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	fa22 f303 	lsr.w	r3, r2, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f47f ae63 	bne.w	8004b68 <HAL_GPIO_Init+0x14>
  }
}
 8004ea2:	bf00      	nop
 8004ea4:	bf00      	nop
 8004ea6:	3724      	adds	r7, #36	@ 0x24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	58000400 	.word	0x58000400

08004eb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e08b      	b.n	8004fde <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d106      	bne.n	8004ee0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fe fa24 	bl	8003328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2224      	movs	r2, #36	@ 0x24
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f022 0201 	bic.w	r2, r2, #1
 8004ef6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685a      	ldr	r2, [r3, #4]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	689a      	ldr	r2, [r3, #8]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d107      	bne.n	8004f2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689a      	ldr	r2, [r3, #8]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	e006      	b.n	8004f3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004f3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d108      	bne.n	8004f56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f52:	605a      	str	r2, [r3, #4]
 8004f54:	e007      	b.n	8004f66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685a      	ldr	r2, [r3, #4]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6859      	ldr	r1, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe8 <HAL_I2C_Init+0x134>)
 8004f72:	430b      	orrs	r3, r1
 8004f74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	691a      	ldr	r2, [r3, #16]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	69d9      	ldr	r1, [r3, #28]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a1a      	ldr	r2, [r3, #32]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	430a      	orrs	r2, r1
 8004fae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f042 0201 	orr.w	r2, r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2220      	movs	r2, #32
 8004fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	02008000 	.word	0x02008000

08004fec <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b088      	sub	sp, #32
 8004ff0:	af02      	add	r7, sp, #8
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	607a      	str	r2, [r7, #4]
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	817b      	strh	r3, [r7, #10]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b20      	cmp	r3, #32
 800500a:	f040 80fd 	bne.w	8005208 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005014:	2b01      	cmp	r3, #1
 8005016:	d101      	bne.n	800501c <HAL_I2C_Master_Transmit+0x30>
 8005018:	2302      	movs	r3, #2
 800501a:	e0f6      	b.n	800520a <HAL_I2C_Master_Transmit+0x21e>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005024:	f7fe fe6e 	bl	8003d04 <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	2319      	movs	r3, #25
 8005030:	2201      	movs	r2, #1
 8005032:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 fb10 	bl	800565c <I2C_WaitOnFlagUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e0e1      	b.n	800520a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2221      	movs	r2, #33	@ 0x21
 800504a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2210      	movs	r2, #16
 8005052:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	893a      	ldrh	r2, [r7, #8]
 8005066:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005072:	b29b      	uxth	r3, r3
 8005074:	2bff      	cmp	r3, #255	@ 0xff
 8005076:	d906      	bls.n	8005086 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	22ff      	movs	r2, #255	@ 0xff
 800507c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800507e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005082:	617b      	str	r3, [r7, #20]
 8005084:	e007      	b.n	8005096 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508a:	b29a      	uxth	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005090:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005094:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509a:	2b00      	cmp	r3, #0
 800509c:	d024      	beq.n	80050e8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a2:	781a      	ldrb	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ae:	1c5a      	adds	r2, r3, #1
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	3301      	adds	r3, #1
 80050d6:	b2da      	uxtb	r2, r3
 80050d8:	8979      	ldrh	r1, [r7, #10]
 80050da:	4b4e      	ldr	r3, [pc, #312]	@ (8005214 <HAL_I2C_Master_Transmit+0x228>)
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 fd0b 	bl	8005afc <I2C_TransferConfig>
 80050e6:	e066      	b.n	80051b6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	8979      	ldrh	r1, [r7, #10]
 80050f0:	4b48      	ldr	r3, [pc, #288]	@ (8005214 <HAL_I2C_Master_Transmit+0x228>)
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 fd00 	bl	8005afc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80050fc:	e05b      	b.n	80051b6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	6a39      	ldr	r1, [r7, #32]
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 fb03 	bl	800570e <I2C_WaitOnTXISFlagUntilTimeout>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e07b      	b.n	800520a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	781a      	ldrb	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	1c5a      	adds	r2, r3, #1
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800512c:	b29b      	uxth	r3, r3
 800512e:	3b01      	subs	r3, #1
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513a:	3b01      	subs	r3, #1
 800513c:	b29a      	uxth	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005146:	b29b      	uxth	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d034      	beq.n	80051b6 <HAL_I2C_Master_Transmit+0x1ca>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005150:	2b00      	cmp	r3, #0
 8005152:	d130      	bne.n	80051b6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	2200      	movs	r2, #0
 800515c:	2180      	movs	r1, #128	@ 0x80
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 fa7c 	bl	800565c <I2C_WaitOnFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e04d      	b.n	800520a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005172:	b29b      	uxth	r3, r3
 8005174:	2bff      	cmp	r3, #255	@ 0xff
 8005176:	d90e      	bls.n	8005196 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	22ff      	movs	r2, #255	@ 0xff
 800517c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005182:	b2da      	uxtb	r2, r3
 8005184:	8979      	ldrh	r1, [r7, #10]
 8005186:	2300      	movs	r3, #0
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 fcb4 	bl	8005afc <I2C_TransferConfig>
 8005194:	e00f      	b.n	80051b6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a4:	b2da      	uxtb	r2, r3
 80051a6:	8979      	ldrh	r1, [r7, #10]
 80051a8:	2300      	movs	r3, #0
 80051aa:	9300      	str	r3, [sp, #0]
 80051ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 fca3 	bl	8005afc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d19e      	bne.n	80050fe <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	6a39      	ldr	r1, [r7, #32]
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f000 fae9 	bl	800579c <I2C_WaitOnSTOPFlagUntilTimeout>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e01a      	b.n	800520a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2220      	movs	r2, #32
 80051da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	6859      	ldr	r1, [r3, #4]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005218 <HAL_I2C_Master_Transmit+0x22c>)
 80051e8:	400b      	ands	r3, r1
 80051ea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005204:	2300      	movs	r3, #0
 8005206:	e000      	b.n	800520a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005208:	2302      	movs	r3, #2
  }
}
 800520a:	4618      	mov	r0, r3
 800520c:	3718      	adds	r7, #24
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	80002000 	.word	0x80002000
 8005218:	fe00e800 	.word	0xfe00e800

0800521c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b088      	sub	sp, #32
 8005220:	af02      	add	r7, sp, #8
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	607a      	str	r2, [r7, #4]
 8005226:	461a      	mov	r2, r3
 8005228:	460b      	mov	r3, r1
 800522a:	817b      	strh	r3, [r7, #10]
 800522c:	4613      	mov	r3, r2
 800522e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b20      	cmp	r3, #32
 800523a:	f040 80db 	bne.w	80053f4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_I2C_Master_Receive+0x30>
 8005248:	2302      	movs	r3, #2
 800524a:	e0d4      	b.n	80053f6 <HAL_I2C_Master_Receive+0x1da>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005254:	f7fe fd56 	bl	8003d04 <HAL_GetTick>
 8005258:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	2319      	movs	r3, #25
 8005260:	2201      	movs	r2, #1
 8005262:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 f9f8 	bl	800565c <I2C_WaitOnFlagUntilTimeout>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e0bf      	b.n	80053f6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2222      	movs	r2, #34	@ 0x22
 800527a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2210      	movs	r2, #16
 8005282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	893a      	ldrh	r2, [r7, #8]
 8005296:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	2bff      	cmp	r3, #255	@ 0xff
 80052a6:	d90e      	bls.n	80052c6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	22ff      	movs	r2, #255	@ 0xff
 80052ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b2:	b2da      	uxtb	r2, r3
 80052b4:	8979      	ldrh	r1, [r7, #10]
 80052b6:	4b52      	ldr	r3, [pc, #328]	@ (8005400 <HAL_I2C_Master_Receive+0x1e4>)
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 fc1c 	bl	8005afc <I2C_TransferConfig>
 80052c4:	e06d      	b.n	80053a2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ca:	b29a      	uxth	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	8979      	ldrh	r1, [r7, #10]
 80052d8:	4b49      	ldr	r3, [pc, #292]	@ (8005400 <HAL_I2C_Master_Receive+0x1e4>)
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f000 fc0b 	bl	8005afc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80052e6:	e05c      	b.n	80053a2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	6a39      	ldr	r1, [r7, #32]
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 fa99 	bl	8005824 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e07c      	b.n	80053f6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d034      	beq.n	80053a2 <HAL_I2C_Master_Receive+0x186>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533c:	2b00      	cmp	r3, #0
 800533e:	d130      	bne.n	80053a2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	9300      	str	r3, [sp, #0]
 8005344:	6a3b      	ldr	r3, [r7, #32]
 8005346:	2200      	movs	r2, #0
 8005348:	2180      	movs	r1, #128	@ 0x80
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f000 f986 	bl	800565c <I2C_WaitOnFlagUntilTimeout>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d001      	beq.n	800535a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e04d      	b.n	80053f6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535e:	b29b      	uxth	r3, r3
 8005360:	2bff      	cmp	r3, #255	@ 0xff
 8005362:	d90e      	bls.n	8005382 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	22ff      	movs	r2, #255	@ 0xff
 8005368:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536e:	b2da      	uxtb	r2, r3
 8005370:	8979      	ldrh	r1, [r7, #10]
 8005372:	2300      	movs	r3, #0
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 fbbe 	bl	8005afc <I2C_TransferConfig>
 8005380:	e00f      	b.n	80053a2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005386:	b29a      	uxth	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005390:	b2da      	uxtb	r2, r3
 8005392:	8979      	ldrh	r1, [r7, #10]
 8005394:	2300      	movs	r3, #0
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f000 fbad 	bl	8005afc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d19d      	bne.n	80052e8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	6a39      	ldr	r1, [r7, #32]
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 f9f3 	bl	800579c <I2C_WaitOnSTOPFlagUntilTimeout>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e01a      	b.n	80053f6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2220      	movs	r2, #32
 80053c6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6859      	ldr	r1, [r3, #4]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005404 <HAL_I2C_Master_Receive+0x1e8>)
 80053d4:	400b      	ands	r3, r1
 80053d6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2220      	movs	r2, #32
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	e000      	b.n	80053f6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80053f4:	2302      	movs	r3, #2
  }
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	80002400 	.word	0x80002400
 8005404:	fe00e800 	.word	0xfe00e800

08005408 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08a      	sub	sp, #40	@ 0x28
 800540c:	af02      	add	r7, sp, #8
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	607a      	str	r2, [r7, #4]
 8005412:	603b      	str	r3, [r7, #0]
 8005414:	460b      	mov	r3, r1
 8005416:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005418:	2300      	movs	r3, #0
 800541a:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800541c:	2300      	movs	r3, #0
 800541e:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b20      	cmp	r3, #32
 800542a:	f040 80e9 	bne.w	8005600 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800543c:	d101      	bne.n	8005442 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800543e:	2302      	movs	r3, #2
 8005440:	e0df      	b.n	8005602 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_I2C_IsDeviceReady+0x48>
 800544c:	2302      	movs	r3, #2
 800544e:	e0d8      	b.n	8005602 <HAL_I2C_IsDeviceReady+0x1fa>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2224      	movs	r2, #36	@ 0x24
 800545c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d105      	bne.n	800547a <HAL_I2C_IsDeviceReady+0x72>
 800546e:	897b      	ldrh	r3, [r7, #10]
 8005470:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005474:	4b65      	ldr	r3, [pc, #404]	@ (800560c <HAL_I2C_IsDeviceReady+0x204>)
 8005476:	4313      	orrs	r3, r2
 8005478:	e004      	b.n	8005484 <HAL_I2C_IsDeviceReady+0x7c>
 800547a:	897b      	ldrh	r3, [r7, #10]
 800547c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005480:	4b63      	ldr	r3, [pc, #396]	@ (8005610 <HAL_I2C_IsDeviceReady+0x208>)
 8005482:	4313      	orrs	r3, r2
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	6812      	ldr	r2, [r2, #0]
 8005488:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800548a:	f7fe fc3b 	bl	8003d04 <HAL_GetTick>
 800548e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	f003 0320 	and.w	r3, r3, #32
 800549a:	2b20      	cmp	r3, #32
 800549c:	bf0c      	ite	eq
 800549e:	2301      	moveq	r3, #1
 80054a0:	2300      	movne	r3, #0
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	f003 0310 	and.w	r3, r3, #16
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	bf0c      	ite	eq
 80054b4:	2301      	moveq	r3, #1
 80054b6:	2300      	movne	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80054bc:	e034      	b.n	8005528 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c4:	d01a      	beq.n	80054fc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054c6:	f7fe fc1d 	bl	8003d04 <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d302      	bcc.n	80054dc <HAL_I2C_IsDeviceReady+0xd4>
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10f      	bne.n	80054fc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2220      	movs	r2, #32
 80054e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e8:	f043 0220 	orr.w	r2, r3, #32
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e082      	b.n	8005602 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	f003 0320 	and.w	r3, r3, #32
 8005506:	2b20      	cmp	r3, #32
 8005508:	bf0c      	ite	eq
 800550a:	2301      	moveq	r3, #1
 800550c:	2300      	movne	r3, #0
 800550e:	b2db      	uxtb	r3, r3
 8005510:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	f003 0310 	and.w	r3, r3, #16
 800551c:	2b10      	cmp	r3, #16
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005528:	7fbb      	ldrb	r3, [r7, #30]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d102      	bne.n	8005534 <HAL_I2C_IsDeviceReady+0x12c>
 800552e:	7f7b      	ldrb	r3, [r7, #29]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d0c4      	beq.n	80054be <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	f003 0310 	and.w	r3, r3, #16
 800553e:	2b10      	cmp	r3, #16
 8005540:	d027      	beq.n	8005592 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2200      	movs	r2, #0
 800554a:	2120      	movs	r1, #32
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 f885 	bl	800565c <I2C_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00e      	beq.n	8005576 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800555c:	2b04      	cmp	r3, #4
 800555e:	d107      	bne.n	8005570 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2220      	movs	r2, #32
 8005566:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	645a      	str	r2, [r3, #68]	@ 0x44
 800556e:	e026      	b.n	80055be <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	77fb      	strb	r3, [r7, #31]
 8005574:	e023      	b.n	80055be <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2220      	movs	r2, #32
 800557c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800558e:	2300      	movs	r3, #0
 8005590:	e037      	b.n	8005602 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2210      	movs	r2, #16
 8005598:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	2200      	movs	r2, #0
 80055a2:	2120      	movs	r1, #32
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f859 	bl	800565c <I2C_WaitOnFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d002      	beq.n	80055b6 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	77fb      	strb	r3, [r7, #31]
 80055b4:	e003      	b.n	80055be <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2220      	movs	r2, #32
 80055bc:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	3301      	adds	r3, #1
 80055c2:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d904      	bls.n	80055d6 <HAL_I2C_IsDeviceReady+0x1ce>
 80055cc:	7ffb      	ldrb	r3, [r7, #31]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d101      	bne.n	80055d6 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 80055d2:	2300      	movs	r3, #0
 80055d4:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	429a      	cmp	r2, r3
 80055dc:	f63f af43 	bhi.w	8005466 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ec:	f043 0220 	orr.w	r2, r3, #32
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e000      	b.n	8005602 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8005600:	2302      	movs	r3, #2
  }
}
 8005602:	4618      	mov	r0, r3
 8005604:	3720      	adds	r7, #32
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	02002000 	.word	0x02002000
 8005610:	02002800 	.word	0x02002800

08005614 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b02      	cmp	r3, #2
 8005628:	d103      	bne.n	8005632 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2200      	movs	r2, #0
 8005630:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b01      	cmp	r3, #1
 800563e:	d007      	beq.n	8005650 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f042 0201 	orr.w	r2, r2, #1
 800564e:	619a      	str	r2, [r3, #24]
  }
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	603b      	str	r3, [r7, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800566c:	e03b      	b.n	80056e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800566e:	69ba      	ldr	r2, [r7, #24]
 8005670:	6839      	ldr	r1, [r7, #0]
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f000 f962 	bl	800593c <I2C_IsErrorOccurred>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e041      	b.n	8005706 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005688:	d02d      	beq.n	80056e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800568a:	f7fe fb3b 	bl	8003d04 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d302      	bcc.n	80056a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d122      	bne.n	80056e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	699a      	ldr	r2, [r3, #24]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	4013      	ands	r3, r2
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	bf0c      	ite	eq
 80056b0:	2301      	moveq	r3, #1
 80056b2:	2300      	movne	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	461a      	mov	r2, r3
 80056b8:	79fb      	ldrb	r3, [r7, #7]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d113      	bne.n	80056e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	f043 0220 	orr.w	r2, r3, #32
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2220      	movs	r2, #32
 80056ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e00f      	b.n	8005706 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	699a      	ldr	r2, [r3, #24]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	4013      	ands	r3, r2
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	bf0c      	ite	eq
 80056f6:	2301      	moveq	r3, #1
 80056f8:	2300      	movne	r3, #0
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	461a      	mov	r2, r3
 80056fe:	79fb      	ldrb	r3, [r7, #7]
 8005700:	429a      	cmp	r2, r3
 8005702:	d0b4      	beq.n	800566e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b084      	sub	sp, #16
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800571a:	e033      	b.n	8005784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	68b9      	ldr	r1, [r7, #8]
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 f90b 	bl	800593c <I2C_IsErrorOccurred>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d001      	beq.n	8005730 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e031      	b.n	8005794 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005736:	d025      	beq.n	8005784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005738:	f7fe fae4 	bl	8003d04 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	429a      	cmp	r2, r3
 8005746:	d302      	bcc.n	800574e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d11a      	bne.n	8005784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b02      	cmp	r3, #2
 800575a:	d013      	beq.n	8005784 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005760:	f043 0220 	orr.w	r2, r3, #32
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e007      	b.n	8005794 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b02      	cmp	r3, #2
 8005790:	d1c4      	bne.n	800571c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3710      	adds	r7, #16
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057a8:	e02f      	b.n	800580a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f000 f8c4 	bl	800593c <I2C_IsErrorOccurred>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d001      	beq.n	80057be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e02d      	b.n	800581a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057be:	f7fe faa1 	bl	8003d04 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d302      	bcc.n	80057d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d11a      	bne.n	800580a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	f003 0320 	and.w	r3, r3, #32
 80057de:	2b20      	cmp	r3, #32
 80057e0:	d013      	beq.n	800580a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057e6:	f043 0220 	orr.w	r2, r3, #32
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e007      	b.n	800581a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	f003 0320 	and.w	r3, r3, #32
 8005814:	2b20      	cmp	r3, #32
 8005816:	d1c8      	bne.n	80057aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3710      	adds	r7, #16
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
	...

08005824 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005834:	e071      	b.n	800591a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68b9      	ldr	r1, [r7, #8]
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 f87e 	bl	800593c <I2C_IsErrorOccurred>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	f003 0320 	and.w	r3, r3, #32
 8005854:	2b20      	cmp	r3, #32
 8005856:	d13b      	bne.n	80058d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005858:	7dfb      	ldrb	r3, [r7, #23]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d138      	bne.n	80058d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	f003 0304 	and.w	r3, r3, #4
 8005868:	2b04      	cmp	r3, #4
 800586a:	d105      	bne.n	8005878 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005870:	2b00      	cmp	r3, #0
 8005872:	d001      	beq.n	8005878 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005874:	2300      	movs	r3, #0
 8005876:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	f003 0310 	and.w	r3, r3, #16
 8005882:	2b10      	cmp	r3, #16
 8005884:	d121      	bne.n	80058ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2210      	movs	r2, #16
 800588c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2204      	movs	r2, #4
 8005892:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2220      	movs	r2, #32
 800589a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6859      	ldr	r1, [r3, #4]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	4b24      	ldr	r3, [pc, #144]	@ (8005938 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80058a8:	400b      	ands	r3, r1
 80058aa:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	75fb      	strb	r3, [r7, #23]
 80058c8:	e002      	b.n	80058d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80058d0:	f7fe fa18 	bl	8003d04 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d302      	bcc.n	80058e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d119      	bne.n	800591a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80058e6:	7dfb      	ldrb	r3, [r7, #23]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d116      	bne.n	800591a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d00f      	beq.n	800591a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fe:	f043 0220 	orr.w	r2, r3, #32
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2220      	movs	r2, #32
 800590a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	f003 0304 	and.w	r3, r3, #4
 8005924:	2b04      	cmp	r3, #4
 8005926:	d002      	beq.n	800592e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005928:	7dfb      	ldrb	r3, [r7, #23]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d083      	beq.n	8005836 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800592e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005930:	4618      	mov	r0, r3
 8005932:	3718      	adds	r7, #24
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	fe00e800 	.word	0xfe00e800

0800593c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08a      	sub	sp, #40	@ 0x28
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005948:	2300      	movs	r3, #0
 800594a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	f003 0310 	and.w	r3, r3, #16
 8005964:	2b00      	cmp	r3, #0
 8005966:	d068      	beq.n	8005a3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2210      	movs	r2, #16
 800596e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005970:	e049      	b.n	8005a06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005978:	d045      	beq.n	8005a06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800597a:	f7fe f9c3 	bl	8003d04 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	429a      	cmp	r2, r3
 8005988:	d302      	bcc.n	8005990 <I2C_IsErrorOccurred+0x54>
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d13a      	bne.n	8005a06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800599a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059b2:	d121      	bne.n	80059f8 <I2C_IsErrorOccurred+0xbc>
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059ba:	d01d      	beq.n	80059f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80059bc:	7cfb      	ldrb	r3, [r7, #19]
 80059be:	2b20      	cmp	r3, #32
 80059c0:	d01a      	beq.n	80059f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80059d2:	f7fe f997 	bl	8003d04 <HAL_GetTick>
 80059d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059d8:	e00e      	b.n	80059f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80059da:	f7fe f993 	bl	8003d04 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b19      	cmp	r3, #25
 80059e6:	d907      	bls.n	80059f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	f043 0320 	orr.w	r3, r3, #32
 80059ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80059f6:	e006      	b.n	8005a06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	f003 0320 	and.w	r3, r3, #32
 8005a02:	2b20      	cmp	r3, #32
 8005a04:	d1e9      	bne.n	80059da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	f003 0320 	and.w	r3, r3, #32
 8005a10:	2b20      	cmp	r3, #32
 8005a12:	d003      	beq.n	8005a1c <I2C_IsErrorOccurred+0xe0>
 8005a14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d0aa      	beq.n	8005972 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d103      	bne.n	8005a2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005a2c:	6a3b      	ldr	r3, [r7, #32]
 8005a2e:	f043 0304 	orr.w	r3, r3, #4
 8005a32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00b      	beq.n	8005a64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005a4c:	6a3b      	ldr	r3, [r7, #32]
 8005a4e:	f043 0301 	orr.w	r3, r3, #1
 8005a52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	f043 0308 	orr.w	r3, r3, #8
 8005a74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00b      	beq.n	8005aa8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	f043 0302 	orr.w	r3, r3, #2
 8005a96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005aa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d01c      	beq.n	8005aea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	f7ff fdaf 	bl	8005614 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8005af8 <I2C_IsErrorOccurred+0x1bc>)
 8005ac2:	400b      	ands	r3, r1
 8005ac4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	431a      	orrs	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005aea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3728      	adds	r7, #40	@ 0x28
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	fe00e800 	.word	0xfe00e800

08005afc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	607b      	str	r3, [r7, #4]
 8005b06:	460b      	mov	r3, r1
 8005b08:	817b      	strh	r3, [r7, #10]
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b0e:	897b      	ldrh	r3, [r7, #10]
 8005b10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b14:	7a7b      	ldrb	r3, [r7, #9]
 8005b16:	041b      	lsls	r3, r3, #16
 8005b18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b1c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b2a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	0d5b      	lsrs	r3, r3, #21
 8005b36:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005b3a:	4b08      	ldr	r3, [pc, #32]	@ (8005b5c <I2C_TransferConfig+0x60>)
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	43db      	mvns	r3, r3
 8005b40:	ea02 0103 	and.w	r1, r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	697a      	ldr	r2, [r7, #20]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	03ff63ff 	.word	0x03ff63ff

08005b60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b20      	cmp	r3, #32
 8005b74:	d138      	bne.n	8005be8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e032      	b.n	8005bea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2224      	movs	r2, #36	@ 0x24
 8005b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f022 0201 	bic.w	r2, r2, #1
 8005ba2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005bb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6819      	ldr	r1, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005be4:	2300      	movs	r3, #0
 8005be6:	e000      	b.n	8005bea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005be8:	2302      	movs	r3, #2
  }
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b085      	sub	sp, #20
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
 8005bfe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b20      	cmp	r3, #32
 8005c0a:	d139      	bne.n	8005c80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d101      	bne.n	8005c1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005c16:	2302      	movs	r3, #2
 8005c18:	e033      	b.n	8005c82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2224      	movs	r2, #36	@ 0x24
 8005c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0201 	bic.w	r2, r2, #1
 8005c38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005c48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	021b      	lsls	r3, r3, #8
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	e000      	b.n	8005c82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005c80:	2302      	movs	r3, #2
  }
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3714      	adds	r7, #20
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
	...

08005c90 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005c98:	4b19      	ldr	r3, [pc, #100]	@ (8005d00 <HAL_PWREx_ConfigSupply+0x70>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d00a      	beq.n	8005cba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005ca4:	4b16      	ldr	r3, [pc, #88]	@ (8005d00 <HAL_PWREx_ConfigSupply+0x70>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f003 0307 	and.w	r3, r3, #7
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d001      	beq.n	8005cb6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e01f      	b.n	8005cf6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e01d      	b.n	8005cf6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005cba:	4b11      	ldr	r3, [pc, #68]	@ (8005d00 <HAL_PWREx_ConfigSupply+0x70>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f023 0207 	bic.w	r2, r3, #7
 8005cc2:	490f      	ldr	r1, [pc, #60]	@ (8005d00 <HAL_PWREx_ConfigSupply+0x70>)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005cca:	f7fe f81b 	bl	8003d04 <HAL_GetTick>
 8005cce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005cd0:	e009      	b.n	8005ce6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005cd2:	f7fe f817 	bl	8003d04 <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ce0:	d901      	bls.n	8005ce6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e007      	b.n	8005cf6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ce6:	4b06      	ldr	r3, [pc, #24]	@ (8005d00 <HAL_PWREx_ConfigSupply+0x70>)
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cf2:	d1ee      	bne.n	8005cd2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	58024800 	.word	0x58024800

08005d04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08c      	sub	sp, #48	@ 0x30
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d102      	bne.n	8005d18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	f000 bc48 	b.w	80065a8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0301 	and.w	r3, r3, #1
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f000 8088 	beq.w	8005e36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d26:	4b99      	ldr	r3, [pc, #612]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d30:	4b96      	ldr	r3, [pc, #600]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d34:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d38:	2b10      	cmp	r3, #16
 8005d3a:	d007      	beq.n	8005d4c <HAL_RCC_OscConfig+0x48>
 8005d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d3e:	2b18      	cmp	r3, #24
 8005d40:	d111      	bne.n	8005d66 <HAL_RCC_OscConfig+0x62>
 8005d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d44:	f003 0303 	and.w	r3, r3, #3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d10c      	bne.n	8005d66 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d4c:	4b8f      	ldr	r3, [pc, #572]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d06d      	beq.n	8005e34 <HAL_RCC_OscConfig+0x130>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d169      	bne.n	8005e34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	f000 bc21 	b.w	80065a8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d6e:	d106      	bne.n	8005d7e <HAL_RCC_OscConfig+0x7a>
 8005d70:	4b86      	ldr	r3, [pc, #536]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a85      	ldr	r2, [pc, #532]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d7a:	6013      	str	r3, [r2, #0]
 8005d7c:	e02e      	b.n	8005ddc <HAL_RCC_OscConfig+0xd8>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10c      	bne.n	8005da0 <HAL_RCC_OscConfig+0x9c>
 8005d86:	4b81      	ldr	r3, [pc, #516]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a80      	ldr	r2, [pc, #512]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	4b7e      	ldr	r3, [pc, #504]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a7d      	ldr	r2, [pc, #500]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005d98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d9c:	6013      	str	r3, [r2, #0]
 8005d9e:	e01d      	b.n	8005ddc <HAL_RCC_OscConfig+0xd8>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005da8:	d10c      	bne.n	8005dc4 <HAL_RCC_OscConfig+0xc0>
 8005daa:	4b78      	ldr	r3, [pc, #480]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a77      	ldr	r2, [pc, #476]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005db0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	4b75      	ldr	r3, [pc, #468]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a74      	ldr	r2, [pc, #464]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	e00b      	b.n	8005ddc <HAL_RCC_OscConfig+0xd8>
 8005dc4:	4b71      	ldr	r3, [pc, #452]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a70      	ldr	r2, [pc, #448]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005dca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	4b6e      	ldr	r3, [pc, #440]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a6d      	ldr	r2, [pc, #436]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005dd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005dda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d013      	beq.n	8005e0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de4:	f7fd ff8e 	bl	8003d04 <HAL_GetTick>
 8005de8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dec:	f7fd ff8a 	bl	8003d04 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b64      	cmp	r3, #100	@ 0x64
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e3d4      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005dfe:	4b63      	ldr	r3, [pc, #396]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0f0      	beq.n	8005dec <HAL_RCC_OscConfig+0xe8>
 8005e0a:	e014      	b.n	8005e36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e0c:	f7fd ff7a 	bl	8003d04 <HAL_GetTick>
 8005e10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e12:	e008      	b.n	8005e26 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e14:	f7fd ff76 	bl	8003d04 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b64      	cmp	r3, #100	@ 0x64
 8005e20:	d901      	bls.n	8005e26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e3c0      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e26:	4b59      	ldr	r3, [pc, #356]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f0      	bne.n	8005e14 <HAL_RCC_OscConfig+0x110>
 8005e32:	e000      	b.n	8005e36 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f000 80ca 	beq.w	8005fd8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e44:	4b51      	ldr	r3, [pc, #324]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e4e:	4b4f      	ldr	r3, [pc, #316]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e52:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005e54:	6a3b      	ldr	r3, [r7, #32]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d007      	beq.n	8005e6a <HAL_RCC_OscConfig+0x166>
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	2b18      	cmp	r3, #24
 8005e5e:	d156      	bne.n	8005f0e <HAL_RCC_OscConfig+0x20a>
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	f003 0303 	and.w	r3, r3, #3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d151      	bne.n	8005f0e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e6a:	4b48      	ldr	r3, [pc, #288]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0304 	and.w	r3, r3, #4
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d005      	beq.n	8005e82 <HAL_RCC_OscConfig+0x17e>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e392      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005e82:	4b42      	ldr	r3, [pc, #264]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f023 0219 	bic.w	r2, r3, #25
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	493f      	ldr	r1, [pc, #252]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005e90:	4313      	orrs	r3, r2
 8005e92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e94:	f7fd ff36 	bl	8003d04 <HAL_GetTick>
 8005e98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e9a:	e008      	b.n	8005eae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e9c:	f7fd ff32 	bl	8003d04 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e37c      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005eae:	4b37      	ldr	r3, [pc, #220]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0304 	and.w	r3, r3, #4
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d0f0      	beq.n	8005e9c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eba:	f7fd ff53 	bl	8003d64 <HAL_GetREVID>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d817      	bhi.n	8005ef8 <HAL_RCC_OscConfig+0x1f4>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	2b40      	cmp	r3, #64	@ 0x40
 8005ece:	d108      	bne.n	8005ee2 <HAL_RCC_OscConfig+0x1de>
 8005ed0:	4b2e      	ldr	r3, [pc, #184]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005ed8:	4a2c      	ldr	r2, [pc, #176]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005eda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ede:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ee0:	e07a      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	031b      	lsls	r3, r3, #12
 8005ef0:	4926      	ldr	r1, [pc, #152]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ef6:	e06f      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ef8:	4b24      	ldr	r3, [pc, #144]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	061b      	lsls	r3, r3, #24
 8005f06:	4921      	ldr	r1, [pc, #132]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f0c:	e064      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d047      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f16:	4b1d      	ldr	r3, [pc, #116]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f023 0219 	bic.w	r2, r3, #25
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	491a      	ldr	r1, [pc, #104]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f28:	f7fd feec 	bl	8003d04 <HAL_GetTick>
 8005f2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f30:	f7fd fee8 	bl	8003d04 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e332      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f42:	4b12      	ldr	r3, [pc, #72]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0f0      	beq.n	8005f30 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f4e:	f7fd ff09 	bl	8003d64 <HAL_GetREVID>
 8005f52:	4603      	mov	r3, r0
 8005f54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d819      	bhi.n	8005f90 <HAL_RCC_OscConfig+0x28c>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	2b40      	cmp	r3, #64	@ 0x40
 8005f62:	d108      	bne.n	8005f76 <HAL_RCC_OscConfig+0x272>
 8005f64:	4b09      	ldr	r3, [pc, #36]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005f6c:	4a07      	ldr	r2, [pc, #28]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f72:	6053      	str	r3, [r2, #4]
 8005f74:	e030      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2d4>
 8005f76:	4b05      	ldr	r3, [pc, #20]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	031b      	lsls	r3, r3, #12
 8005f84:	4901      	ldr	r1, [pc, #4]	@ (8005f8c <HAL_RCC_OscConfig+0x288>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	604b      	str	r3, [r1, #4]
 8005f8a:	e025      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2d4>
 8005f8c:	58024400 	.word	0x58024400
 8005f90:	4b9a      	ldr	r3, [pc, #616]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	061b      	lsls	r3, r3, #24
 8005f9e:	4997      	ldr	r1, [pc, #604]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	604b      	str	r3, [r1, #4]
 8005fa4:	e018      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fa6:	4b95      	ldr	r3, [pc, #596]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a94      	ldr	r2, [pc, #592]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005fac:	f023 0301 	bic.w	r3, r3, #1
 8005fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb2:	f7fd fea7 	bl	8003d04 <HAL_GetTick>
 8005fb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005fb8:	e008      	b.n	8005fcc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fba:	f7fd fea3 	bl	8003d04 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d901      	bls.n	8005fcc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e2ed      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005fcc:	4b8b      	ldr	r3, [pc, #556]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d1f0      	bne.n	8005fba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0310 	and.w	r3, r3, #16
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 80a9 	beq.w	8006138 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fe6:	4b85      	ldr	r3, [pc, #532]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fee:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005ff0:	4b82      	ldr	r3, [pc, #520]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8005ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	2b08      	cmp	r3, #8
 8005ffa:	d007      	beq.n	800600c <HAL_RCC_OscConfig+0x308>
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	2b18      	cmp	r3, #24
 8006000:	d13a      	bne.n	8006078 <HAL_RCC_OscConfig+0x374>
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f003 0303 	and.w	r3, r3, #3
 8006008:	2b01      	cmp	r3, #1
 800600a:	d135      	bne.n	8006078 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800600c:	4b7b      	ldr	r3, [pc, #492]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <HAL_RCC_OscConfig+0x320>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	2b80      	cmp	r3, #128	@ 0x80
 800601e:	d001      	beq.n	8006024 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e2c1      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006024:	f7fd fe9e 	bl	8003d64 <HAL_GetREVID>
 8006028:	4603      	mov	r3, r0
 800602a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800602e:	4293      	cmp	r3, r2
 8006030:	d817      	bhi.n	8006062 <HAL_RCC_OscConfig+0x35e>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	2b20      	cmp	r3, #32
 8006038:	d108      	bne.n	800604c <HAL_RCC_OscConfig+0x348>
 800603a:	4b70      	ldr	r3, [pc, #448]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006042:	4a6e      	ldr	r2, [pc, #440]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006044:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006048:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800604a:	e075      	b.n	8006138 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800604c:	4b6b      	ldr	r3, [pc, #428]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a1b      	ldr	r3, [r3, #32]
 8006058:	069b      	lsls	r3, r3, #26
 800605a:	4968      	ldr	r1, [pc, #416]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800605c:	4313      	orrs	r3, r2
 800605e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006060:	e06a      	b.n	8006138 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006062:	4b66      	ldr	r3, [pc, #408]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	061b      	lsls	r3, r3, #24
 8006070:	4962      	ldr	r1, [pc, #392]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006072:	4313      	orrs	r3, r2
 8006074:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006076:	e05f      	b.n	8006138 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d042      	beq.n	8006106 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006080:	4b5e      	ldr	r3, [pc, #376]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a5d      	ldr	r2, [pc, #372]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800608a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800608c:	f7fd fe3a 	bl	8003d04 <HAL_GetTick>
 8006090:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006094:	f7fd fe36 	bl	8003d04 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e280      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060a6:	4b55      	ldr	r3, [pc, #340]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060b2:	f7fd fe57 	bl	8003d64 <HAL_GetREVID>
 80060b6:	4603      	mov	r3, r0
 80060b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80060bc:	4293      	cmp	r3, r2
 80060be:	d817      	bhi.n	80060f0 <HAL_RCC_OscConfig+0x3ec>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a1b      	ldr	r3, [r3, #32]
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d108      	bne.n	80060da <HAL_RCC_OscConfig+0x3d6>
 80060c8:	4b4c      	ldr	r3, [pc, #304]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80060d0:	4a4a      	ldr	r2, [pc, #296]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80060d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060d6:	6053      	str	r3, [r2, #4]
 80060d8:	e02e      	b.n	8006138 <HAL_RCC_OscConfig+0x434>
 80060da:	4b48      	ldr	r3, [pc, #288]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	069b      	lsls	r3, r3, #26
 80060e8:	4944      	ldr	r1, [pc, #272]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	604b      	str	r3, [r1, #4]
 80060ee:	e023      	b.n	8006138 <HAL_RCC_OscConfig+0x434>
 80060f0:	4b42      	ldr	r3, [pc, #264]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	061b      	lsls	r3, r3, #24
 80060fe:	493f      	ldr	r1, [pc, #252]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006100:	4313      	orrs	r3, r2
 8006102:	60cb      	str	r3, [r1, #12]
 8006104:	e018      	b.n	8006138 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006106:	4b3d      	ldr	r3, [pc, #244]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a3c      	ldr	r2, [pc, #240]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800610c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006112:	f7fd fdf7 	bl	8003d04 <HAL_GetTick>
 8006116:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006118:	e008      	b.n	800612c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800611a:	f7fd fdf3 	bl	8003d04 <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	2b02      	cmp	r3, #2
 8006126:	d901      	bls.n	800612c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e23d      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800612c:	4b33      	ldr	r3, [pc, #204]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1f0      	bne.n	800611a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0308 	and.w	r3, r3, #8
 8006140:	2b00      	cmp	r3, #0
 8006142:	d036      	beq.n	80061b2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d019      	beq.n	8006180 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800614c:	4b2b      	ldr	r3, [pc, #172]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 800614e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006150:	4a2a      	ldr	r2, [pc, #168]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006152:	f043 0301 	orr.w	r3, r3, #1
 8006156:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006158:	f7fd fdd4 	bl	8003d04 <HAL_GetTick>
 800615c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800615e:	e008      	b.n	8006172 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006160:	f7fd fdd0 	bl	8003d04 <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b02      	cmp	r3, #2
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e21a      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006172:	4b22      	ldr	r3, [pc, #136]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006176:	f003 0302 	and.w	r3, r3, #2
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0f0      	beq.n	8006160 <HAL_RCC_OscConfig+0x45c>
 800617e:	e018      	b.n	80061b2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006180:	4b1e      	ldr	r3, [pc, #120]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006184:	4a1d      	ldr	r2, [pc, #116]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 8006186:	f023 0301 	bic.w	r3, r3, #1
 800618a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800618c:	f7fd fdba 	bl	8003d04 <HAL_GetTick>
 8006190:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006194:	f7fd fdb6 	bl	8003d04 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e200      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80061a6:	4b15      	ldr	r3, [pc, #84]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80061a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061aa:	f003 0302 	and.w	r3, r3, #2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f0      	bne.n	8006194 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0320 	and.w	r3, r3, #32
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d039      	beq.n	8006232 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d01c      	beq.n	8006200 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061c6:	4b0d      	ldr	r3, [pc, #52]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a0c      	ldr	r2, [pc, #48]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80061cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80061d0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061d2:	f7fd fd97 	bl	8003d04 <HAL_GetTick>
 80061d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061d8:	e008      	b.n	80061ec <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061da:	f7fd fd93 	bl	8003d04 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e1dd      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061ec:	4b03      	ldr	r3, [pc, #12]	@ (80061fc <HAL_RCC_OscConfig+0x4f8>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0f0      	beq.n	80061da <HAL_RCC_OscConfig+0x4d6>
 80061f8:	e01b      	b.n	8006232 <HAL_RCC_OscConfig+0x52e>
 80061fa:	bf00      	nop
 80061fc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006200:	4b9b      	ldr	r3, [pc, #620]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a9a      	ldr	r2, [pc, #616]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006206:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800620a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800620c:	f7fd fd7a 	bl	8003d04 <HAL_GetTick>
 8006210:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006214:	f7fd fd76 	bl	8003d04 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e1c0      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006226:	4b92      	ldr	r3, [pc, #584]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1f0      	bne.n	8006214 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0304 	and.w	r3, r3, #4
 800623a:	2b00      	cmp	r3, #0
 800623c:	f000 8081 	beq.w	8006342 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006240:	4b8c      	ldr	r3, [pc, #560]	@ (8006474 <HAL_RCC_OscConfig+0x770>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a8b      	ldr	r2, [pc, #556]	@ (8006474 <HAL_RCC_OscConfig+0x770>)
 8006246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800624a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800624c:	f7fd fd5a 	bl	8003d04 <HAL_GetTick>
 8006250:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006252:	e008      	b.n	8006266 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006254:	f7fd fd56 	bl	8003d04 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	@ 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e1a0      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006266:	4b83      	ldr	r3, [pc, #524]	@ (8006474 <HAL_RCC_OscConfig+0x770>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800626e:	2b00      	cmp	r3, #0
 8006270:	d0f0      	beq.n	8006254 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d106      	bne.n	8006288 <HAL_RCC_OscConfig+0x584>
 800627a:	4b7d      	ldr	r3, [pc, #500]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	4a7c      	ldr	r2, [pc, #496]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006280:	f043 0301 	orr.w	r3, r3, #1
 8006284:	6713      	str	r3, [r2, #112]	@ 0x70
 8006286:	e02d      	b.n	80062e4 <HAL_RCC_OscConfig+0x5e0>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10c      	bne.n	80062aa <HAL_RCC_OscConfig+0x5a6>
 8006290:	4b77      	ldr	r3, [pc, #476]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006294:	4a76      	ldr	r2, [pc, #472]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006296:	f023 0301 	bic.w	r3, r3, #1
 800629a:	6713      	str	r3, [r2, #112]	@ 0x70
 800629c:	4b74      	ldr	r3, [pc, #464]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800629e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a0:	4a73      	ldr	r2, [pc, #460]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062a2:	f023 0304 	bic.w	r3, r3, #4
 80062a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80062a8:	e01c      	b.n	80062e4 <HAL_RCC_OscConfig+0x5e0>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	2b05      	cmp	r3, #5
 80062b0:	d10c      	bne.n	80062cc <HAL_RCC_OscConfig+0x5c8>
 80062b2:	4b6f      	ldr	r3, [pc, #444]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b6:	4a6e      	ldr	r2, [pc, #440]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062b8:	f043 0304 	orr.w	r3, r3, #4
 80062bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80062be:	4b6c      	ldr	r3, [pc, #432]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062c2:	4a6b      	ldr	r2, [pc, #428]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062c4:	f043 0301 	orr.w	r3, r3, #1
 80062c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80062ca:	e00b      	b.n	80062e4 <HAL_RCC_OscConfig+0x5e0>
 80062cc:	4b68      	ldr	r3, [pc, #416]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062d0:	4a67      	ldr	r2, [pc, #412]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062d2:	f023 0301 	bic.w	r3, r3, #1
 80062d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80062d8:	4b65      	ldr	r3, [pc, #404]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062dc:	4a64      	ldr	r2, [pc, #400]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80062de:	f023 0304 	bic.w	r3, r3, #4
 80062e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d015      	beq.n	8006318 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ec:	f7fd fd0a 	bl	8003d04 <HAL_GetTick>
 80062f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062f2:	e00a      	b.n	800630a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f4:	f7fd fd06 	bl	8003d04 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006302:	4293      	cmp	r3, r2
 8006304:	d901      	bls.n	800630a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e14e      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800630a:	4b59      	ldr	r3, [pc, #356]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800630c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d0ee      	beq.n	80062f4 <HAL_RCC_OscConfig+0x5f0>
 8006316:	e014      	b.n	8006342 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006318:	f7fd fcf4 	bl	8003d04 <HAL_GetTick>
 800631c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800631e:	e00a      	b.n	8006336 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006320:	f7fd fcf0 	bl	8003d04 <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800632e:	4293      	cmp	r3, r2
 8006330:	d901      	bls.n	8006336 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e138      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006336:	4b4e      	ldr	r3, [pc, #312]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d1ee      	bne.n	8006320 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006346:	2b00      	cmp	r3, #0
 8006348:	f000 812d 	beq.w	80065a6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800634c:	4b48      	ldr	r3, [pc, #288]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006354:	2b18      	cmp	r3, #24
 8006356:	f000 80bd 	beq.w	80064d4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635e:	2b02      	cmp	r3, #2
 8006360:	f040 809e 	bne.w	80064a0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006364:	4b42      	ldr	r3, [pc, #264]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a41      	ldr	r2, [pc, #260]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800636a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800636e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006370:	f7fd fcc8 	bl	8003d04 <HAL_GetTick>
 8006374:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006376:	e008      	b.n	800638a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006378:	f7fd fcc4 	bl	8003d04 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	2b02      	cmp	r3, #2
 8006384:	d901      	bls.n	800638a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e10e      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800638a:	4b39      	ldr	r3, [pc, #228]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1f0      	bne.n	8006378 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006396:	4b36      	ldr	r3, [pc, #216]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006398:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800639a:	4b37      	ldr	r3, [pc, #220]	@ (8006478 <HAL_RCC_OscConfig+0x774>)
 800639c:	4013      	ands	r3, r2
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80063a6:	0112      	lsls	r2, r2, #4
 80063a8:	430a      	orrs	r2, r1
 80063aa:	4931      	ldr	r1, [pc, #196]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b4:	3b01      	subs	r3, #1
 80063b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063be:	3b01      	subs	r3, #1
 80063c0:	025b      	lsls	r3, r3, #9
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	431a      	orrs	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ca:	3b01      	subs	r3, #1
 80063cc:	041b      	lsls	r3, r3, #16
 80063ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80063d2:	431a      	orrs	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d8:	3b01      	subs	r3, #1
 80063da:	061b      	lsls	r3, r3, #24
 80063dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80063e0:	4923      	ldr	r1, [pc, #140]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80063e2:	4313      	orrs	r3, r2
 80063e4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80063e6:	4b22      	ldr	r3, [pc, #136]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80063e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ea:	4a21      	ldr	r2, [pc, #132]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80063ec:	f023 0301 	bic.w	r3, r3, #1
 80063f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80063f2:	4b1f      	ldr	r3, [pc, #124]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 80063f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063f6:	4b21      	ldr	r3, [pc, #132]	@ (800647c <HAL_RCC_OscConfig+0x778>)
 80063f8:	4013      	ands	r3, r2
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80063fe:	00d2      	lsls	r2, r2, #3
 8006400:	491b      	ldr	r1, [pc, #108]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006402:	4313      	orrs	r3, r2
 8006404:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006406:	4b1a      	ldr	r3, [pc, #104]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800640a:	f023 020c 	bic.w	r2, r3, #12
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006412:	4917      	ldr	r1, [pc, #92]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006414:	4313      	orrs	r3, r2
 8006416:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006418:	4b15      	ldr	r3, [pc, #84]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800641a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641c:	f023 0202 	bic.w	r2, r3, #2
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006424:	4912      	ldr	r1, [pc, #72]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006426:	4313      	orrs	r3, r2
 8006428:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800642a:	4b11      	ldr	r3, [pc, #68]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800642c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642e:	4a10      	ldr	r2, [pc, #64]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006434:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006436:	4b0e      	ldr	r3, [pc, #56]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643a:	4a0d      	ldr	r2, [pc, #52]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800643c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006440:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006442:	4b0b      	ldr	r3, [pc, #44]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006446:	4a0a      	ldr	r2, [pc, #40]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800644c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800644e:	4b08      	ldr	r3, [pc, #32]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006452:	4a07      	ldr	r2, [pc, #28]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800645a:	4b05      	ldr	r3, [pc, #20]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a04      	ldr	r2, [pc, #16]	@ (8006470 <HAL_RCC_OscConfig+0x76c>)
 8006460:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006466:	f7fd fc4d 	bl	8003d04 <HAL_GetTick>
 800646a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800646c:	e011      	b.n	8006492 <HAL_RCC_OscConfig+0x78e>
 800646e:	bf00      	nop
 8006470:	58024400 	.word	0x58024400
 8006474:	58024800 	.word	0x58024800
 8006478:	fffffc0c 	.word	0xfffffc0c
 800647c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006480:	f7fd fc40 	bl	8003d04 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e08a      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006492:	4b47      	ldr	r3, [pc, #284]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0f0      	beq.n	8006480 <HAL_RCC_OscConfig+0x77c>
 800649e:	e082      	b.n	80065a6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064a0:	4b43      	ldr	r3, [pc, #268]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a42      	ldr	r2, [pc, #264]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 80064a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ac:	f7fd fc2a 	bl	8003d04 <HAL_GetTick>
 80064b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064b2:	e008      	b.n	80064c6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064b4:	f7fd fc26 	bl	8003d04 <HAL_GetTick>
 80064b8:	4602      	mov	r2, r0
 80064ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	2b02      	cmp	r3, #2
 80064c0:	d901      	bls.n	80064c6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e070      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064c6:	4b3a      	ldr	r3, [pc, #232]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1f0      	bne.n	80064b4 <HAL_RCC_OscConfig+0x7b0>
 80064d2:	e068      	b.n	80065a6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80064d4:	4b36      	ldr	r3, [pc, #216]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 80064d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80064da:	4b35      	ldr	r3, [pc, #212]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 80064dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064de:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d031      	beq.n	800654c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f003 0203 	and.w	r2, r3, #3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d12a      	bne.n	800654c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	091b      	lsrs	r3, r3, #4
 80064fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006502:	429a      	cmp	r2, r3
 8006504:	d122      	bne.n	800654c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006510:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006512:	429a      	cmp	r2, r3
 8006514:	d11a      	bne.n	800654c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	0a5b      	lsrs	r3, r3, #9
 800651a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006522:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006524:	429a      	cmp	r2, r3
 8006526:	d111      	bne.n	800654c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	0c1b      	lsrs	r3, r3, #16
 800652c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006534:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006536:	429a      	cmp	r2, r3
 8006538:	d108      	bne.n	800654c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	0e1b      	lsrs	r3, r3, #24
 800653e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006546:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006548:	429a      	cmp	r2, r3
 800654a:	d001      	beq.n	8006550 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e02b      	b.n	80065a8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006550:	4b17      	ldr	r3, [pc, #92]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 8006552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006554:	08db      	lsrs	r3, r3, #3
 8006556:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800655a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006560:	693a      	ldr	r2, [r7, #16]
 8006562:	429a      	cmp	r2, r3
 8006564:	d01f      	beq.n	80065a6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006566:	4b12      	ldr	r3, [pc, #72]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 8006568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656a:	4a11      	ldr	r2, [pc, #68]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 800656c:	f023 0301 	bic.w	r3, r3, #1
 8006570:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006572:	f7fd fbc7 	bl	8003d04 <HAL_GetTick>
 8006576:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006578:	bf00      	nop
 800657a:	f7fd fbc3 	bl	8003d04 <HAL_GetTick>
 800657e:	4602      	mov	r2, r0
 8006580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006582:	4293      	cmp	r3, r2
 8006584:	d0f9      	beq.n	800657a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006586:	4b0a      	ldr	r3, [pc, #40]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 8006588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800658a:	4b0a      	ldr	r3, [pc, #40]	@ (80065b4 <HAL_RCC_OscConfig+0x8b0>)
 800658c:	4013      	ands	r3, r2
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006592:	00d2      	lsls	r2, r2, #3
 8006594:	4906      	ldr	r1, [pc, #24]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 8006596:	4313      	orrs	r3, r2
 8006598:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800659a:	4b05      	ldr	r3, [pc, #20]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 800659c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659e:	4a04      	ldr	r2, [pc, #16]	@ (80065b0 <HAL_RCC_OscConfig+0x8ac>)
 80065a0:	f043 0301 	orr.w	r3, r3, #1
 80065a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3730      	adds	r7, #48	@ 0x30
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	58024400 	.word	0x58024400
 80065b4:	ffff0007 	.word	0xffff0007

080065b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e19c      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065cc:	4b8a      	ldr	r3, [pc, #552]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 030f 	and.w	r3, r3, #15
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d910      	bls.n	80065fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065da:	4b87      	ldr	r3, [pc, #540]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f023 020f 	bic.w	r2, r3, #15
 80065e2:	4985      	ldr	r1, [pc, #532]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ea:	4b83      	ldr	r3, [pc, #524]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 030f 	and.w	r3, r3, #15
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d001      	beq.n	80065fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e184      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d010      	beq.n	800662a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	691a      	ldr	r2, [r3, #16]
 800660c:	4b7b      	ldr	r3, [pc, #492]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006614:	429a      	cmp	r2, r3
 8006616:	d908      	bls.n	800662a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006618:	4b78      	ldr	r3, [pc, #480]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	4975      	ldr	r1, [pc, #468]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006626:	4313      	orrs	r3, r2
 8006628:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d010      	beq.n	8006658 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	695a      	ldr	r2, [r3, #20]
 800663a:	4b70      	ldr	r3, [pc, #448]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006642:	429a      	cmp	r2, r3
 8006644:	d908      	bls.n	8006658 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006646:	4b6d      	ldr	r3, [pc, #436]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006648:	69db      	ldr	r3, [r3, #28]
 800664a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	496a      	ldr	r1, [pc, #424]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006654:	4313      	orrs	r3, r2
 8006656:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0310 	and.w	r3, r3, #16
 8006660:	2b00      	cmp	r3, #0
 8006662:	d010      	beq.n	8006686 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	699a      	ldr	r2, [r3, #24]
 8006668:	4b64      	ldr	r3, [pc, #400]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006670:	429a      	cmp	r2, r3
 8006672:	d908      	bls.n	8006686 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006674:	4b61      	ldr	r3, [pc, #388]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006676:	69db      	ldr	r3, [r3, #28]
 8006678:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	495e      	ldr	r1, [pc, #376]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006682:	4313      	orrs	r3, r2
 8006684:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0320 	and.w	r3, r3, #32
 800668e:	2b00      	cmp	r3, #0
 8006690:	d010      	beq.n	80066b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	69da      	ldr	r2, [r3, #28]
 8006696:	4b59      	ldr	r3, [pc, #356]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800669e:	429a      	cmp	r2, r3
 80066a0:	d908      	bls.n	80066b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80066a2:	4b56      	ldr	r3, [pc, #344]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066a4:	6a1b      	ldr	r3, [r3, #32]
 80066a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	4953      	ldr	r1, [pc, #332]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066b0:	4313      	orrs	r3, r2
 80066b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d010      	beq.n	80066e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	68da      	ldr	r2, [r3, #12]
 80066c4:	4b4d      	ldr	r3, [pc, #308]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	f003 030f 	and.w	r3, r3, #15
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d908      	bls.n	80066e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066d0:	4b4a      	ldr	r3, [pc, #296]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	f023 020f 	bic.w	r2, r3, #15
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	4947      	ldr	r1, [pc, #284]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d055      	beq.n	800679a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80066ee:	4b43      	ldr	r3, [pc, #268]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	4940      	ldr	r1, [pc, #256]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80066fc:	4313      	orrs	r3, r2
 80066fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	2b02      	cmp	r3, #2
 8006706:	d107      	bne.n	8006718 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006708:	4b3c      	ldr	r3, [pc, #240]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006710:	2b00      	cmp	r3, #0
 8006712:	d121      	bne.n	8006758 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e0f6      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2b03      	cmp	r3, #3
 800671e:	d107      	bne.n	8006730 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006720:	4b36      	ldr	r3, [pc, #216]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d115      	bne.n	8006758 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e0ea      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d107      	bne.n	8006748 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006738:	4b30      	ldr	r3, [pc, #192]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006740:	2b00      	cmp	r3, #0
 8006742:	d109      	bne.n	8006758 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e0de      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006748:	4b2c      	ldr	r3, [pc, #176]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0304 	and.w	r3, r3, #4
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e0d6      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006758:	4b28      	ldr	r3, [pc, #160]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	f023 0207 	bic.w	r2, r3, #7
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	4925      	ldr	r1, [pc, #148]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 8006766:	4313      	orrs	r3, r2
 8006768:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800676a:	f7fd facb 	bl	8003d04 <HAL_GetTick>
 800676e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006770:	e00a      	b.n	8006788 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006772:	f7fd fac7 	bl	8003d04 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006780:	4293      	cmp	r3, r2
 8006782:	d901      	bls.n	8006788 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e0be      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006788:	4b1c      	ldr	r3, [pc, #112]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	429a      	cmp	r2, r3
 8006798:	d1eb      	bne.n	8006772 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0302 	and.w	r3, r3, #2
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d010      	beq.n	80067c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68da      	ldr	r2, [r3, #12]
 80067aa:	4b14      	ldr	r3, [pc, #80]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	f003 030f 	and.w	r3, r3, #15
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d208      	bcs.n	80067c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067b6:	4b11      	ldr	r3, [pc, #68]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	f023 020f 	bic.w	r2, r3, #15
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	490e      	ldr	r1, [pc, #56]	@ (80067fc <HAL_RCC_ClockConfig+0x244>)
 80067c4:	4313      	orrs	r3, r2
 80067c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80067c8:	4b0b      	ldr	r3, [pc, #44]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 030f 	and.w	r3, r3, #15
 80067d0:	683a      	ldr	r2, [r7, #0]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d214      	bcs.n	8006800 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067d6:	4b08      	ldr	r3, [pc, #32]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f023 020f 	bic.w	r2, r3, #15
 80067de:	4906      	ldr	r1, [pc, #24]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067e6:	4b04      	ldr	r3, [pc, #16]	@ (80067f8 <HAL_RCC_ClockConfig+0x240>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d005      	beq.n	8006800 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e086      	b.n	8006906 <HAL_RCC_ClockConfig+0x34e>
 80067f8:	52002000 	.word	0x52002000
 80067fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0304 	and.w	r3, r3, #4
 8006808:	2b00      	cmp	r3, #0
 800680a:	d010      	beq.n	800682e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691a      	ldr	r2, [r3, #16]
 8006810:	4b3f      	ldr	r3, [pc, #252]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006818:	429a      	cmp	r2, r3
 800681a:	d208      	bcs.n	800682e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800681c:	4b3c      	ldr	r3, [pc, #240]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	4939      	ldr	r1, [pc, #228]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 800682a:	4313      	orrs	r3, r2
 800682c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0308 	and.w	r3, r3, #8
 8006836:	2b00      	cmp	r3, #0
 8006838:	d010      	beq.n	800685c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	695a      	ldr	r2, [r3, #20]
 800683e:	4b34      	ldr	r3, [pc, #208]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006846:	429a      	cmp	r2, r3
 8006848:	d208      	bcs.n	800685c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800684a:	4b31      	ldr	r3, [pc, #196]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 800684c:	69db      	ldr	r3, [r3, #28]
 800684e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	492e      	ldr	r1, [pc, #184]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 8006858:	4313      	orrs	r3, r2
 800685a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0310 	and.w	r3, r3, #16
 8006864:	2b00      	cmp	r3, #0
 8006866:	d010      	beq.n	800688a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	699a      	ldr	r2, [r3, #24]
 800686c:	4b28      	ldr	r3, [pc, #160]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006874:	429a      	cmp	r2, r3
 8006876:	d208      	bcs.n	800688a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006878:	4b25      	ldr	r3, [pc, #148]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	4922      	ldr	r1, [pc, #136]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 8006886:	4313      	orrs	r3, r2
 8006888:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0320 	and.w	r3, r3, #32
 8006892:	2b00      	cmp	r3, #0
 8006894:	d010      	beq.n	80068b8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	69da      	ldr	r2, [r3, #28]
 800689a:	4b1d      	ldr	r3, [pc, #116]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d208      	bcs.n	80068b8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80068a6:	4b1a      	ldr	r3, [pc, #104]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	69db      	ldr	r3, [r3, #28]
 80068b2:	4917      	ldr	r1, [pc, #92]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80068b8:	f000 f834 	bl	8006924 <HAL_RCC_GetSysClockFreq>
 80068bc:	4602      	mov	r2, r0
 80068be:	4b14      	ldr	r3, [pc, #80]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	0a1b      	lsrs	r3, r3, #8
 80068c4:	f003 030f 	and.w	r3, r3, #15
 80068c8:	4912      	ldr	r1, [pc, #72]	@ (8006914 <HAL_RCC_ClockConfig+0x35c>)
 80068ca:	5ccb      	ldrb	r3, [r1, r3]
 80068cc:	f003 031f 	and.w	r3, r3, #31
 80068d0:	fa22 f303 	lsr.w	r3, r2, r3
 80068d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80068d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006910 <HAL_RCC_ClockConfig+0x358>)
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	f003 030f 	and.w	r3, r3, #15
 80068de:	4a0d      	ldr	r2, [pc, #52]	@ (8006914 <HAL_RCC_ClockConfig+0x35c>)
 80068e0:	5cd3      	ldrb	r3, [r2, r3]
 80068e2:	f003 031f 	and.w	r3, r3, #31
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	fa22 f303 	lsr.w	r3, r2, r3
 80068ec:	4a0a      	ldr	r2, [pc, #40]	@ (8006918 <HAL_RCC_ClockConfig+0x360>)
 80068ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80068f0:	4a0a      	ldr	r2, [pc, #40]	@ (800691c <HAL_RCC_ClockConfig+0x364>)
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80068f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006920 <HAL_RCC_ClockConfig+0x368>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fd f9b8 	bl	8003c70 <HAL_InitTick>
 8006900:	4603      	mov	r3, r0
 8006902:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006904:	7bfb      	ldrb	r3, [r7, #15]
}
 8006906:	4618      	mov	r0, r3
 8006908:	3718      	adds	r7, #24
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	58024400 	.word	0x58024400
 8006914:	080110c4 	.word	0x080110c4
 8006918:	24000050 	.word	0x24000050
 800691c:	2400004c 	.word	0x2400004c
 8006920:	24000054 	.word	0x24000054

08006924 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006924:	b480      	push	{r7}
 8006926:	b089      	sub	sp, #36	@ 0x24
 8006928:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800692a:	4bb3      	ldr	r3, [pc, #716]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006932:	2b18      	cmp	r3, #24
 8006934:	f200 8155 	bhi.w	8006be2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006938:	a201      	add	r2, pc, #4	@ (adr r2, 8006940 <HAL_RCC_GetSysClockFreq+0x1c>)
 800693a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693e:	bf00      	nop
 8006940:	080069a5 	.word	0x080069a5
 8006944:	08006be3 	.word	0x08006be3
 8006948:	08006be3 	.word	0x08006be3
 800694c:	08006be3 	.word	0x08006be3
 8006950:	08006be3 	.word	0x08006be3
 8006954:	08006be3 	.word	0x08006be3
 8006958:	08006be3 	.word	0x08006be3
 800695c:	08006be3 	.word	0x08006be3
 8006960:	080069cb 	.word	0x080069cb
 8006964:	08006be3 	.word	0x08006be3
 8006968:	08006be3 	.word	0x08006be3
 800696c:	08006be3 	.word	0x08006be3
 8006970:	08006be3 	.word	0x08006be3
 8006974:	08006be3 	.word	0x08006be3
 8006978:	08006be3 	.word	0x08006be3
 800697c:	08006be3 	.word	0x08006be3
 8006980:	080069d1 	.word	0x080069d1
 8006984:	08006be3 	.word	0x08006be3
 8006988:	08006be3 	.word	0x08006be3
 800698c:	08006be3 	.word	0x08006be3
 8006990:	08006be3 	.word	0x08006be3
 8006994:	08006be3 	.word	0x08006be3
 8006998:	08006be3 	.word	0x08006be3
 800699c:	08006be3 	.word	0x08006be3
 80069a0:	080069d7 	.word	0x080069d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069a4:	4b94      	ldr	r3, [pc, #592]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0320 	and.w	r3, r3, #32
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d009      	beq.n	80069c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069b0:	4b91      	ldr	r3, [pc, #580]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	08db      	lsrs	r3, r3, #3
 80069b6:	f003 0303 	and.w	r3, r3, #3
 80069ba:	4a90      	ldr	r2, [pc, #576]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069bc:	fa22 f303 	lsr.w	r3, r2, r3
 80069c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80069c2:	e111      	b.n	8006be8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80069c4:	4b8d      	ldr	r3, [pc, #564]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069c6:	61bb      	str	r3, [r7, #24]
      break;
 80069c8:	e10e      	b.n	8006be8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80069ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80069cc:	61bb      	str	r3, [r7, #24]
      break;
 80069ce:	e10b      	b.n	8006be8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80069d0:	4b8c      	ldr	r3, [pc, #560]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80069d2:	61bb      	str	r3, [r7, #24]
      break;
 80069d4:	e108      	b.n	8006be8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069d6:	4b88      	ldr	r3, [pc, #544]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80069e0:	4b85      	ldr	r3, [pc, #532]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e4:	091b      	lsrs	r3, r3, #4
 80069e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80069ec:	4b82      	ldr	r3, [pc, #520]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80069f6:	4b80      	ldr	r3, [pc, #512]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069fa:	08db      	lsrs	r3, r3, #3
 80069fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	fb02 f303 	mul.w	r3, r2, r3
 8006a06:	ee07 3a90 	vmov	s15, r3
 8006a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a0e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 80e1 	beq.w	8006bdc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	f000 8083 	beq.w	8006b28 <HAL_RCC_GetSysClockFreq+0x204>
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	f200 80a1 	bhi.w	8006b6c <HAL_RCC_GetSysClockFreq+0x248>
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d003      	beq.n	8006a38 <HAL_RCC_GetSysClockFreq+0x114>
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d056      	beq.n	8006ae4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006a36:	e099      	b.n	8006b6c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a38:	4b6f      	ldr	r3, [pc, #444]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0320 	and.w	r3, r3, #32
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d02d      	beq.n	8006aa0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a44:	4b6c      	ldr	r3, [pc, #432]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	08db      	lsrs	r3, r3, #3
 8006a4a:	f003 0303 	and.w	r3, r3, #3
 8006a4e:	4a6b      	ldr	r2, [pc, #428]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a50:	fa22 f303 	lsr.w	r3, r2, r3
 8006a54:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	ee07 3a90 	vmov	s15, r3
 8006a5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	ee07 3a90 	vmov	s15, r3
 8006a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a6e:	4b62      	ldr	r3, [pc, #392]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a76:	ee07 3a90 	vmov	s15, r3
 8006a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a82:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006c08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a9a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006a9e:	e087      	b.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	ee07 3a90 	vmov	s15, r3
 8006aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aaa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006c0c <HAL_RCC_GetSysClockFreq+0x2e8>
 8006aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ab2:	4b51      	ldr	r3, [pc, #324]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ac2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ac6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006c08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ade:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ae2:	e065      	b.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006c10 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006af6:	4b40      	ldr	r3, [pc, #256]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b06:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b0a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006c08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b26:	e043      	b.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	ee07 3a90 	vmov	s15, r3
 8006b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b32:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006c14 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b42:	ee07 3a90 	vmov	s15, r3
 8006b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b4e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006c08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b6a:	e021      	b.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	ee07 3a90 	vmov	s15, r3
 8006b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b76:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006c10 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b86:	ee07 3a90 	vmov	s15, r3
 8006b8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b92:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006c08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ba2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006baa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006bae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006bb0:	4b11      	ldr	r3, [pc, #68]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb4:	0a5b      	lsrs	r3, r3, #9
 8006bb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bba:	3301      	adds	r3, #1
 8006bbc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	ee07 3a90 	vmov	s15, r3
 8006bc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006bc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bd4:	ee17 3a90 	vmov	r3, s15
 8006bd8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006bda:	e005      	b.n	8006be8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	61bb      	str	r3, [r7, #24]
      break;
 8006be0:	e002      	b.n	8006be8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006be2:	4b07      	ldr	r3, [pc, #28]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006be4:	61bb      	str	r3, [r7, #24]
      break;
 8006be6:	bf00      	nop
  }

  return sysclockfreq;
 8006be8:	69bb      	ldr	r3, [r7, #24]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3724      	adds	r7, #36	@ 0x24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	58024400 	.word	0x58024400
 8006bfc:	03d09000 	.word	0x03d09000
 8006c00:	003d0900 	.word	0x003d0900
 8006c04:	017d7840 	.word	0x017d7840
 8006c08:	46000000 	.word	0x46000000
 8006c0c:	4c742400 	.word	0x4c742400
 8006c10:	4a742400 	.word	0x4a742400
 8006c14:	4bbebc20 	.word	0x4bbebc20

08006c18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006c1e:	f7ff fe81 	bl	8006924 <HAL_RCC_GetSysClockFreq>
 8006c22:	4602      	mov	r2, r0
 8006c24:	4b10      	ldr	r3, [pc, #64]	@ (8006c68 <HAL_RCC_GetHCLKFreq+0x50>)
 8006c26:	699b      	ldr	r3, [r3, #24]
 8006c28:	0a1b      	lsrs	r3, r3, #8
 8006c2a:	f003 030f 	and.w	r3, r3, #15
 8006c2e:	490f      	ldr	r1, [pc, #60]	@ (8006c6c <HAL_RCC_GetHCLKFreq+0x54>)
 8006c30:	5ccb      	ldrb	r3, [r1, r3]
 8006c32:	f003 031f 	and.w	r3, r3, #31
 8006c36:	fa22 f303 	lsr.w	r3, r2, r3
 8006c3a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c68 <HAL_RCC_GetHCLKFreq+0x50>)
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	f003 030f 	and.w	r3, r3, #15
 8006c44:	4a09      	ldr	r2, [pc, #36]	@ (8006c6c <HAL_RCC_GetHCLKFreq+0x54>)
 8006c46:	5cd3      	ldrb	r3, [r2, r3]
 8006c48:	f003 031f 	and.w	r3, r3, #31
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c52:	4a07      	ldr	r2, [pc, #28]	@ (8006c70 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c54:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c56:	4a07      	ldr	r2, [pc, #28]	@ (8006c74 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006c5c:	4b04      	ldr	r3, [pc, #16]	@ (8006c70 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	58024400 	.word	0x58024400
 8006c6c:	080110c4 	.word	0x080110c4
 8006c70:	24000050 	.word	0x24000050
 8006c74:	2400004c 	.word	0x2400004c

08006c78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006c7c:	f7ff ffcc 	bl	8006c18 <HAL_RCC_GetHCLKFreq>
 8006c80:	4602      	mov	r2, r0
 8006c82:	4b06      	ldr	r3, [pc, #24]	@ (8006c9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c84:	69db      	ldr	r3, [r3, #28]
 8006c86:	091b      	lsrs	r3, r3, #4
 8006c88:	f003 0307 	and.w	r3, r3, #7
 8006c8c:	4904      	ldr	r1, [pc, #16]	@ (8006ca0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c8e:	5ccb      	ldrb	r3, [r1, r3]
 8006c90:	f003 031f 	and.w	r3, r3, #31
 8006c94:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	58024400 	.word	0x58024400
 8006ca0:	080110c4 	.word	0x080110c4

08006ca4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006ca8:	f7ff ffb6 	bl	8006c18 <HAL_RCC_GetHCLKFreq>
 8006cac:	4602      	mov	r2, r0
 8006cae:	4b06      	ldr	r3, [pc, #24]	@ (8006cc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cb0:	69db      	ldr	r3, [r3, #28]
 8006cb2:	0a1b      	lsrs	r3, r3, #8
 8006cb4:	f003 0307 	and.w	r3, r3, #7
 8006cb8:	4904      	ldr	r1, [pc, #16]	@ (8006ccc <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cba:	5ccb      	ldrb	r3, [r1, r3]
 8006cbc:	f003 031f 	and.w	r3, r3, #31
 8006cc0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	58024400 	.word	0x58024400
 8006ccc:	080110c4 	.word	0x080110c4

08006cd0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cd4:	b0ca      	sub	sp, #296	@ 0x128
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006cf4:	2500      	movs	r5, #0
 8006cf6:	ea54 0305 	orrs.w	r3, r4, r5
 8006cfa:	d049      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d06:	d02f      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006d08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d0c:	d828      	bhi.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d12:	d01a      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d18:	d822      	bhi.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d22:	d007      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006d24:	e01c      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d26:	4bb8      	ldr	r3, [pc, #736]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2a:	4ab7      	ldr	r2, [pc, #732]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d32:	e01a      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d38:	3308      	adds	r3, #8
 8006d3a:	2102      	movs	r1, #2
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f001 fc8f 	bl	8008660 <RCCEx_PLL2_Config>
 8006d42:	4603      	mov	r3, r0
 8006d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d48:	e00f      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d4e:	3328      	adds	r3, #40	@ 0x28
 8006d50:	2102      	movs	r1, #2
 8006d52:	4618      	mov	r0, r3
 8006d54:	f001 fd36 	bl	80087c4 <RCCEx_PLL3_Config>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d5e:	e004      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d66:	e000      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10a      	bne.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006d72:	4ba5      	ldr	r3, [pc, #660]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d80:	4aa1      	ldr	r2, [pc, #644]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d82:	430b      	orrs	r3, r1
 8006d84:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d86:	e003      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d98:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006d9c:	f04f 0900 	mov.w	r9, #0
 8006da0:	ea58 0309 	orrs.w	r3, r8, r9
 8006da4:	d047      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dac:	2b04      	cmp	r3, #4
 8006dae:	d82a      	bhi.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006db0:	a201      	add	r2, pc, #4	@ (adr r2, 8006db8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db6:	bf00      	nop
 8006db8:	08006dcd 	.word	0x08006dcd
 8006dbc:	08006ddb 	.word	0x08006ddb
 8006dc0:	08006df1 	.word	0x08006df1
 8006dc4:	08006e0f 	.word	0x08006e0f
 8006dc8:	08006e0f 	.word	0x08006e0f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006dcc:	4b8e      	ldr	r3, [pc, #568]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd0:	4a8d      	ldr	r2, [pc, #564]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006dd8:	e01a      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dde:	3308      	adds	r3, #8
 8006de0:	2100      	movs	r1, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f001 fc3c 	bl	8008660 <RCCEx_PLL2_Config>
 8006de8:	4603      	mov	r3, r0
 8006dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006dee:	e00f      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df4:	3328      	adds	r3, #40	@ 0x28
 8006df6:	2100      	movs	r1, #0
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f001 fce3 	bl	80087c4 <RCCEx_PLL3_Config>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e04:	e004      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e0c:	e000      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006e0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d10a      	bne.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e18:	4b7b      	ldr	r3, [pc, #492]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e1c:	f023 0107 	bic.w	r1, r3, #7
 8006e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e26:	4a78      	ldr	r2, [pc, #480]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e28:	430b      	orrs	r3, r1
 8006e2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e2c:	e003      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006e42:	f04f 0b00 	mov.w	fp, #0
 8006e46:	ea5a 030b 	orrs.w	r3, sl, fp
 8006e4a:	d04c      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e56:	d030      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006e58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e5c:	d829      	bhi.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e60:	d02d      	beq.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006e62:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e64:	d825      	bhi.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e66:	2b80      	cmp	r3, #128	@ 0x80
 8006e68:	d018      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006e6a:	2b80      	cmp	r3, #128	@ 0x80
 8006e6c:	d821      	bhi.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d002      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006e72:	2b40      	cmp	r3, #64	@ 0x40
 8006e74:	d007      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006e76:	e01c      	b.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e78:	4b63      	ldr	r3, [pc, #396]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e7c:	4a62      	ldr	r2, [pc, #392]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006e84:	e01c      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e8a:	3308      	adds	r3, #8
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f001 fbe6 	bl	8008660 <RCCEx_PLL2_Config>
 8006e94:	4603      	mov	r3, r0
 8006e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006e9a:	e011      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea0:	3328      	adds	r3, #40	@ 0x28
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f001 fc8d 	bl	80087c4 <RCCEx_PLL3_Config>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006eb0:	e006      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006eb8:	e002      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006eba:	bf00      	nop
 8006ebc:	e000      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006ebe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d10a      	bne.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006ec8:	4b4f      	ldr	r3, [pc, #316]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ecc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ed6:	4a4c      	ldr	r2, [pc, #304]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ed8:	430b      	orrs	r3, r1
 8006eda:	6513      	str	r3, [r2, #80]	@ 0x50
 8006edc:	e003      	b.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ee2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eee:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006ef2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006efc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006f00:	460b      	mov	r3, r1
 8006f02:	4313      	orrs	r3, r2
 8006f04:	d053      	beq.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006f0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f12:	d035      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006f14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f18:	d82e      	bhi.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006f1a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f1e:	d031      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006f20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f24:	d828      	bhi.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006f26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f2a:	d01a      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f30:	d822      	bhi.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006f36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f3a:	d007      	beq.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006f3c:	e01c      	b.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f3e:	4b32      	ldr	r3, [pc, #200]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f42:	4a31      	ldr	r2, [pc, #196]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f4a:	e01c      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f50:	3308      	adds	r3, #8
 8006f52:	2100      	movs	r1, #0
 8006f54:	4618      	mov	r0, r3
 8006f56:	f001 fb83 	bl	8008660 <RCCEx_PLL2_Config>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006f60:	e011      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f66:	3328      	adds	r3, #40	@ 0x28
 8006f68:	2100      	movs	r1, #0
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f001 fc2a 	bl	80087c4 <RCCEx_PLL3_Config>
 8006f70:	4603      	mov	r3, r0
 8006f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f76:	e006      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f7e:	e002      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006f80:	bf00      	nop
 8006f82:	e000      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006f84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10b      	bne.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f92:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006f9e:	4a1a      	ldr	r2, [pc, #104]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fa0:	430b      	orrs	r3, r1
 8006fa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006fa4:	e003      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006faa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006fba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006fc4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	d056      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006fd6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fda:	d038      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006fdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fe0:	d831      	bhi.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006fe2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006fe6:	d034      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006fe8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006fec:	d82b      	bhi.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006fee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ff2:	d01d      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006ff4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ff8:	d825      	bhi.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d006      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006ffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007002:	d00a      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007004:	e01f      	b.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007006:	bf00      	nop
 8007008:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800700c:	4ba2      	ldr	r3, [pc, #648]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800700e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007010:	4aa1      	ldr	r2, [pc, #644]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007018:	e01c      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800701a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701e:	3308      	adds	r3, #8
 8007020:	2100      	movs	r1, #0
 8007022:	4618      	mov	r0, r3
 8007024:	f001 fb1c 	bl	8008660 <RCCEx_PLL2_Config>
 8007028:	4603      	mov	r3, r0
 800702a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800702e:	e011      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007034:	3328      	adds	r3, #40	@ 0x28
 8007036:	2100      	movs	r1, #0
 8007038:	4618      	mov	r0, r3
 800703a:	f001 fbc3 	bl	80087c4 <RCCEx_PLL3_Config>
 800703e:	4603      	mov	r3, r0
 8007040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007044:	e006      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800704c:	e002      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800704e:	bf00      	nop
 8007050:	e000      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007052:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10b      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800705c:	4b8e      	ldr	r3, [pc, #568]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800705e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007060:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007068:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800706c:	4a8a      	ldr	r2, [pc, #552]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800706e:	430b      	orrs	r3, r1
 8007070:	6593      	str	r3, [r2, #88]	@ 0x58
 8007072:	e003      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800707c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007088:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800708c:	2300      	movs	r3, #0
 800708e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007092:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007096:	460b      	mov	r3, r1
 8007098:	4313      	orrs	r3, r2
 800709a:	d03a      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800709c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070a2:	2b30      	cmp	r3, #48	@ 0x30
 80070a4:	d01f      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80070a6:	2b30      	cmp	r3, #48	@ 0x30
 80070a8:	d819      	bhi.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80070aa:	2b20      	cmp	r3, #32
 80070ac:	d00c      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80070ae:	2b20      	cmp	r3, #32
 80070b0:	d815      	bhi.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d019      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80070b6:	2b10      	cmp	r3, #16
 80070b8:	d111      	bne.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070ba:	4b77      	ldr	r3, [pc, #476]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	4a76      	ldr	r2, [pc, #472]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80070c6:	e011      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070cc:	3308      	adds	r3, #8
 80070ce:	2102      	movs	r1, #2
 80070d0:	4618      	mov	r0, r3
 80070d2:	f001 fac5 	bl	8008660 <RCCEx_PLL2_Config>
 80070d6:	4603      	mov	r3, r0
 80070d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80070dc:	e006      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070e4:	e002      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80070e6:	bf00      	nop
 80070e8:	e000      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80070ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10a      	bne.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80070f4:	4b68      	ldr	r3, [pc, #416]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070f8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80070fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007102:	4a65      	ldr	r2, [pc, #404]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007104:	430b      	orrs	r3, r1
 8007106:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007108:	e003      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800710a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800710e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800711e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007122:	2300      	movs	r3, #0
 8007124:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007128:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800712c:	460b      	mov	r3, r1
 800712e:	4313      	orrs	r3, r2
 8007130:	d051      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007136:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007138:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800713c:	d035      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800713e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007142:	d82e      	bhi.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007144:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007148:	d031      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800714a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800714e:	d828      	bhi.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007154:	d01a      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007156:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800715a:	d822      	bhi.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800715c:	2b00      	cmp	r3, #0
 800715e:	d003      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007160:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007164:	d007      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007166:	e01c      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007168:	4b4b      	ldr	r3, [pc, #300]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800716a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716c:	4a4a      	ldr	r2, [pc, #296]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800716e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007172:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007174:	e01c      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800717a:	3308      	adds	r3, #8
 800717c:	2100      	movs	r1, #0
 800717e:	4618      	mov	r0, r3
 8007180:	f001 fa6e 	bl	8008660 <RCCEx_PLL2_Config>
 8007184:	4603      	mov	r3, r0
 8007186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800718a:	e011      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800718c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007190:	3328      	adds	r3, #40	@ 0x28
 8007192:	2100      	movs	r1, #0
 8007194:	4618      	mov	r0, r3
 8007196:	f001 fb15 	bl	80087c4 <RCCEx_PLL3_Config>
 800719a:	4603      	mov	r3, r0
 800719c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80071a0:	e006      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071a8:	e002      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80071aa:	bf00      	nop
 80071ac:	e000      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80071ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d10a      	bne.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80071b8:	4b37      	ldr	r3, [pc, #220]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80071c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c6:	4a34      	ldr	r2, [pc, #208]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071c8:	430b      	orrs	r3, r1
 80071ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80071cc:	e003      	b.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80071d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071de:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80071e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80071e6:	2300      	movs	r3, #0
 80071e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80071ec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80071f0:	460b      	mov	r3, r1
 80071f2:	4313      	orrs	r3, r2
 80071f4:	d056      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80071f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007200:	d033      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007202:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007206:	d82c      	bhi.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007208:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800720c:	d02f      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800720e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007212:	d826      	bhi.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007214:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007218:	d02b      	beq.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800721a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800721e:	d820      	bhi.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007220:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007224:	d012      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007226:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800722a:	d81a      	bhi.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800722c:	2b00      	cmp	r3, #0
 800722e:	d022      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007234:	d115      	bne.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723a:	3308      	adds	r3, #8
 800723c:	2101      	movs	r1, #1
 800723e:	4618      	mov	r0, r3
 8007240:	f001 fa0e 	bl	8008660 <RCCEx_PLL2_Config>
 8007244:	4603      	mov	r3, r0
 8007246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800724a:	e015      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800724c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007250:	3328      	adds	r3, #40	@ 0x28
 8007252:	2101      	movs	r1, #1
 8007254:	4618      	mov	r0, r3
 8007256:	f001 fab5 	bl	80087c4 <RCCEx_PLL3_Config>
 800725a:	4603      	mov	r3, r0
 800725c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007260:	e00a      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007268:	e006      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800726a:	bf00      	nop
 800726c:	e004      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800726e:	bf00      	nop
 8007270:	e002      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007272:	bf00      	nop
 8007274:	e000      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10d      	bne.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007280:	4b05      	ldr	r3, [pc, #20]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007284:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800728c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800728e:	4a02      	ldr	r2, [pc, #8]	@ (8007298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007290:	430b      	orrs	r3, r1
 8007292:	6513      	str	r3, [r2, #80]	@ 0x50
 8007294:	e006      	b.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007296:	bf00      	nop
 8007298:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800729c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80072a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80072b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80072b4:	2300      	movs	r3, #0
 80072b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80072ba:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80072be:	460b      	mov	r3, r1
 80072c0:	4313      	orrs	r3, r2
 80072c2:	d055      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80072c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80072cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072d0:	d033      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80072d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072d6:	d82c      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80072d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072dc:	d02f      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80072de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072e2:	d826      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80072e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80072e8:	d02b      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80072ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80072ee:	d820      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80072f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072f4:	d012      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80072f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072fa:	d81a      	bhi.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d022      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007300:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007304:	d115      	bne.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800730a:	3308      	adds	r3, #8
 800730c:	2101      	movs	r1, #1
 800730e:	4618      	mov	r0, r3
 8007310:	f001 f9a6 	bl	8008660 <RCCEx_PLL2_Config>
 8007314:	4603      	mov	r3, r0
 8007316:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800731a:	e015      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800731c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007320:	3328      	adds	r3, #40	@ 0x28
 8007322:	2101      	movs	r1, #1
 8007324:	4618      	mov	r0, r3
 8007326:	f001 fa4d 	bl	80087c4 <RCCEx_PLL3_Config>
 800732a:	4603      	mov	r3, r0
 800732c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007330:	e00a      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007338:	e006      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800733a:	bf00      	nop
 800733c:	e004      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800733e:	bf00      	nop
 8007340:	e002      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007342:	bf00      	nop
 8007344:	e000      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007346:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800734c:	2b00      	cmp	r3, #0
 800734e:	d10b      	bne.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007350:	4ba3      	ldr	r3, [pc, #652]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007354:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007360:	4a9f      	ldr	r2, [pc, #636]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007362:	430b      	orrs	r3, r1
 8007364:	6593      	str	r3, [r2, #88]	@ 0x58
 8007366:	e003      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800736c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007378:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800737c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007380:	2300      	movs	r3, #0
 8007382:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007386:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800738a:	460b      	mov	r3, r1
 800738c:	4313      	orrs	r3, r2
 800738e:	d037      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007396:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800739a:	d00e      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800739c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073a0:	d816      	bhi.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d018      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80073a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073aa:	d111      	bne.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ac:	4b8c      	ldr	r3, [pc, #560]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b0:	4a8b      	ldr	r2, [pc, #556]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80073b8:	e00f      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073be:	3308      	adds	r3, #8
 80073c0:	2101      	movs	r1, #1
 80073c2:	4618      	mov	r0, r3
 80073c4:	f001 f94c 	bl	8008660 <RCCEx_PLL2_Config>
 80073c8:	4603      	mov	r3, r0
 80073ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80073ce:	e004      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073d6:	e000      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80073d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10a      	bne.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80073e2:	4b7f      	ldr	r3, [pc, #508]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80073ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073f0:	4a7b      	ldr	r2, [pc, #492]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073f2:	430b      	orrs	r3, r1
 80073f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80073f6:	e003      	b.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800740c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007410:	2300      	movs	r3, #0
 8007412:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007416:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800741a:	460b      	mov	r3, r1
 800741c:	4313      	orrs	r3, r2
 800741e:	d039      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007426:	2b03      	cmp	r3, #3
 8007428:	d81c      	bhi.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800742a:	a201      	add	r2, pc, #4	@ (adr r2, 8007430 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800742c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007430:	0800746d 	.word	0x0800746d
 8007434:	08007441 	.word	0x08007441
 8007438:	0800744f 	.word	0x0800744f
 800743c:	0800746d 	.word	0x0800746d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007440:	4b67      	ldr	r3, [pc, #412]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007444:	4a66      	ldr	r2, [pc, #408]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800744a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800744c:	e00f      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800744e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007452:	3308      	adds	r3, #8
 8007454:	2102      	movs	r1, #2
 8007456:	4618      	mov	r0, r3
 8007458:	f001 f902 	bl	8008660 <RCCEx_PLL2_Config>
 800745c:	4603      	mov	r3, r0
 800745e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007462:	e004      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800746a:	e000      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800746c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800746e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10a      	bne.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007476:	4b5a      	ldr	r3, [pc, #360]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800747a:	f023 0103 	bic.w	r1, r3, #3
 800747e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007484:	4a56      	ldr	r2, [pc, #344]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007486:	430b      	orrs	r3, r1
 8007488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800748a:	e003      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800748c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80074a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074a4:	2300      	movs	r3, #0
 80074a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80074aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80074ae:	460b      	mov	r3, r1
 80074b0:	4313      	orrs	r3, r2
 80074b2:	f000 809f 	beq.w	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80074b6:	4b4b      	ldr	r3, [pc, #300]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a4a      	ldr	r2, [pc, #296]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80074bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80074c2:	f7fc fc1f 	bl	8003d04 <HAL_GetTick>
 80074c6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074ca:	e00b      	b.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074cc:	f7fc fc1a 	bl	8003d04 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	2b64      	cmp	r3, #100	@ 0x64
 80074da:	d903      	bls.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074e2:	e005      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80074e4:	4b3f      	ldr	r3, [pc, #252]	@ (80075e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d0ed      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80074f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d179      	bne.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80074f8:	4b39      	ldr	r3, [pc, #228]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80074fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007500:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007504:	4053      	eors	r3, r2
 8007506:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800750a:	2b00      	cmp	r3, #0
 800750c:	d015      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800750e:	4b34      	ldr	r3, [pc, #208]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007516:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800751a:	4b31      	ldr	r3, [pc, #196]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800751c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800751e:	4a30      	ldr	r2, [pc, #192]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007524:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007526:	4b2e      	ldr	r3, [pc, #184]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800752a:	4a2d      	ldr	r2, [pc, #180]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800752c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007530:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007532:	4a2b      	ldr	r2, [pc, #172]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007534:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007538:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800753a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800753e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007546:	d118      	bne.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007548:	f7fc fbdc 	bl	8003d04 <HAL_GetTick>
 800754c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007550:	e00d      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007552:	f7fc fbd7 	bl	8003d04 <HAL_GetTick>
 8007556:	4602      	mov	r2, r0
 8007558:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800755c:	1ad2      	subs	r2, r2, r3
 800755e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007562:	429a      	cmp	r2, r3
 8007564:	d903      	bls.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800756c:	e005      	b.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800756e:	4b1c      	ldr	r3, [pc, #112]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007572:	f003 0302 	and.w	r3, r3, #2
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0eb      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800757a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800757e:	2b00      	cmp	r3, #0
 8007580:	d129      	bne.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007586:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800758a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800758e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007592:	d10e      	bne.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007594:	4b12      	ldr	r3, [pc, #72]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800759c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80075a4:	091a      	lsrs	r2, r3, #4
 80075a6:	4b10      	ldr	r3, [pc, #64]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80075a8:	4013      	ands	r3, r2
 80075aa:	4a0d      	ldr	r2, [pc, #52]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075ac:	430b      	orrs	r3, r1
 80075ae:	6113      	str	r3, [r2, #16]
 80075b0:	e005      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80075b2:	4b0b      	ldr	r3, [pc, #44]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	4a0a      	ldr	r2, [pc, #40]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80075bc:	6113      	str	r3, [r2, #16]
 80075be:	4b08      	ldr	r3, [pc, #32]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075c0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80075c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80075ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075ce:	4a04      	ldr	r2, [pc, #16]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075d0:	430b      	orrs	r3, r1
 80075d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80075d4:	e00e      	b.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80075d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80075de:	e009      	b.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80075e0:	58024400 	.word	0x58024400
 80075e4:	58024800 	.word	0x58024800
 80075e8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80075f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fc:	f002 0301 	and.w	r3, r2, #1
 8007600:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007604:	2300      	movs	r3, #0
 8007606:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800760a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800760e:	460b      	mov	r3, r1
 8007610:	4313      	orrs	r3, r2
 8007612:	f000 8089 	beq.w	8007728 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800761a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800761c:	2b28      	cmp	r3, #40	@ 0x28
 800761e:	d86b      	bhi.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007620:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007626:	bf00      	nop
 8007628:	08007701 	.word	0x08007701
 800762c:	080076f9 	.word	0x080076f9
 8007630:	080076f9 	.word	0x080076f9
 8007634:	080076f9 	.word	0x080076f9
 8007638:	080076f9 	.word	0x080076f9
 800763c:	080076f9 	.word	0x080076f9
 8007640:	080076f9 	.word	0x080076f9
 8007644:	080076f9 	.word	0x080076f9
 8007648:	080076cd 	.word	0x080076cd
 800764c:	080076f9 	.word	0x080076f9
 8007650:	080076f9 	.word	0x080076f9
 8007654:	080076f9 	.word	0x080076f9
 8007658:	080076f9 	.word	0x080076f9
 800765c:	080076f9 	.word	0x080076f9
 8007660:	080076f9 	.word	0x080076f9
 8007664:	080076f9 	.word	0x080076f9
 8007668:	080076e3 	.word	0x080076e3
 800766c:	080076f9 	.word	0x080076f9
 8007670:	080076f9 	.word	0x080076f9
 8007674:	080076f9 	.word	0x080076f9
 8007678:	080076f9 	.word	0x080076f9
 800767c:	080076f9 	.word	0x080076f9
 8007680:	080076f9 	.word	0x080076f9
 8007684:	080076f9 	.word	0x080076f9
 8007688:	08007701 	.word	0x08007701
 800768c:	080076f9 	.word	0x080076f9
 8007690:	080076f9 	.word	0x080076f9
 8007694:	080076f9 	.word	0x080076f9
 8007698:	080076f9 	.word	0x080076f9
 800769c:	080076f9 	.word	0x080076f9
 80076a0:	080076f9 	.word	0x080076f9
 80076a4:	080076f9 	.word	0x080076f9
 80076a8:	08007701 	.word	0x08007701
 80076ac:	080076f9 	.word	0x080076f9
 80076b0:	080076f9 	.word	0x080076f9
 80076b4:	080076f9 	.word	0x080076f9
 80076b8:	080076f9 	.word	0x080076f9
 80076bc:	080076f9 	.word	0x080076f9
 80076c0:	080076f9 	.word	0x080076f9
 80076c4:	080076f9 	.word	0x080076f9
 80076c8:	08007701 	.word	0x08007701
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d0:	3308      	adds	r3, #8
 80076d2:	2101      	movs	r1, #1
 80076d4:	4618      	mov	r0, r3
 80076d6:	f000 ffc3 	bl	8008660 <RCCEx_PLL2_Config>
 80076da:	4603      	mov	r3, r0
 80076dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80076e0:	e00f      	b.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e6:	3328      	adds	r3, #40	@ 0x28
 80076e8:	2101      	movs	r1, #1
 80076ea:	4618      	mov	r0, r3
 80076ec:	f001 f86a 	bl	80087c4 <RCCEx_PLL3_Config>
 80076f0:	4603      	mov	r3, r0
 80076f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80076f6:	e004      	b.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076fe:	e000      	b.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007700:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007706:	2b00      	cmp	r3, #0
 8007708:	d10a      	bne.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800770a:	4bbf      	ldr	r3, [pc, #764]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800770c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800770e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007716:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007718:	4abb      	ldr	r2, [pc, #748]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800771a:	430b      	orrs	r3, r1
 800771c:	6553      	str	r3, [r2, #84]	@ 0x54
 800771e:	e003      	b.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800772c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007730:	f002 0302 	and.w	r3, r2, #2
 8007734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007738:	2300      	movs	r3, #0
 800773a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800773e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007742:	460b      	mov	r3, r1
 8007744:	4313      	orrs	r3, r2
 8007746:	d041      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800774e:	2b05      	cmp	r3, #5
 8007750:	d824      	bhi.n	800779c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007752:	a201      	add	r2, pc, #4	@ (adr r2, 8007758 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007758:	080077a5 	.word	0x080077a5
 800775c:	08007771 	.word	0x08007771
 8007760:	08007787 	.word	0x08007787
 8007764:	080077a5 	.word	0x080077a5
 8007768:	080077a5 	.word	0x080077a5
 800776c:	080077a5 	.word	0x080077a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007774:	3308      	adds	r3, #8
 8007776:	2101      	movs	r1, #1
 8007778:	4618      	mov	r0, r3
 800777a:	f000 ff71 	bl	8008660 <RCCEx_PLL2_Config>
 800777e:	4603      	mov	r3, r0
 8007780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007784:	e00f      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800778a:	3328      	adds	r3, #40	@ 0x28
 800778c:	2101      	movs	r1, #1
 800778e:	4618      	mov	r0, r3
 8007790:	f001 f818 	bl	80087c4 <RCCEx_PLL3_Config>
 8007794:	4603      	mov	r3, r0
 8007796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800779a:	e004      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077a2:	e000      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80077a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10a      	bne.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80077ae:	4b96      	ldr	r3, [pc, #600]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80077b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077b2:	f023 0107 	bic.w	r1, r3, #7
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077bc:	4a92      	ldr	r2, [pc, #584]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80077be:	430b      	orrs	r3, r1
 80077c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80077c2:	e003      	b.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d4:	f002 0304 	and.w	r3, r2, #4
 80077d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077dc:	2300      	movs	r3, #0
 80077de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4313      	orrs	r3, r2
 80077ea:	d044      	beq.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80077ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80077f4:	2b05      	cmp	r3, #5
 80077f6:	d825      	bhi.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80077f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007800 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80077fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fe:	bf00      	nop
 8007800:	0800784d 	.word	0x0800784d
 8007804:	08007819 	.word	0x08007819
 8007808:	0800782f 	.word	0x0800782f
 800780c:	0800784d 	.word	0x0800784d
 8007810:	0800784d 	.word	0x0800784d
 8007814:	0800784d 	.word	0x0800784d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781c:	3308      	adds	r3, #8
 800781e:	2101      	movs	r1, #1
 8007820:	4618      	mov	r0, r3
 8007822:	f000 ff1d 	bl	8008660 <RCCEx_PLL2_Config>
 8007826:	4603      	mov	r3, r0
 8007828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800782c:	e00f      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800782e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007832:	3328      	adds	r3, #40	@ 0x28
 8007834:	2101      	movs	r1, #1
 8007836:	4618      	mov	r0, r3
 8007838:	f000 ffc4 	bl	80087c4 <RCCEx_PLL3_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007842:	e004      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800784a:	e000      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800784c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800784e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007852:	2b00      	cmp	r3, #0
 8007854:	d10b      	bne.n	800786e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007856:	4b6c      	ldr	r3, [pc, #432]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800785a:	f023 0107 	bic.w	r1, r3, #7
 800785e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007862:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007866:	4a68      	ldr	r2, [pc, #416]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007868:	430b      	orrs	r3, r1
 800786a:	6593      	str	r3, [r2, #88]	@ 0x58
 800786c:	e003      	b.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800786e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	f002 0320 	and.w	r3, r2, #32
 8007882:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007886:	2300      	movs	r3, #0
 8007888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800788c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007890:	460b      	mov	r3, r1
 8007892:	4313      	orrs	r3, r2
 8007894:	d055      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800789a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800789e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078a2:	d033      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80078a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078a8:	d82c      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078ae:	d02f      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80078b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078b4:	d826      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078ba:	d02b      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80078bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078c0:	d820      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c6:	d012      	beq.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80078c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078cc:	d81a      	bhi.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d022      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80078d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078d6:	d115      	bne.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80078d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078dc:	3308      	adds	r3, #8
 80078de:	2100      	movs	r1, #0
 80078e0:	4618      	mov	r0, r3
 80078e2:	f000 febd 	bl	8008660 <RCCEx_PLL2_Config>
 80078e6:	4603      	mov	r3, r0
 80078e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80078ec:	e015      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f2:	3328      	adds	r3, #40	@ 0x28
 80078f4:	2102      	movs	r1, #2
 80078f6:	4618      	mov	r0, r3
 80078f8:	f000 ff64 	bl	80087c4 <RCCEx_PLL3_Config>
 80078fc:	4603      	mov	r3, r0
 80078fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007902:	e00a      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800790a:	e006      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800790c:	bf00      	nop
 800790e:	e004      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007910:	bf00      	nop
 8007912:	e002      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007914:	bf00      	nop
 8007916:	e000      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007918:	bf00      	nop
    }

    if (ret == HAL_OK)
 800791a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800791e:	2b00      	cmp	r3, #0
 8007920:	d10b      	bne.n	800793a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007922:	4b39      	ldr	r3, [pc, #228]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007926:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800792a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007932:	4a35      	ldr	r2, [pc, #212]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007934:	430b      	orrs	r3, r1
 8007936:	6553      	str	r3, [r2, #84]	@ 0x54
 8007938:	e003      	b.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800793a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800793e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800794e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007952:	2300      	movs	r3, #0
 8007954:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007958:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800795c:	460b      	mov	r3, r1
 800795e:	4313      	orrs	r3, r2
 8007960:	d058      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007966:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800796a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800796e:	d033      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007970:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007974:	d82c      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800797a:	d02f      	beq.n	80079dc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800797c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007980:	d826      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007982:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007986:	d02b      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007988:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800798c:	d820      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800798e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007992:	d012      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007998:	d81a      	bhi.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800799a:	2b00      	cmp	r3, #0
 800799c:	d022      	beq.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800799e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079a2:	d115      	bne.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079a8:	3308      	adds	r3, #8
 80079aa:	2100      	movs	r1, #0
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 fe57 	bl	8008660 <RCCEx_PLL2_Config>
 80079b2:	4603      	mov	r3, r0
 80079b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80079b8:	e015      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80079ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079be:	3328      	adds	r3, #40	@ 0x28
 80079c0:	2102      	movs	r1, #2
 80079c2:	4618      	mov	r0, r3
 80079c4:	f000 fefe 	bl	80087c4 <RCCEx_PLL3_Config>
 80079c8:	4603      	mov	r3, r0
 80079ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80079ce:	e00a      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079d6:	e006      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079d8:	bf00      	nop
 80079da:	e004      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079dc:	bf00      	nop
 80079de:	e002      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079e0:	bf00      	nop
 80079e2:	e000      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80079e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10e      	bne.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80079ee:	4b06      	ldr	r3, [pc, #24]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079f2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80079f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079fe:	4a02      	ldr	r2, [pc, #8]	@ (8007a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a00:	430b      	orrs	r3, r1
 8007a02:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a04:	e006      	b.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007a06:	bf00      	nop
 8007a08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a24:	2300      	movs	r3, #0
 8007a26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a2a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007a2e:	460b      	mov	r3, r1
 8007a30:	4313      	orrs	r3, r2
 8007a32:	d055      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007a3c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007a40:	d033      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007a42:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007a46:	d82c      	bhi.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a4c:	d02f      	beq.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007a4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a52:	d826      	bhi.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a54:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007a58:	d02b      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007a5a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007a5e:	d820      	bhi.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a64:	d012      	beq.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007a66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a6a:	d81a      	bhi.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d022      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a74:	d115      	bne.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a7a:	3308      	adds	r3, #8
 8007a7c:	2100      	movs	r1, #0
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f000 fdee 	bl	8008660 <RCCEx_PLL2_Config>
 8007a84:	4603      	mov	r3, r0
 8007a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a8a:	e015      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a90:	3328      	adds	r3, #40	@ 0x28
 8007a92:	2102      	movs	r1, #2
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 fe95 	bl	80087c4 <RCCEx_PLL3_Config>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007aa0:	e00a      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007aa8:	e006      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007aaa:	bf00      	nop
 8007aac:	e004      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007aae:	bf00      	nop
 8007ab0:	e002      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ab2:	bf00      	nop
 8007ab4:	e000      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d10b      	bne.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007ac0:	4ba1      	ldr	r3, [pc, #644]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ac4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007acc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007ad0:	4a9d      	ldr	r2, [pc, #628]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ad2:	430b      	orrs	r3, r1
 8007ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ad6:	e003      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007adc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae8:	f002 0308 	and.w	r3, r2, #8
 8007aec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007af0:	2300      	movs	r3, #0
 8007af2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007af6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007afa:	460b      	mov	r3, r1
 8007afc:	4313      	orrs	r3, r2
 8007afe:	d01e      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b0c:	d10c      	bne.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b12:	3328      	adds	r3, #40	@ 0x28
 8007b14:	2102      	movs	r1, #2
 8007b16:	4618      	mov	r0, r3
 8007b18:	f000 fe54 	bl	80087c4 <RCCEx_PLL3_Config>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d002      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007b28:	4b87      	ldr	r3, [pc, #540]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b38:	4a83      	ldr	r2, [pc, #524]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b3a:	430b      	orrs	r3, r1
 8007b3c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b46:	f002 0310 	and.w	r3, r2, #16
 8007b4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b4e:	2300      	movs	r3, #0
 8007b50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b54:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007b58:	460b      	mov	r3, r1
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	d01e      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b6a:	d10c      	bne.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b70:	3328      	adds	r3, #40	@ 0x28
 8007b72:	2102      	movs	r1, #2
 8007b74:	4618      	mov	r0, r3
 8007b76:	f000 fe25 	bl	80087c4 <RCCEx_PLL3_Config>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b86:	4b70      	ldr	r3, [pc, #448]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b96:	4a6c      	ldr	r2, [pc, #432]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b98:	430b      	orrs	r3, r1
 8007b9a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bac:	2300      	movs	r3, #0
 8007bae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007bb2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	d03e      	beq.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007bc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bc8:	d022      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007bca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bce:	d81b      	bhi.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d003      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bd8:	d00b      	beq.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007bda:	e015      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007be0:	3308      	adds	r3, #8
 8007be2:	2100      	movs	r1, #0
 8007be4:	4618      	mov	r0, r3
 8007be6:	f000 fd3b 	bl	8008660 <RCCEx_PLL2_Config>
 8007bea:	4603      	mov	r3, r0
 8007bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007bf0:	e00f      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf6:	3328      	adds	r3, #40	@ 0x28
 8007bf8:	2102      	movs	r1, #2
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 fde2 	bl	80087c4 <RCCEx_PLL3_Config>
 8007c00:	4603      	mov	r3, r0
 8007c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007c06:	e004      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c0e:	e000      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10b      	bne.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c1a:	4b4b      	ldr	r3, [pc, #300]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c1e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007c2a:	4a47      	ldr	r2, [pc, #284]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c2c:	430b      	orrs	r3, r1
 8007c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c30:	e003      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c42:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007c46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c48:	2300      	movs	r3, #0
 8007c4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007c4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007c50:	460b      	mov	r3, r1
 8007c52:	4313      	orrs	r3, r2
 8007c54:	d03b      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c62:	d01f      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007c64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007c68:	d818      	bhi.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007c6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c6e:	d003      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007c70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c74:	d007      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007c76:	e011      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c78:	4b33      	ldr	r3, [pc, #204]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7c:	4a32      	ldr	r2, [pc, #200]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c84:	e00f      	b.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8a:	3328      	adds	r3, #40	@ 0x28
 8007c8c:	2101      	movs	r1, #1
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f000 fd98 	bl	80087c4 <RCCEx_PLL3_Config>
 8007c94:	4603      	mov	r3, r0
 8007c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c9a:	e004      	b.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ca2:	e000      	b.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10b      	bne.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007cae:	4b26      	ldr	r3, [pc, #152]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cbe:	4a22      	ldr	r2, [pc, #136]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cc0:	430b      	orrs	r3, r1
 8007cc2:	6553      	str	r3, [r2, #84]	@ 0x54
 8007cc4:	e003      	b.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007cda:	673b      	str	r3, [r7, #112]	@ 0x70
 8007cdc:	2300      	movs	r3, #0
 8007cde:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ce0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	d034      	beq.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d003      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cf8:	d007      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007cfa:	e011      	b.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cfc:	4b12      	ldr	r3, [pc, #72]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d00:	4a11      	ldr	r2, [pc, #68]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007d08:	e00e      	b.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d0e:	3308      	adds	r3, #8
 8007d10:	2102      	movs	r1, #2
 8007d12:	4618      	mov	r0, r3
 8007d14:	f000 fca4 	bl	8008660 <RCCEx_PLL2_Config>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007d1e:	e003      	b.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d10d      	bne.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007d30:	4b05      	ldr	r3, [pc, #20]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d34:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d3e:	4a02      	ldr	r2, [pc, #8]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d40:	430b      	orrs	r3, r1
 8007d42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d44:	e006      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007d46:	bf00      	nop
 8007d48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007d60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d62:	2300      	movs	r3, #0
 8007d64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d66:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	d00c      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d74:	3328      	adds	r3, #40	@ 0x28
 8007d76:	2102      	movs	r1, #2
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f000 fd23 	bl	80087c4 <RCCEx_PLL3_Config>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d002      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d92:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007d96:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d98:	2300      	movs	r3, #0
 8007d9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d9c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007da0:	460b      	mov	r3, r1
 8007da2:	4313      	orrs	r3, r2
 8007da4:	d038      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007dae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007db2:	d018      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007db8:	d811      	bhi.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007dba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dbe:	d014      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dc4:	d80b      	bhi.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d011      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007dca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dce:	d106      	bne.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dd0:	4bc3      	ldr	r3, [pc, #780]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd4:	4ac2      	ldr	r2, [pc, #776]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007dda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007ddc:	e008      	b.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007de4:	e004      	b.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007de6:	bf00      	nop
 8007de8:	e002      	b.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007dea:	bf00      	nop
 8007dec:	e000      	b.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007dee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d10b      	bne.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007df8:	4bb9      	ldr	r3, [pc, #740]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dfc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e08:	4ab5      	ldr	r2, [pc, #724]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e0a:	430b      	orrs	r3, r1
 8007e0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007e0e:	e003      	b.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007e24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e26:	2300      	movs	r3, #0
 8007e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007e2e:	460b      	mov	r3, r1
 8007e30:	4313      	orrs	r3, r2
 8007e32:	d009      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007e34:	4baa      	ldr	r3, [pc, #680]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e42:	4aa7      	ldr	r2, [pc, #668]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e44:	430b      	orrs	r3, r1
 8007e46:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e50:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007e54:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e56:	2300      	movs	r3, #0
 8007e58:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007e5e:	460b      	mov	r3, r1
 8007e60:	4313      	orrs	r3, r2
 8007e62:	d00a      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007e64:	4b9e      	ldr	r3, [pc, #632]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007e74:	4a9a      	ldr	r2, [pc, #616]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e76:	430b      	orrs	r3, r1
 8007e78:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e82:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007e86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e88:	2300      	movs	r3, #0
 8007e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e8c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007e90:	460b      	mov	r3, r1
 8007e92:	4313      	orrs	r3, r2
 8007e94:	d009      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007e96:	4b92      	ldr	r3, [pc, #584]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e9a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ea4:	4a8e      	ldr	r2, [pc, #568]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ea6:	430b      	orrs	r3, r1
 8007ea8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007eb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007eb8:	2300      	movs	r3, #0
 8007eba:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ebc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	d00e      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ec6:	4b86      	ldr	r3, [pc, #536]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	4a85      	ldr	r2, [pc, #532]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ecc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ed0:	6113      	str	r3, [r2, #16]
 8007ed2:	4b83      	ldr	r3, [pc, #524]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ed4:	6919      	ldr	r1, [r3, #16]
 8007ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007ede:	4a80      	ldr	r2, [pc, #512]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ee0:	430b      	orrs	r3, r1
 8007ee2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eec:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ef6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007efa:	460b      	mov	r3, r1
 8007efc:	4313      	orrs	r3, r2
 8007efe:	d009      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007f00:	4b77      	ldr	r3, [pc, #476]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f04:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f0e:	4a74      	ldr	r2, [pc, #464]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f10:	430b      	orrs	r3, r1
 8007f12:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007f20:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f22:	2300      	movs	r3, #0
 8007f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f26:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	d00a      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007f30:	4b6b      	ldr	r3, [pc, #428]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f34:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f40:	4a67      	ldr	r2, [pc, #412]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f42:	430b      	orrs	r3, r1
 8007f44:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	2100      	movs	r1, #0
 8007f50:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007f52:	f003 0301 	and.w	r3, r3, #1
 8007f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f58:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	d011      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f66:	3308      	adds	r3, #8
 8007f68:	2100      	movs	r1, #0
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f000 fb78 	bl	8008660 <RCCEx_PLL2_Config>
 8007f70:	4603      	mov	r3, r0
 8007f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d003      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8e:	2100      	movs	r1, #0
 8007f90:	6239      	str	r1, [r7, #32]
 8007f92:	f003 0302 	and.w	r3, r3, #2
 8007f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f98:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	d011      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa6:	3308      	adds	r3, #8
 8007fa8:	2101      	movs	r1, #1
 8007faa:	4618      	mov	r0, r3
 8007fac:	f000 fb58 	bl	8008660 <RCCEx_PLL2_Config>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d003      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	2100      	movs	r1, #0
 8007fd0:	61b9      	str	r1, [r7, #24]
 8007fd2:	f003 0304 	and.w	r3, r3, #4
 8007fd6:	61fb      	str	r3, [r7, #28]
 8007fd8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007fdc:	460b      	mov	r3, r1
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	d011      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe6:	3308      	adds	r3, #8
 8007fe8:	2102      	movs	r1, #2
 8007fea:	4618      	mov	r0, r3
 8007fec:	f000 fb38 	bl	8008660 <RCCEx_PLL2_Config>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d003      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800e:	2100      	movs	r1, #0
 8008010:	6139      	str	r1, [r7, #16]
 8008012:	f003 0308 	and.w	r3, r3, #8
 8008016:	617b      	str	r3, [r7, #20]
 8008018:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800801c:	460b      	mov	r3, r1
 800801e:	4313      	orrs	r3, r2
 8008020:	d011      	beq.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008026:	3328      	adds	r3, #40	@ 0x28
 8008028:	2100      	movs	r1, #0
 800802a:	4618      	mov	r0, r3
 800802c:	f000 fbca 	bl	80087c4 <RCCEx_PLL3_Config>
 8008030:	4603      	mov	r3, r0
 8008032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800803e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804e:	2100      	movs	r1, #0
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	f003 0310 	and.w	r3, r3, #16
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800805c:	460b      	mov	r3, r1
 800805e:	4313      	orrs	r3, r2
 8008060:	d011      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008066:	3328      	adds	r3, #40	@ 0x28
 8008068:	2101      	movs	r1, #1
 800806a:	4618      	mov	r0, r3
 800806c:	f000 fbaa 	bl	80087c4 <RCCEx_PLL3_Config>
 8008070:	4603      	mov	r3, r0
 8008072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008076:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800807e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	2100      	movs	r1, #0
 8008090:	6039      	str	r1, [r7, #0]
 8008092:	f003 0320 	and.w	r3, r3, #32
 8008096:	607b      	str	r3, [r7, #4]
 8008098:	e9d7 1200 	ldrd	r1, r2, [r7]
 800809c:	460b      	mov	r3, r1
 800809e:	4313      	orrs	r3, r2
 80080a0:	d011      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080a6:	3328      	adds	r3, #40	@ 0x28
 80080a8:	2102      	movs	r1, #2
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 fb8a 	bl	80087c4 <RCCEx_PLL3_Config>
 80080b0:	4603      	mov	r3, r0
 80080b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80080b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d003      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80080c6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d101      	bne.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80080ce:	2300      	movs	r3, #0
 80080d0:	e000      	b.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80080da:	46bd      	mov	sp, r7
 80080dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080e0:	58024400 	.word	0x58024400

080080e4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80080e8:	f7fe fd96 	bl	8006c18 <HAL_RCC_GetHCLKFreq>
 80080ec:	4602      	mov	r2, r0
 80080ee:	4b06      	ldr	r3, [pc, #24]	@ (8008108 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80080f0:	6a1b      	ldr	r3, [r3, #32]
 80080f2:	091b      	lsrs	r3, r3, #4
 80080f4:	f003 0307 	and.w	r3, r3, #7
 80080f8:	4904      	ldr	r1, [pc, #16]	@ (800810c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80080fa:	5ccb      	ldrb	r3, [r1, r3]
 80080fc:	f003 031f 	and.w	r3, r3, #31
 8008100:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008104:	4618      	mov	r0, r3
 8008106:	bd80      	pop	{r7, pc}
 8008108:	58024400 	.word	0x58024400
 800810c:	080110c4 	.word	0x080110c4

08008110 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008110:	b480      	push	{r7}
 8008112:	b089      	sub	sp, #36	@ 0x24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008118:	4ba1      	ldr	r3, [pc, #644]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800811a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811c:	f003 0303 	and.w	r3, r3, #3
 8008120:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008122:	4b9f      	ldr	r3, [pc, #636]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008126:	0b1b      	lsrs	r3, r3, #12
 8008128:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800812c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800812e:	4b9c      	ldr	r3, [pc, #624]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008132:	091b      	lsrs	r3, r3, #4
 8008134:	f003 0301 	and.w	r3, r3, #1
 8008138:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800813a:	4b99      	ldr	r3, [pc, #612]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800813c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800813e:	08db      	lsrs	r3, r3, #3
 8008140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	fb02 f303 	mul.w	r3, r2, r3
 800814a:	ee07 3a90 	vmov	s15, r3
 800814e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008152:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 8111 	beq.w	8008380 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	2b02      	cmp	r3, #2
 8008162:	f000 8083 	beq.w	800826c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	2b02      	cmp	r3, #2
 800816a:	f200 80a1 	bhi.w	80082b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d003      	beq.n	800817c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d056      	beq.n	8008228 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800817a:	e099      	b.n	80082b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800817c:	4b88      	ldr	r3, [pc, #544]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 0320 	and.w	r3, r3, #32
 8008184:	2b00      	cmp	r3, #0
 8008186:	d02d      	beq.n	80081e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008188:	4b85      	ldr	r3, [pc, #532]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	08db      	lsrs	r3, r3, #3
 800818e:	f003 0303 	and.w	r3, r3, #3
 8008192:	4a84      	ldr	r2, [pc, #528]	@ (80083a4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008194:	fa22 f303 	lsr.w	r3, r2, r3
 8008198:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	ee07 3a90 	vmov	s15, r3
 80081a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	ee07 3a90 	vmov	s15, r3
 80081aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081b2:	4b7b      	ldr	r3, [pc, #492]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ba:	ee07 3a90 	vmov	s15, r3
 80081be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80081c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80083a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80081ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80081e2:	e087      	b.n	80082f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	ee07 3a90 	vmov	s15, r3
 80081ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80083ac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80081f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081f6:	4b6a      	ldr	r3, [pc, #424]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081fe:	ee07 3a90 	vmov	s15, r3
 8008202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008206:	ed97 6a03 	vldr	s12, [r7, #12]
 800820a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80083a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800820e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800821a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800821e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008222:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008226:	e065      	b.n	80082f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	ee07 3a90 	vmov	s15, r3
 800822e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008232:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80083b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800823a:	4b59      	ldr	r3, [pc, #356]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800823c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800823e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008242:	ee07 3a90 	vmov	s15, r3
 8008246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800824a:	ed97 6a03 	vldr	s12, [r7, #12]
 800824e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80083a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800825a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800825e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008266:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800826a:	e043      	b.n	80082f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	ee07 3a90 	vmov	s15, r3
 8008272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008276:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80083b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800827a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800827e:	4b48      	ldr	r3, [pc, #288]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008286:	ee07 3a90 	vmov	s15, r3
 800828a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800828e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008292:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80083a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800829a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800829e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082ae:	e021      	b.n	80082f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	ee07 3a90 	vmov	s15, r3
 80082b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80083b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80082be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082c2:	4b37      	ldr	r3, [pc, #220]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082ca:	ee07 3a90 	vmov	s15, r3
 80082ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80082d6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80083a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80082da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082f2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80082f4:	4b2a      	ldr	r3, [pc, #168]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f8:	0a5b      	lsrs	r3, r3, #9
 80082fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082fe:	ee07 3a90 	vmov	s15, r3
 8008302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008306:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800830a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800830e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008312:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008316:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800831a:	ee17 2a90 	vmov	r2, s15
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008322:	4b1f      	ldr	r3, [pc, #124]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008326:	0c1b      	lsrs	r3, r3, #16
 8008328:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800832c:	ee07 3a90 	vmov	s15, r3
 8008330:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008334:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008338:	ee37 7a87 	vadd.f32	s14, s15, s14
 800833c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008348:	ee17 2a90 	vmov	r2, s15
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008350:	4b13      	ldr	r3, [pc, #76]	@ (80083a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008354:	0e1b      	lsrs	r3, r3, #24
 8008356:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800835a:	ee07 3a90 	vmov	s15, r3
 800835e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008362:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008366:	ee37 7a87 	vadd.f32	s14, s15, s14
 800836a:	edd7 6a07 	vldr	s13, [r7, #28]
 800836e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008376:	ee17 2a90 	vmov	r2, s15
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800837e:	e008      	b.n	8008392 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	609a      	str	r2, [r3, #8]
}
 8008392:	bf00      	nop
 8008394:	3724      	adds	r7, #36	@ 0x24
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	58024400 	.word	0x58024400
 80083a4:	03d09000 	.word	0x03d09000
 80083a8:	46000000 	.word	0x46000000
 80083ac:	4c742400 	.word	0x4c742400
 80083b0:	4a742400 	.word	0x4a742400
 80083b4:	4bbebc20 	.word	0x4bbebc20

080083b8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b089      	sub	sp, #36	@ 0x24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80083c0:	4ba1      	ldr	r3, [pc, #644]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c4:	f003 0303 	and.w	r3, r3, #3
 80083c8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80083ca:	4b9f      	ldr	r3, [pc, #636]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ce:	0d1b      	lsrs	r3, r3, #20
 80083d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80083d4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80083d6:	4b9c      	ldr	r3, [pc, #624]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083da:	0a1b      	lsrs	r3, r3, #8
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80083e2:	4b99      	ldr	r3, [pc, #612]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80083e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083e6:	08db      	lsrs	r3, r3, #3
 80083e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80083ec:	693a      	ldr	r2, [r7, #16]
 80083ee:	fb02 f303 	mul.w	r3, r2, r3
 80083f2:	ee07 3a90 	vmov	s15, r3
 80083f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 8111 	beq.w	8008628 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	2b02      	cmp	r3, #2
 800840a:	f000 8083 	beq.w	8008514 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	2b02      	cmp	r3, #2
 8008412:	f200 80a1 	bhi.w	8008558 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d003      	beq.n	8008424 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	2b01      	cmp	r3, #1
 8008420:	d056      	beq.n	80084d0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008422:	e099      	b.n	8008558 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008424:	4b88      	ldr	r3, [pc, #544]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0320 	and.w	r3, r3, #32
 800842c:	2b00      	cmp	r3, #0
 800842e:	d02d      	beq.n	800848c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008430:	4b85      	ldr	r3, [pc, #532]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	08db      	lsrs	r3, r3, #3
 8008436:	f003 0303 	and.w	r3, r3, #3
 800843a:	4a84      	ldr	r2, [pc, #528]	@ (800864c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800843c:	fa22 f303 	lsr.w	r3, r2, r3
 8008440:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	ee07 3a90 	vmov	s15, r3
 8008448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	ee07 3a90 	vmov	s15, r3
 8008452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800845a:	4b7b      	ldr	r3, [pc, #492]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800845c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800845e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008462:	ee07 3a90 	vmov	s15, r3
 8008466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800846a:	ed97 6a03 	vldr	s12, [r7, #12]
 800846e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008650 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800847a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800847e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008486:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800848a:	e087      	b.n	800859c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	ee07 3a90 	vmov	s15, r3
 8008492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008496:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008654 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800849a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800849e:	4b6a      	ldr	r3, [pc, #424]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084a6:	ee07 3a90 	vmov	s15, r3
 80084aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80084b2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008650 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80084b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80084ce:	e065      	b.n	800859c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	ee07 3a90 	vmov	s15, r3
 80084d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084da:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008658 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80084de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084e2:	4b59      	ldr	r3, [pc, #356]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084ea:	ee07 3a90 	vmov	s15, r3
 80084ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80084f6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008650 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80084fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800850a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800850e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008512:	e043      	b.n	800859c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	ee07 3a90 	vmov	s15, r3
 800851a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800851e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800865c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008526:	4b48      	ldr	r3, [pc, #288]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800852e:	ee07 3a90 	vmov	s15, r3
 8008532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008536:	ed97 6a03 	vldr	s12, [r7, #12]
 800853a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008650 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800853e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800854a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800854e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008552:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008556:	e021      	b.n	800859c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	ee07 3a90 	vmov	s15, r3
 800855e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008562:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008658 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800856a:	4b37      	ldr	r3, [pc, #220]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800856c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008572:	ee07 3a90 	vmov	s15, r3
 8008576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800857a:	ed97 6a03 	vldr	s12, [r7, #12]
 800857e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008650 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800858a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800858e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008596:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800859a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800859c:	4b2a      	ldr	r3, [pc, #168]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800859e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085a0:	0a5b      	lsrs	r3, r3, #9
 80085a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085a6:	ee07 3a90 	vmov	s15, r3
 80085aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80085ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085c2:	ee17 2a90 	vmov	r2, s15
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80085ca:	4b1f      	ldr	r3, [pc, #124]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ce:	0c1b      	lsrs	r3, r3, #16
 80085d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085d4:	ee07 3a90 	vmov	s15, r3
 80085d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80085e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085f0:	ee17 2a90 	vmov	r2, s15
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80085f8:	4b13      	ldr	r3, [pc, #76]	@ (8008648 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085fc:	0e1b      	lsrs	r3, r3, #24
 80085fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008602:	ee07 3a90 	vmov	s15, r3
 8008606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800860a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800860e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008612:	edd7 6a07 	vldr	s13, [r7, #28]
 8008616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800861a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800861e:	ee17 2a90 	vmov	r2, s15
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008626:	e008      	b.n	800863a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	609a      	str	r2, [r3, #8]
}
 800863a:	bf00      	nop
 800863c:	3724      	adds	r7, #36	@ 0x24
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr
 8008646:	bf00      	nop
 8008648:	58024400 	.word	0x58024400
 800864c:	03d09000 	.word	0x03d09000
 8008650:	46000000 	.word	0x46000000
 8008654:	4c742400 	.word	0x4c742400
 8008658:	4a742400 	.word	0x4a742400
 800865c:	4bbebc20 	.word	0x4bbebc20

08008660 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800866e:	4b53      	ldr	r3, [pc, #332]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008672:	f003 0303 	and.w	r3, r3, #3
 8008676:	2b03      	cmp	r3, #3
 8008678:	d101      	bne.n	800867e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	e099      	b.n	80087b2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800867e:	4b4f      	ldr	r3, [pc, #316]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a4e      	ldr	r2, [pc, #312]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008684:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008688:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800868a:	f7fb fb3b 	bl	8003d04 <HAL_GetTick>
 800868e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008690:	e008      	b.n	80086a4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008692:	f7fb fb37 	bl	8003d04 <HAL_GetTick>
 8008696:	4602      	mov	r2, r0
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	2b02      	cmp	r3, #2
 800869e:	d901      	bls.n	80086a4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e086      	b.n	80087b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80086a4:	4b45      	ldr	r3, [pc, #276]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1f0      	bne.n	8008692 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80086b0:	4b42      	ldr	r3, [pc, #264]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 80086b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	031b      	lsls	r3, r3, #12
 80086be:	493f      	ldr	r1, [pc, #252]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 80086c0:	4313      	orrs	r3, r2
 80086c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	3b01      	subs	r3, #1
 80086ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	3b01      	subs	r3, #1
 80086d4:	025b      	lsls	r3, r3, #9
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	431a      	orrs	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	3b01      	subs	r3, #1
 80086e0:	041b      	lsls	r3, r3, #16
 80086e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80086e6:	431a      	orrs	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	691b      	ldr	r3, [r3, #16]
 80086ec:	3b01      	subs	r3, #1
 80086ee:	061b      	lsls	r3, r3, #24
 80086f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80086f4:	4931      	ldr	r1, [pc, #196]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 80086f6:	4313      	orrs	r3, r2
 80086f8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80086fa:	4b30      	ldr	r3, [pc, #192]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 80086fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	492d      	ldr	r1, [pc, #180]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008708:	4313      	orrs	r3, r2
 800870a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800870c:	4b2b      	ldr	r3, [pc, #172]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 800870e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008710:	f023 0220 	bic.w	r2, r3, #32
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	699b      	ldr	r3, [r3, #24]
 8008718:	4928      	ldr	r1, [pc, #160]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 800871a:	4313      	orrs	r3, r2
 800871c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800871e:	4b27      	ldr	r3, [pc, #156]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008722:	4a26      	ldr	r2, [pc, #152]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008724:	f023 0310 	bic.w	r3, r3, #16
 8008728:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800872a:	4b24      	ldr	r3, [pc, #144]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 800872c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800872e:	4b24      	ldr	r3, [pc, #144]	@ (80087c0 <RCCEx_PLL2_Config+0x160>)
 8008730:	4013      	ands	r3, r2
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	69d2      	ldr	r2, [r2, #28]
 8008736:	00d2      	lsls	r2, r2, #3
 8008738:	4920      	ldr	r1, [pc, #128]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 800873a:	4313      	orrs	r3, r2
 800873c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800873e:	4b1f      	ldr	r3, [pc, #124]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008742:	4a1e      	ldr	r2, [pc, #120]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008744:	f043 0310 	orr.w	r3, r3, #16
 8008748:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d106      	bne.n	800875e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008750:	4b1a      	ldr	r3, [pc, #104]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008754:	4a19      	ldr	r2, [pc, #100]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008756:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800875a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800875c:	e00f      	b.n	800877e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	2b01      	cmp	r3, #1
 8008762:	d106      	bne.n	8008772 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008764:	4b15      	ldr	r3, [pc, #84]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008768:	4a14      	ldr	r2, [pc, #80]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 800876a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800876e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008770:	e005      	b.n	800877e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008772:	4b12      	ldr	r3, [pc, #72]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008776:	4a11      	ldr	r2, [pc, #68]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008778:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800877c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800877e:	4b0f      	ldr	r3, [pc, #60]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a0e      	ldr	r2, [pc, #56]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 8008784:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008788:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800878a:	f7fb fabb 	bl	8003d04 <HAL_GetTick>
 800878e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008790:	e008      	b.n	80087a4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008792:	f7fb fab7 	bl	8003d04 <HAL_GetTick>
 8008796:	4602      	mov	r2, r0
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	2b02      	cmp	r3, #2
 800879e:	d901      	bls.n	80087a4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80087a0:	2303      	movs	r3, #3
 80087a2:	e006      	b.n	80087b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80087a4:	4b05      	ldr	r3, [pc, #20]	@ (80087bc <RCCEx_PLL2_Config+0x15c>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d0f0      	beq.n	8008792 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80087b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	58024400 	.word	0x58024400
 80087c0:	ffff0007 	.word	0xffff0007

080087c4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80087ce:	2300      	movs	r3, #0
 80087d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087d2:	4b53      	ldr	r3, [pc, #332]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80087d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d6:	f003 0303 	and.w	r3, r3, #3
 80087da:	2b03      	cmp	r3, #3
 80087dc:	d101      	bne.n	80087e2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e099      	b.n	8008916 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80087e2:	4b4f      	ldr	r3, [pc, #316]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a4e      	ldr	r2, [pc, #312]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80087e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087ee:	f7fb fa89 	bl	8003d04 <HAL_GetTick>
 80087f2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80087f4:	e008      	b.n	8008808 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80087f6:	f7fb fa85 	bl	8003d04 <HAL_GetTick>
 80087fa:	4602      	mov	r2, r0
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	1ad3      	subs	r3, r2, r3
 8008800:	2b02      	cmp	r3, #2
 8008802:	d901      	bls.n	8008808 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008804:	2303      	movs	r3, #3
 8008806:	e086      	b.n	8008916 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008808:	4b45      	ldr	r3, [pc, #276]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008810:	2b00      	cmp	r3, #0
 8008812:	d1f0      	bne.n	80087f6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008814:	4b42      	ldr	r3, [pc, #264]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008818:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	051b      	lsls	r3, r3, #20
 8008822:	493f      	ldr	r1, [pc, #252]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008824:	4313      	orrs	r3, r2
 8008826:	628b      	str	r3, [r1, #40]	@ 0x28
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	3b01      	subs	r3, #1
 800882e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	3b01      	subs	r3, #1
 8008838:	025b      	lsls	r3, r3, #9
 800883a:	b29b      	uxth	r3, r3
 800883c:	431a      	orrs	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	3b01      	subs	r3, #1
 8008844:	041b      	lsls	r3, r3, #16
 8008846:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800884a:	431a      	orrs	r2, r3
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	691b      	ldr	r3, [r3, #16]
 8008850:	3b01      	subs	r3, #1
 8008852:	061b      	lsls	r3, r3, #24
 8008854:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008858:	4931      	ldr	r1, [pc, #196]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 800885a:	4313      	orrs	r3, r2
 800885c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800885e:	4b30      	ldr	r3, [pc, #192]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008862:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	695b      	ldr	r3, [r3, #20]
 800886a:	492d      	ldr	r1, [pc, #180]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 800886c:	4313      	orrs	r3, r2
 800886e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008870:	4b2b      	ldr	r3, [pc, #172]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008874:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	4928      	ldr	r1, [pc, #160]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 800887e:	4313      	orrs	r3, r2
 8008880:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008882:	4b27      	ldr	r3, [pc, #156]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008886:	4a26      	ldr	r2, [pc, #152]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008888:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800888c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800888e:	4b24      	ldr	r3, [pc, #144]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 8008890:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008892:	4b24      	ldr	r3, [pc, #144]	@ (8008924 <RCCEx_PLL3_Config+0x160>)
 8008894:	4013      	ands	r3, r2
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	69d2      	ldr	r2, [r2, #28]
 800889a:	00d2      	lsls	r2, r2, #3
 800889c:	4920      	ldr	r1, [pc, #128]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 800889e:	4313      	orrs	r3, r2
 80088a0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80088a2:	4b1f      	ldr	r3, [pc, #124]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a6:	4a1e      	ldr	r2, [pc, #120]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d106      	bne.n	80088c2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80088b4:	4b1a      	ldr	r3, [pc, #104]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b8:	4a19      	ldr	r2, [pc, #100]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80088be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80088c0:	e00f      	b.n	80088e2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d106      	bne.n	80088d6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80088c8:	4b15      	ldr	r3, [pc, #84]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088cc:	4a14      	ldr	r2, [pc, #80]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80088d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80088d4:	e005      	b.n	80088e2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80088d6:	4b12      	ldr	r3, [pc, #72]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088da:	4a11      	ldr	r2, [pc, #68]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80088e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80088e2:	4b0f      	ldr	r3, [pc, #60]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a0e      	ldr	r2, [pc, #56]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 80088e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088ee:	f7fb fa09 	bl	8003d04 <HAL_GetTick>
 80088f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80088f4:	e008      	b.n	8008908 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80088f6:	f7fb fa05 	bl	8003d04 <HAL_GetTick>
 80088fa:	4602      	mov	r2, r0
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	1ad3      	subs	r3, r2, r3
 8008900:	2b02      	cmp	r3, #2
 8008902:	d901      	bls.n	8008908 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008904:	2303      	movs	r3, #3
 8008906:	e006      	b.n	8008916 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008908:	4b05      	ldr	r3, [pc, #20]	@ (8008920 <RCCEx_PLL3_Config+0x15c>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d0f0      	beq.n	80088f6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008914:	7bfb      	ldrb	r3, [r7, #15]
}
 8008916:	4618      	mov	r0, r3
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	58024400 	.word	0x58024400
 8008924:	ffff0007 	.word	0xffff0007

08008928 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d101      	bne.n	800893a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	e049      	b.n	80089ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008940:	b2db      	uxtb	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d106      	bne.n	8008954 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f7fa fda2 	bl	8003498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	3304      	adds	r3, #4
 8008964:	4619      	mov	r1, r3
 8008966:	4610      	mov	r0, r2
 8008968:	f001 f926 	bl	8009bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2201      	movs	r2, #1
 80089a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b082      	sub	sp, #8
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d101      	bne.n	80089e8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e049      	b.n	8008a7c <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d106      	bne.n	8008a02 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 f841 	bl	8008a84 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2202      	movs	r2, #2
 8008a06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	3304      	adds	r3, #4
 8008a12:	4619      	mov	r1, r3
 8008a14:	4610      	mov	r0, r2
 8008a16:	f001 f8cf 	bl	8009bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2201      	movs	r2, #1
 8008a46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2201      	movs	r2, #1
 8008a56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3708      	adds	r7, #8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008a8c:	bf00      	nop
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d109      	bne.n	8008ac0 <HAL_TIM_OC_Start_IT+0x28>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	bf14      	ite	ne
 8008ab8:	2301      	movne	r3, #1
 8008aba:	2300      	moveq	r3, #0
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	e03c      	b.n	8008b3a <HAL_TIM_OC_Start_IT+0xa2>
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	2b04      	cmp	r3, #4
 8008ac4:	d109      	bne.n	8008ada <HAL_TIM_OC_Start_IT+0x42>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	bf14      	ite	ne
 8008ad2:	2301      	movne	r3, #1
 8008ad4:	2300      	moveq	r3, #0
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	e02f      	b.n	8008b3a <HAL_TIM_OC_Start_IT+0xa2>
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	2b08      	cmp	r3, #8
 8008ade:	d109      	bne.n	8008af4 <HAL_TIM_OC_Start_IT+0x5c>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	bf14      	ite	ne
 8008aec:	2301      	movne	r3, #1
 8008aee:	2300      	moveq	r3, #0
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	e022      	b.n	8008b3a <HAL_TIM_OC_Start_IT+0xa2>
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	2b0c      	cmp	r3, #12
 8008af8:	d109      	bne.n	8008b0e <HAL_TIM_OC_Start_IT+0x76>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	bf14      	ite	ne
 8008b06:	2301      	movne	r3, #1
 8008b08:	2300      	moveq	r3, #0
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	e015      	b.n	8008b3a <HAL_TIM_OC_Start_IT+0xa2>
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	2b10      	cmp	r3, #16
 8008b12:	d109      	bne.n	8008b28 <HAL_TIM_OC_Start_IT+0x90>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	bf14      	ite	ne
 8008b20:	2301      	movne	r3, #1
 8008b22:	2300      	moveq	r3, #0
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	e008      	b.n	8008b3a <HAL_TIM_OC_Start_IT+0xa2>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	bf14      	ite	ne
 8008b34:	2301      	movne	r3, #1
 8008b36:	2300      	moveq	r3, #0
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d001      	beq.n	8008b42 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e0ec      	b.n	8008d1c <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d104      	bne.n	8008b52 <HAL_TIM_OC_Start_IT+0xba>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2202      	movs	r2, #2
 8008b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b50:	e023      	b.n	8008b9a <HAL_TIM_OC_Start_IT+0x102>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	2b04      	cmp	r3, #4
 8008b56:	d104      	bne.n	8008b62 <HAL_TIM_OC_Start_IT+0xca>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2202      	movs	r2, #2
 8008b5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b60:	e01b      	b.n	8008b9a <HAL_TIM_OC_Start_IT+0x102>
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	2b08      	cmp	r3, #8
 8008b66:	d104      	bne.n	8008b72 <HAL_TIM_OC_Start_IT+0xda>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2202      	movs	r2, #2
 8008b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b70:	e013      	b.n	8008b9a <HAL_TIM_OC_Start_IT+0x102>
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	2b0c      	cmp	r3, #12
 8008b76:	d104      	bne.n	8008b82 <HAL_TIM_OC_Start_IT+0xea>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2202      	movs	r2, #2
 8008b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b80:	e00b      	b.n	8008b9a <HAL_TIM_OC_Start_IT+0x102>
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	2b10      	cmp	r3, #16
 8008b86:	d104      	bne.n	8008b92 <HAL_TIM_OC_Start_IT+0xfa>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2202      	movs	r2, #2
 8008b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b90:	e003      	b.n	8008b9a <HAL_TIM_OC_Start_IT+0x102>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2202      	movs	r2, #2
 8008b96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b0c      	cmp	r3, #12
 8008b9e:	d841      	bhi.n	8008c24 <HAL_TIM_OC_Start_IT+0x18c>
 8008ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba8 <HAL_TIM_OC_Start_IT+0x110>)
 8008ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba6:	bf00      	nop
 8008ba8:	08008bdd 	.word	0x08008bdd
 8008bac:	08008c25 	.word	0x08008c25
 8008bb0:	08008c25 	.word	0x08008c25
 8008bb4:	08008c25 	.word	0x08008c25
 8008bb8:	08008bef 	.word	0x08008bef
 8008bbc:	08008c25 	.word	0x08008c25
 8008bc0:	08008c25 	.word	0x08008c25
 8008bc4:	08008c25 	.word	0x08008c25
 8008bc8:	08008c01 	.word	0x08008c01
 8008bcc:	08008c25 	.word	0x08008c25
 8008bd0:	08008c25 	.word	0x08008c25
 8008bd4:	08008c25 	.word	0x08008c25
 8008bd8:	08008c13 	.word	0x08008c13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68da      	ldr	r2, [r3, #12]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f042 0202 	orr.w	r2, r2, #2
 8008bea:	60da      	str	r2, [r3, #12]
      break;
 8008bec:	e01d      	b.n	8008c2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	68da      	ldr	r2, [r3, #12]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0204 	orr.w	r2, r2, #4
 8008bfc:	60da      	str	r2, [r3, #12]
      break;
 8008bfe:	e014      	b.n	8008c2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68da      	ldr	r2, [r3, #12]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f042 0208 	orr.w	r2, r2, #8
 8008c0e:	60da      	str	r2, [r3, #12]
      break;
 8008c10:	e00b      	b.n	8008c2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	68da      	ldr	r2, [r3, #12]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f042 0210 	orr.w	r2, r2, #16
 8008c20:	60da      	str	r2, [r3, #12]
      break;
 8008c22:	e002      	b.n	8008c2a <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	73fb      	strb	r3, [r7, #15]
      break;
 8008c28:	bf00      	nop
  }

  if (status == HAL_OK)
 8008c2a:	7bfb      	ldrb	r3, [r7, #15]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d174      	bne.n	8008d1a <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2201      	movs	r2, #1
 8008c36:	6839      	ldr	r1, [r7, #0]
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f001 fcfb 	bl	800a634 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a38      	ldr	r2, [pc, #224]	@ (8008d24 <HAL_TIM_OC_Start_IT+0x28c>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d013      	beq.n	8008c70 <HAL_TIM_OC_Start_IT+0x1d8>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a36      	ldr	r2, [pc, #216]	@ (8008d28 <HAL_TIM_OC_Start_IT+0x290>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d00e      	beq.n	8008c70 <HAL_TIM_OC_Start_IT+0x1d8>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a35      	ldr	r2, [pc, #212]	@ (8008d2c <HAL_TIM_OC_Start_IT+0x294>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d009      	beq.n	8008c70 <HAL_TIM_OC_Start_IT+0x1d8>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a33      	ldr	r2, [pc, #204]	@ (8008d30 <HAL_TIM_OC_Start_IT+0x298>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d004      	beq.n	8008c70 <HAL_TIM_OC_Start_IT+0x1d8>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a32      	ldr	r2, [pc, #200]	@ (8008d34 <HAL_TIM_OC_Start_IT+0x29c>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d101      	bne.n	8008c74 <HAL_TIM_OC_Start_IT+0x1dc>
 8008c70:	2301      	movs	r3, #1
 8008c72:	e000      	b.n	8008c76 <HAL_TIM_OC_Start_IT+0x1de>
 8008c74:	2300      	movs	r3, #0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d007      	beq.n	8008c8a <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a25      	ldr	r2, [pc, #148]	@ (8008d24 <HAL_TIM_OC_Start_IT+0x28c>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d022      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c9c:	d01d      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a25      	ldr	r2, [pc, #148]	@ (8008d38 <HAL_TIM_OC_Start_IT+0x2a0>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d018      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a23      	ldr	r2, [pc, #140]	@ (8008d3c <HAL_TIM_OC_Start_IT+0x2a4>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d013      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a22      	ldr	r2, [pc, #136]	@ (8008d40 <HAL_TIM_OC_Start_IT+0x2a8>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d00e      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a19      	ldr	r2, [pc, #100]	@ (8008d28 <HAL_TIM_OC_Start_IT+0x290>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d009      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a1e      	ldr	r2, [pc, #120]	@ (8008d44 <HAL_TIM_OC_Start_IT+0x2ac>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d004      	beq.n	8008cda <HAL_TIM_OC_Start_IT+0x242>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a15      	ldr	r2, [pc, #84]	@ (8008d2c <HAL_TIM_OC_Start_IT+0x294>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d115      	bne.n	8008d06 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	689a      	ldr	r2, [r3, #8]
 8008ce0:	4b19      	ldr	r3, [pc, #100]	@ (8008d48 <HAL_TIM_OC_Start_IT+0x2b0>)
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	2b06      	cmp	r3, #6
 8008cea:	d015      	beq.n	8008d18 <HAL_TIM_OC_Start_IT+0x280>
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cf2:	d011      	beq.n	8008d18 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f042 0201 	orr.w	r2, r2, #1
 8008d02:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d04:	e008      	b.n	8008d18 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f042 0201 	orr.w	r2, r2, #1
 8008d14:	601a      	str	r2, [r3, #0]
 8008d16:	e000      	b.n	8008d1a <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d18:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3710      	adds	r7, #16
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	40010000 	.word	0x40010000
 8008d28:	40010400 	.word	0x40010400
 8008d2c:	40014000 	.word	0x40014000
 8008d30:	40014400 	.word	0x40014400
 8008d34:	40014800 	.word	0x40014800
 8008d38:	40000400 	.word	0x40000400
 8008d3c:	40000800 	.word	0x40000800
 8008d40:	40000c00 	.word	0x40000c00
 8008d44:	40001800 	.word	0x40001800
 8008d48:	00010007 	.word	0x00010007

08008d4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b082      	sub	sp, #8
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d101      	bne.n	8008d5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e049      	b.n	8008df2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d64:	b2db      	uxtb	r3, r3
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d106      	bne.n	8008d78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f841 	bl	8008dfa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2202      	movs	r2, #2
 8008d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	3304      	adds	r3, #4
 8008d88:	4619      	mov	r1, r3
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	f000 ff14 	bl	8009bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2201      	movs	r2, #1
 8008dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2201      	movs	r2, #1
 8008de4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3708      	adds	r7, #8
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}

08008dfa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008dfa:	b480      	push	{r7}
 8008dfc:	b083      	sub	sp, #12
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008e02:	bf00      	nop
 8008e04:	370c      	adds	r7, #12
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr
	...

08008e10 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	6839      	ldr	r1, [r7, #0]
 8008e22:	4618      	mov	r0, r3
 8008e24:	f001 fc06 	bl	800a634 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a3e      	ldr	r2, [pc, #248]	@ (8008f28 <HAL_TIM_PWM_Stop+0x118>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d013      	beq.n	8008e5a <HAL_TIM_PWM_Stop+0x4a>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a3d      	ldr	r2, [pc, #244]	@ (8008f2c <HAL_TIM_PWM_Stop+0x11c>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d00e      	beq.n	8008e5a <HAL_TIM_PWM_Stop+0x4a>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a3b      	ldr	r2, [pc, #236]	@ (8008f30 <HAL_TIM_PWM_Stop+0x120>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d009      	beq.n	8008e5a <HAL_TIM_PWM_Stop+0x4a>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a3a      	ldr	r2, [pc, #232]	@ (8008f34 <HAL_TIM_PWM_Stop+0x124>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d004      	beq.n	8008e5a <HAL_TIM_PWM_Stop+0x4a>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a38      	ldr	r2, [pc, #224]	@ (8008f38 <HAL_TIM_PWM_Stop+0x128>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d101      	bne.n	8008e5e <HAL_TIM_PWM_Stop+0x4e>
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e000      	b.n	8008e60 <HAL_TIM_PWM_Stop+0x50>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d017      	beq.n	8008e94 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	6a1a      	ldr	r2, [r3, #32]
 8008e6a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008e6e:	4013      	ands	r3, r2
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10f      	bne.n	8008e94 <HAL_TIM_PWM_Stop+0x84>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	6a1a      	ldr	r2, [r3, #32]
 8008e7a:	f240 4344 	movw	r3, #1092	@ 0x444
 8008e7e:	4013      	ands	r3, r2
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d107      	bne.n	8008e94 <HAL_TIM_PWM_Stop+0x84>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008e92:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	6a1a      	ldr	r2, [r3, #32]
 8008e9a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d10f      	bne.n	8008ec4 <HAL_TIM_PWM_Stop+0xb4>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6a1a      	ldr	r2, [r3, #32]
 8008eaa:	f240 4344 	movw	r3, #1092	@ 0x444
 8008eae:	4013      	ands	r3, r2
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d107      	bne.n	8008ec4 <HAL_TIM_PWM_Stop+0xb4>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 0201 	bic.w	r2, r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d104      	bne.n	8008ed4 <HAL_TIM_PWM_Stop+0xc4>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ed2:	e023      	b.n	8008f1c <HAL_TIM_PWM_Stop+0x10c>
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	2b04      	cmp	r3, #4
 8008ed8:	d104      	bne.n	8008ee4 <HAL_TIM_PWM_Stop+0xd4>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2201      	movs	r2, #1
 8008ede:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ee2:	e01b      	b.n	8008f1c <HAL_TIM_PWM_Stop+0x10c>
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	2b08      	cmp	r3, #8
 8008ee8:	d104      	bne.n	8008ef4 <HAL_TIM_PWM_Stop+0xe4>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2201      	movs	r2, #1
 8008eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ef2:	e013      	b.n	8008f1c <HAL_TIM_PWM_Stop+0x10c>
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	2b0c      	cmp	r3, #12
 8008ef8:	d104      	bne.n	8008f04 <HAL_TIM_PWM_Stop+0xf4>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f02:	e00b      	b.n	8008f1c <HAL_TIM_PWM_Stop+0x10c>
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	2b10      	cmp	r3, #16
 8008f08:	d104      	bne.n	8008f14 <HAL_TIM_PWM_Stop+0x104>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f12:	e003      	b.n	8008f1c <HAL_TIM_PWM_Stop+0x10c>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8008f1c:	2300      	movs	r3, #0
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3708      	adds	r7, #8
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40010400 	.word	0x40010400
 8008f30:	40014000 	.word	0x40014000
 8008f34:	40014400 	.word	0x40014400
 8008f38:	40014800 	.word	0x40014800

08008f3c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d101      	bne.n	8008f4e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	e049      	b.n	8008fe2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d106      	bne.n	8008f68 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f841 	bl	8008fea <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	3304      	adds	r3, #4
 8008f78:	4619      	mov	r1, r3
 8008f7a:	4610      	mov	r0, r2
 8008f7c:	f000 fe1c 	bl	8009bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008fea:	b480      	push	{r7}
 8008fec:	b083      	sub	sp, #12
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008ff2:	bf00      	nop
 8008ff4:	370c      	adds	r7, #12
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
	...

08009000 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d104      	bne.n	800901e <HAL_TIM_IC_Start_IT+0x1e>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800901a:	b2db      	uxtb	r3, r3
 800901c:	e023      	b.n	8009066 <HAL_TIM_IC_Start_IT+0x66>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	2b04      	cmp	r3, #4
 8009022:	d104      	bne.n	800902e <HAL_TIM_IC_Start_IT+0x2e>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800902a:	b2db      	uxtb	r3, r3
 800902c:	e01b      	b.n	8009066 <HAL_TIM_IC_Start_IT+0x66>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	2b08      	cmp	r3, #8
 8009032:	d104      	bne.n	800903e <HAL_TIM_IC_Start_IT+0x3e>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800903a:	b2db      	uxtb	r3, r3
 800903c:	e013      	b.n	8009066 <HAL_TIM_IC_Start_IT+0x66>
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	2b0c      	cmp	r3, #12
 8009042:	d104      	bne.n	800904e <HAL_TIM_IC_Start_IT+0x4e>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800904a:	b2db      	uxtb	r3, r3
 800904c:	e00b      	b.n	8009066 <HAL_TIM_IC_Start_IT+0x66>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	2b10      	cmp	r3, #16
 8009052:	d104      	bne.n	800905e <HAL_TIM_IC_Start_IT+0x5e>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800905a:	b2db      	uxtb	r3, r3
 800905c:	e003      	b.n	8009066 <HAL_TIM_IC_Start_IT+0x66>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009064:	b2db      	uxtb	r3, r3
 8009066:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d104      	bne.n	8009078 <HAL_TIM_IC_Start_IT+0x78>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009074:	b2db      	uxtb	r3, r3
 8009076:	e013      	b.n	80090a0 <HAL_TIM_IC_Start_IT+0xa0>
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	2b04      	cmp	r3, #4
 800907c:	d104      	bne.n	8009088 <HAL_TIM_IC_Start_IT+0x88>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009084:	b2db      	uxtb	r3, r3
 8009086:	e00b      	b.n	80090a0 <HAL_TIM_IC_Start_IT+0xa0>
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	2b08      	cmp	r3, #8
 800908c:	d104      	bne.n	8009098 <HAL_TIM_IC_Start_IT+0x98>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009094:	b2db      	uxtb	r3, r3
 8009096:	e003      	b.n	80090a0 <HAL_TIM_IC_Start_IT+0xa0>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80090a2:	7bbb      	ldrb	r3, [r7, #14]
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d102      	bne.n	80090ae <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80090a8:	7b7b      	ldrb	r3, [r7, #13]
 80090aa:	2b01      	cmp	r3, #1
 80090ac:	d001      	beq.n	80090b2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e0e2      	b.n	8009278 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d104      	bne.n	80090c2 <HAL_TIM_IC_Start_IT+0xc2>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2202      	movs	r2, #2
 80090bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80090c0:	e023      	b.n	800910a <HAL_TIM_IC_Start_IT+0x10a>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	2b04      	cmp	r3, #4
 80090c6:	d104      	bne.n	80090d2 <HAL_TIM_IC_Start_IT+0xd2>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2202      	movs	r2, #2
 80090cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80090d0:	e01b      	b.n	800910a <HAL_TIM_IC_Start_IT+0x10a>
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	2b08      	cmp	r3, #8
 80090d6:	d104      	bne.n	80090e2 <HAL_TIM_IC_Start_IT+0xe2>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2202      	movs	r2, #2
 80090dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80090e0:	e013      	b.n	800910a <HAL_TIM_IC_Start_IT+0x10a>
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	2b0c      	cmp	r3, #12
 80090e6:	d104      	bne.n	80090f2 <HAL_TIM_IC_Start_IT+0xf2>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2202      	movs	r2, #2
 80090ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090f0:	e00b      	b.n	800910a <HAL_TIM_IC_Start_IT+0x10a>
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	2b10      	cmp	r3, #16
 80090f6:	d104      	bne.n	8009102 <HAL_TIM_IC_Start_IT+0x102>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2202      	movs	r2, #2
 80090fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009100:	e003      	b.n	800910a <HAL_TIM_IC_Start_IT+0x10a>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2202      	movs	r2, #2
 8009106:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d104      	bne.n	800911a <HAL_TIM_IC_Start_IT+0x11a>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2202      	movs	r2, #2
 8009114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009118:	e013      	b.n	8009142 <HAL_TIM_IC_Start_IT+0x142>
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	2b04      	cmp	r3, #4
 800911e:	d104      	bne.n	800912a <HAL_TIM_IC_Start_IT+0x12a>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2202      	movs	r2, #2
 8009124:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009128:	e00b      	b.n	8009142 <HAL_TIM_IC_Start_IT+0x142>
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	2b08      	cmp	r3, #8
 800912e:	d104      	bne.n	800913a <HAL_TIM_IC_Start_IT+0x13a>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009138:	e003      	b.n	8009142 <HAL_TIM_IC_Start_IT+0x142>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2202      	movs	r2, #2
 800913e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	2b0c      	cmp	r3, #12
 8009146:	d841      	bhi.n	80091cc <HAL_TIM_IC_Start_IT+0x1cc>
 8009148:	a201      	add	r2, pc, #4	@ (adr r2, 8009150 <HAL_TIM_IC_Start_IT+0x150>)
 800914a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800914e:	bf00      	nop
 8009150:	08009185 	.word	0x08009185
 8009154:	080091cd 	.word	0x080091cd
 8009158:	080091cd 	.word	0x080091cd
 800915c:	080091cd 	.word	0x080091cd
 8009160:	08009197 	.word	0x08009197
 8009164:	080091cd 	.word	0x080091cd
 8009168:	080091cd 	.word	0x080091cd
 800916c:	080091cd 	.word	0x080091cd
 8009170:	080091a9 	.word	0x080091a9
 8009174:	080091cd 	.word	0x080091cd
 8009178:	080091cd 	.word	0x080091cd
 800917c:	080091cd 	.word	0x080091cd
 8009180:	080091bb 	.word	0x080091bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68da      	ldr	r2, [r3, #12]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f042 0202 	orr.w	r2, r2, #2
 8009192:	60da      	str	r2, [r3, #12]
      break;
 8009194:	e01d      	b.n	80091d2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68da      	ldr	r2, [r3, #12]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f042 0204 	orr.w	r2, r2, #4
 80091a4:	60da      	str	r2, [r3, #12]
      break;
 80091a6:	e014      	b.n	80091d2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68da      	ldr	r2, [r3, #12]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f042 0208 	orr.w	r2, r2, #8
 80091b6:	60da      	str	r2, [r3, #12]
      break;
 80091b8:	e00b      	b.n	80091d2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68da      	ldr	r2, [r3, #12]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f042 0210 	orr.w	r2, r2, #16
 80091c8:	60da      	str	r2, [r3, #12]
      break;
 80091ca:	e002      	b.n	80091d2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	73fb      	strb	r3, [r7, #15]
      break;
 80091d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d14e      	bne.n	8009276 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2201      	movs	r2, #1
 80091de:	6839      	ldr	r1, [r7, #0]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f001 fa27 	bl	800a634 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a25      	ldr	r2, [pc, #148]	@ (8009280 <HAL_TIM_IC_Start_IT+0x280>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d022      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091f8:	d01d      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a21      	ldr	r2, [pc, #132]	@ (8009284 <HAL_TIM_IC_Start_IT+0x284>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d018      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a1f      	ldr	r2, [pc, #124]	@ (8009288 <HAL_TIM_IC_Start_IT+0x288>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d013      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a1e      	ldr	r2, [pc, #120]	@ (800928c <HAL_TIM_IC_Start_IT+0x28c>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d00e      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a1c      	ldr	r2, [pc, #112]	@ (8009290 <HAL_TIM_IC_Start_IT+0x290>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d009      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a1b      	ldr	r2, [pc, #108]	@ (8009294 <HAL_TIM_IC_Start_IT+0x294>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d004      	beq.n	8009236 <HAL_TIM_IC_Start_IT+0x236>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a19      	ldr	r2, [pc, #100]	@ (8009298 <HAL_TIM_IC_Start_IT+0x298>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d115      	bne.n	8009262 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	689a      	ldr	r2, [r3, #8]
 800923c:	4b17      	ldr	r3, [pc, #92]	@ (800929c <HAL_TIM_IC_Start_IT+0x29c>)
 800923e:	4013      	ands	r3, r2
 8009240:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	2b06      	cmp	r3, #6
 8009246:	d015      	beq.n	8009274 <HAL_TIM_IC_Start_IT+0x274>
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800924e:	d011      	beq.n	8009274 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f042 0201 	orr.w	r2, r2, #1
 800925e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009260:	e008      	b.n	8009274 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f042 0201 	orr.w	r2, r2, #1
 8009270:	601a      	str	r2, [r3, #0]
 8009272:	e000      	b.n	8009276 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009274:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009276:	7bfb      	ldrb	r3, [r7, #15]
}
 8009278:	4618      	mov	r0, r3
 800927a:	3710      	adds	r7, #16
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}
 8009280:	40010000 	.word	0x40010000
 8009284:	40000400 	.word	0x40000400
 8009288:	40000800 	.word	0x40000800
 800928c:	40000c00 	.word	0x40000c00
 8009290:	40010400 	.word	0x40010400
 8009294:	40001800 	.word	0x40001800
 8009298:	40014000 	.word	0x40014000
 800929c:	00010007 	.word	0x00010007

080092a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b084      	sub	sp, #16
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	691b      	ldr	r3, [r3, #16]
 80092b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	f003 0302 	and.w	r3, r3, #2
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d020      	beq.n	8009304 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f003 0302 	and.w	r3, r3, #2
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d01b      	beq.n	8009304 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f06f 0202 	mvn.w	r2, #2
 80092d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2201      	movs	r2, #1
 80092da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	699b      	ldr	r3, [r3, #24]
 80092e2:	f003 0303 	and.w	r3, r3, #3
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d003      	beq.n	80092f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7f8 ffc4 	bl	8002278 <HAL_TIM_IC_CaptureCallback>
 80092f0:	e005      	b.n	80092fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f7f8 ffd6 	bl	80022a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f000 fc49 	bl	8009b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	f003 0304 	and.w	r3, r3, #4
 800930a:	2b00      	cmp	r3, #0
 800930c:	d020      	beq.n	8009350 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f003 0304 	and.w	r3, r3, #4
 8009314:	2b00      	cmp	r3, #0
 8009316:	d01b      	beq.n	8009350 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f06f 0204 	mvn.w	r2, #4
 8009320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2202      	movs	r2, #2
 8009326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	699b      	ldr	r3, [r3, #24]
 800932e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009332:	2b00      	cmp	r3, #0
 8009334:	d003      	beq.n	800933e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f7f8 ff9e 	bl	8002278 <HAL_TIM_IC_CaptureCallback>
 800933c:	e005      	b.n	800934a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f7f8 ffb0 	bl	80022a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 fc23 	bl	8009b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	f003 0308 	and.w	r3, r3, #8
 8009356:	2b00      	cmp	r3, #0
 8009358:	d020      	beq.n	800939c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f003 0308 	and.w	r3, r3, #8
 8009360:	2b00      	cmp	r3, #0
 8009362:	d01b      	beq.n	800939c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f06f 0208 	mvn.w	r2, #8
 800936c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2204      	movs	r2, #4
 8009372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	69db      	ldr	r3, [r3, #28]
 800937a:	f003 0303 	and.w	r3, r3, #3
 800937e:	2b00      	cmp	r3, #0
 8009380:	d003      	beq.n	800938a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7f8 ff78 	bl	8002278 <HAL_TIM_IC_CaptureCallback>
 8009388:	e005      	b.n	8009396 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f7f8 ff8a 	bl	80022a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 fbfd 	bl	8009b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2200      	movs	r2, #0
 800939a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f003 0310 	and.w	r3, r3, #16
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d020      	beq.n	80093e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f003 0310 	and.w	r3, r3, #16
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01b      	beq.n	80093e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f06f 0210 	mvn.w	r2, #16
 80093b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2208      	movs	r2, #8
 80093be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d003      	beq.n	80093d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f7f8 ff52 	bl	8002278 <HAL_TIM_IC_CaptureCallback>
 80093d4:	e005      	b.n	80093e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7f8 ff64 	bl	80022a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 fbd7 	bl	8009b90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00c      	beq.n	800940c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f003 0301 	and.w	r3, r3, #1
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d007      	beq.n	800940c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f06f 0201 	mvn.w	r2, #1
 8009404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 fbb8 	bl	8009b7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009412:	2b00      	cmp	r3, #0
 8009414:	d104      	bne.n	8009420 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800941c:	2b00      	cmp	r3, #0
 800941e:	d00c      	beq.n	800943a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009426:	2b00      	cmp	r3, #0
 8009428:	d007      	beq.n	800943a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f001 fa39 	bl	800a8ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009440:	2b00      	cmp	r3, #0
 8009442:	d00c      	beq.n	800945e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800944a:	2b00      	cmp	r3, #0
 800944c:	d007      	beq.n	800945e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f001 fa31 	bl	800a8c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009464:	2b00      	cmp	r3, #0
 8009466:	d00c      	beq.n	8009482 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800946e:	2b00      	cmp	r3, #0
 8009470:	d007      	beq.n	8009482 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800947a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fb91 	bl	8009ba4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	f003 0320 	and.w	r3, r3, #32
 8009488:	2b00      	cmp	r3, #0
 800948a:	d00c      	beq.n	80094a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f003 0320 	and.w	r3, r3, #32
 8009492:	2b00      	cmp	r3, #0
 8009494:	d007      	beq.n	80094a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f06f 0220 	mvn.w	r2, #32
 800949e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f001 f9f9 	bl	800a898 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094a6:	bf00      	nop
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
	...

080094b0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b086      	sub	sp, #24
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094bc:	2300      	movs	r3, #0
 80094be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d101      	bne.n	80094ce <HAL_TIM_OC_ConfigChannel+0x1e>
 80094ca:	2302      	movs	r3, #2
 80094cc:	e066      	b.n	800959c <HAL_TIM_OC_ConfigChannel+0xec>
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b14      	cmp	r3, #20
 80094da:	d857      	bhi.n	800958c <HAL_TIM_OC_ConfigChannel+0xdc>
 80094dc:	a201      	add	r2, pc, #4	@ (adr r2, 80094e4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80094de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094e2:	bf00      	nop
 80094e4:	08009539 	.word	0x08009539
 80094e8:	0800958d 	.word	0x0800958d
 80094ec:	0800958d 	.word	0x0800958d
 80094f0:	0800958d 	.word	0x0800958d
 80094f4:	08009547 	.word	0x08009547
 80094f8:	0800958d 	.word	0x0800958d
 80094fc:	0800958d 	.word	0x0800958d
 8009500:	0800958d 	.word	0x0800958d
 8009504:	08009555 	.word	0x08009555
 8009508:	0800958d 	.word	0x0800958d
 800950c:	0800958d 	.word	0x0800958d
 8009510:	0800958d 	.word	0x0800958d
 8009514:	08009563 	.word	0x08009563
 8009518:	0800958d 	.word	0x0800958d
 800951c:	0800958d 	.word	0x0800958d
 8009520:	0800958d 	.word	0x0800958d
 8009524:	08009571 	.word	0x08009571
 8009528:	0800958d 	.word	0x0800958d
 800952c:	0800958d 	.word	0x0800958d
 8009530:	0800958d 	.word	0x0800958d
 8009534:	0800957f 	.word	0x0800957f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68b9      	ldr	r1, [r7, #8]
 800953e:	4618      	mov	r0, r3
 8009540:	f000 fbda 	bl	8009cf8 <TIM_OC1_SetConfig>
      break;
 8009544:	e025      	b.n	8009592 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	68b9      	ldr	r1, [r7, #8]
 800954c:	4618      	mov	r0, r3
 800954e:	f000 fc63 	bl	8009e18 <TIM_OC2_SetConfig>
      break;
 8009552:	e01e      	b.n	8009592 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	68b9      	ldr	r1, [r7, #8]
 800955a:	4618      	mov	r0, r3
 800955c:	f000 fce6 	bl	8009f2c <TIM_OC3_SetConfig>
      break;
 8009560:	e017      	b.n	8009592 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	68b9      	ldr	r1, [r7, #8]
 8009568:	4618      	mov	r0, r3
 800956a:	f000 fd67 	bl	800a03c <TIM_OC4_SetConfig>
      break;
 800956e:	e010      	b.n	8009592 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68b9      	ldr	r1, [r7, #8]
 8009576:	4618      	mov	r0, r3
 8009578:	f000 fdca 	bl	800a110 <TIM_OC5_SetConfig>
      break;
 800957c:	e009      	b.n	8009592 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68b9      	ldr	r1, [r7, #8]
 8009584:	4618      	mov	r0, r3
 8009586:	f000 fe27 	bl	800a1d8 <TIM_OC6_SetConfig>
      break;
 800958a:	e002      	b.n	8009592 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800958c:	2301      	movs	r3, #1
 800958e:	75fb      	strb	r3, [r7, #23]
      break;
 8009590:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2200      	movs	r2, #0
 8009596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800959a:	7dfb      	ldrb	r3, [r7, #23]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3718      	adds	r7, #24
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b086      	sub	sp, #24
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095b0:	2300      	movs	r3, #0
 80095b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d101      	bne.n	80095c2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80095be:	2302      	movs	r3, #2
 80095c0:	e088      	b.n	80096d4 <HAL_TIM_IC_ConfigChannel+0x130>
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2201      	movs	r2, #1
 80095c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d11b      	bne.n	8009608 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80095e0:	f000 fe60 	bl	800a2a4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	699a      	ldr	r2, [r3, #24]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 020c 	bic.w	r2, r2, #12
 80095f2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6999      	ldr	r1, [r3, #24]
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	689a      	ldr	r2, [r3, #8]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	430a      	orrs	r2, r1
 8009604:	619a      	str	r2, [r3, #24]
 8009606:	e060      	b.n	80096ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2b04      	cmp	r3, #4
 800960c:	d11c      	bne.n	8009648 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800961e:	f000 fee4 	bl	800a3ea <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	699a      	ldr	r2, [r3, #24]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009630:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	6999      	ldr	r1, [r3, #24]
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	021a      	lsls	r2, r3, #8
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	430a      	orrs	r2, r1
 8009644:	619a      	str	r2, [r3, #24]
 8009646:	e040      	b.n	80096ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b08      	cmp	r3, #8
 800964c:	d11b      	bne.n	8009686 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800965e:	f000 ff31 	bl	800a4c4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	69da      	ldr	r2, [r3, #28]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f022 020c 	bic.w	r2, r2, #12
 8009670:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	69d9      	ldr	r1, [r3, #28]
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	689a      	ldr	r2, [r3, #8]
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	430a      	orrs	r2, r1
 8009682:	61da      	str	r2, [r3, #28]
 8009684:	e021      	b.n	80096ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2b0c      	cmp	r3, #12
 800968a:	d11c      	bne.n	80096c6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800969c:	f000 ff4e 	bl	800a53c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	69da      	ldr	r2, [r3, #28]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80096ae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	69d9      	ldr	r1, [r3, #28]
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	021a      	lsls	r2, r3, #8
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	430a      	orrs	r2, r1
 80096c2:	61da      	str	r2, [r3, #28]
 80096c4:	e001      	b.n	80096ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80096d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3718      	adds	r7, #24
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b086      	sub	sp, #24
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	60b9      	str	r1, [r7, #8]
 80096e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096e8:	2300      	movs	r3, #0
 80096ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d101      	bne.n	80096fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80096f6:	2302      	movs	r3, #2
 80096f8:	e0ff      	b.n	80098fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2b14      	cmp	r3, #20
 8009706:	f200 80f0 	bhi.w	80098ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800970a:	a201      	add	r2, pc, #4	@ (adr r2, 8009710 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800970c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009710:	08009765 	.word	0x08009765
 8009714:	080098eb 	.word	0x080098eb
 8009718:	080098eb 	.word	0x080098eb
 800971c:	080098eb 	.word	0x080098eb
 8009720:	080097a5 	.word	0x080097a5
 8009724:	080098eb 	.word	0x080098eb
 8009728:	080098eb 	.word	0x080098eb
 800972c:	080098eb 	.word	0x080098eb
 8009730:	080097e7 	.word	0x080097e7
 8009734:	080098eb 	.word	0x080098eb
 8009738:	080098eb 	.word	0x080098eb
 800973c:	080098eb 	.word	0x080098eb
 8009740:	08009827 	.word	0x08009827
 8009744:	080098eb 	.word	0x080098eb
 8009748:	080098eb 	.word	0x080098eb
 800974c:	080098eb 	.word	0x080098eb
 8009750:	08009869 	.word	0x08009869
 8009754:	080098eb 	.word	0x080098eb
 8009758:	080098eb 	.word	0x080098eb
 800975c:	080098eb 	.word	0x080098eb
 8009760:	080098a9 	.word	0x080098a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	68b9      	ldr	r1, [r7, #8]
 800976a:	4618      	mov	r0, r3
 800976c:	f000 fac4 	bl	8009cf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	699a      	ldr	r2, [r3, #24]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0208 	orr.w	r2, r2, #8
 800977e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	699a      	ldr	r2, [r3, #24]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f022 0204 	bic.w	r2, r2, #4
 800978e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	6999      	ldr	r1, [r3, #24]
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	691a      	ldr	r2, [r3, #16]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	430a      	orrs	r2, r1
 80097a0:	619a      	str	r2, [r3, #24]
      break;
 80097a2:	e0a5      	b.n	80098f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68b9      	ldr	r1, [r7, #8]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f000 fb34 	bl	8009e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	699a      	ldr	r2, [r3, #24]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	699a      	ldr	r2, [r3, #24]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	6999      	ldr	r1, [r3, #24]
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	021a      	lsls	r2, r3, #8
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	430a      	orrs	r2, r1
 80097e2:	619a      	str	r2, [r3, #24]
      break;
 80097e4:	e084      	b.n	80098f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68b9      	ldr	r1, [r7, #8]
 80097ec:	4618      	mov	r0, r3
 80097ee:	f000 fb9d 	bl	8009f2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	69da      	ldr	r2, [r3, #28]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f042 0208 	orr.w	r2, r2, #8
 8009800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	69da      	ldr	r2, [r3, #28]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f022 0204 	bic.w	r2, r2, #4
 8009810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	69d9      	ldr	r1, [r3, #28]
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	691a      	ldr	r2, [r3, #16]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	430a      	orrs	r2, r1
 8009822:	61da      	str	r2, [r3, #28]
      break;
 8009824:	e064      	b.n	80098f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	68b9      	ldr	r1, [r7, #8]
 800982c:	4618      	mov	r0, r3
 800982e:	f000 fc05 	bl	800a03c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	69da      	ldr	r2, [r3, #28]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009840:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	69da      	ldr	r2, [r3, #28]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009850:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	69d9      	ldr	r1, [r3, #28]
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	021a      	lsls	r2, r3, #8
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	430a      	orrs	r2, r1
 8009864:	61da      	str	r2, [r3, #28]
      break;
 8009866:	e043      	b.n	80098f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68b9      	ldr	r1, [r7, #8]
 800986e:	4618      	mov	r0, r3
 8009870:	f000 fc4e 	bl	800a110 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f042 0208 	orr.w	r2, r2, #8
 8009882:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f022 0204 	bic.w	r2, r2, #4
 8009892:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	691a      	ldr	r2, [r3, #16]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	430a      	orrs	r2, r1
 80098a4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80098a6:	e023      	b.n	80098f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	68b9      	ldr	r1, [r7, #8]
 80098ae:	4618      	mov	r0, r3
 80098b0:	f000 fc92 	bl	800a1d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80098c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	691b      	ldr	r3, [r3, #16]
 80098de:	021a      	lsls	r2, r3, #8
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	430a      	orrs	r2, r1
 80098e6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80098e8:	e002      	b.n	80098f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	75fb      	strb	r3, [r7, #23]
      break;
 80098ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80098f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3718      	adds	r7, #24
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
 8009902:	bf00      	nop

08009904 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800990e:	2300      	movs	r3, #0
 8009910:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009918:	2b01      	cmp	r3, #1
 800991a:	d101      	bne.n	8009920 <HAL_TIM_ConfigClockSource+0x1c>
 800991c:	2302      	movs	r3, #2
 800991e:	e0dc      	b.n	8009ada <HAL_TIM_ConfigClockSource+0x1d6>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2201      	movs	r2, #1
 8009924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2202      	movs	r2, #2
 800992c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009938:	68ba      	ldr	r2, [r7, #8]
 800993a:	4b6a      	ldr	r3, [pc, #424]	@ (8009ae4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800993c:	4013      	ands	r3, r2
 800993e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009946:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a64      	ldr	r2, [pc, #400]	@ (8009ae8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009956:	4293      	cmp	r3, r2
 8009958:	f000 80a9 	beq.w	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 800995c:	4a62      	ldr	r2, [pc, #392]	@ (8009ae8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800995e:	4293      	cmp	r3, r2
 8009960:	f200 80ae 	bhi.w	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009964:	4a61      	ldr	r2, [pc, #388]	@ (8009aec <HAL_TIM_ConfigClockSource+0x1e8>)
 8009966:	4293      	cmp	r3, r2
 8009968:	f000 80a1 	beq.w	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 800996c:	4a5f      	ldr	r2, [pc, #380]	@ (8009aec <HAL_TIM_ConfigClockSource+0x1e8>)
 800996e:	4293      	cmp	r3, r2
 8009970:	f200 80a6 	bhi.w	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009974:	4a5e      	ldr	r2, [pc, #376]	@ (8009af0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009976:	4293      	cmp	r3, r2
 8009978:	f000 8099 	beq.w	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 800997c:	4a5c      	ldr	r2, [pc, #368]	@ (8009af0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800997e:	4293      	cmp	r3, r2
 8009980:	f200 809e 	bhi.w	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009984:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009988:	f000 8091 	beq.w	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 800998c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009990:	f200 8096 	bhi.w	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 8009994:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009998:	f000 8089 	beq.w	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 800999c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80099a0:	f200 808e 	bhi.w	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099a8:	d03e      	beq.n	8009a28 <HAL_TIM_ConfigClockSource+0x124>
 80099aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099ae:	f200 8087 	bhi.w	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099b6:	f000 8086 	beq.w	8009ac6 <HAL_TIM_ConfigClockSource+0x1c2>
 80099ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099be:	d87f      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099c0:	2b70      	cmp	r3, #112	@ 0x70
 80099c2:	d01a      	beq.n	80099fa <HAL_TIM_ConfigClockSource+0xf6>
 80099c4:	2b70      	cmp	r3, #112	@ 0x70
 80099c6:	d87b      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099c8:	2b60      	cmp	r3, #96	@ 0x60
 80099ca:	d050      	beq.n	8009a6e <HAL_TIM_ConfigClockSource+0x16a>
 80099cc:	2b60      	cmp	r3, #96	@ 0x60
 80099ce:	d877      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099d0:	2b50      	cmp	r3, #80	@ 0x50
 80099d2:	d03c      	beq.n	8009a4e <HAL_TIM_ConfigClockSource+0x14a>
 80099d4:	2b50      	cmp	r3, #80	@ 0x50
 80099d6:	d873      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099d8:	2b40      	cmp	r3, #64	@ 0x40
 80099da:	d058      	beq.n	8009a8e <HAL_TIM_ConfigClockSource+0x18a>
 80099dc:	2b40      	cmp	r3, #64	@ 0x40
 80099de:	d86f      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099e0:	2b30      	cmp	r3, #48	@ 0x30
 80099e2:	d064      	beq.n	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 80099e4:	2b30      	cmp	r3, #48	@ 0x30
 80099e6:	d86b      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099e8:	2b20      	cmp	r3, #32
 80099ea:	d060      	beq.n	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 80099ec:	2b20      	cmp	r3, #32
 80099ee:	d867      	bhi.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d05c      	beq.n	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 80099f4:	2b10      	cmp	r3, #16
 80099f6:	d05a      	beq.n	8009aae <HAL_TIM_ConfigClockSource+0x1aa>
 80099f8:	e062      	b.n	8009ac0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a0a:	f000 fdf3 	bl	800a5f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009a1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	68ba      	ldr	r2, [r7, #8]
 8009a24:	609a      	str	r2, [r3, #8]
      break;
 8009a26:	e04f      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a38:	f000 fddc 	bl	800a5f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	689a      	ldr	r2, [r3, #8]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a4a:	609a      	str	r2, [r3, #8]
      break;
 8009a4c:	e03c      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	f000 fc96 	bl	800a38c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2150      	movs	r1, #80	@ 0x50
 8009a66:	4618      	mov	r0, r3
 8009a68:	f000 fda6 	bl	800a5b8 <TIM_ITRx_SetConfig>
      break;
 8009a6c:	e02c      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	f000 fcf2 	bl	800a464 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	2160      	movs	r1, #96	@ 0x60
 8009a86:	4618      	mov	r0, r3
 8009a88:	f000 fd96 	bl	800a5b8 <TIM_ITRx_SetConfig>
      break;
 8009a8c:	e01c      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	f000 fc76 	bl	800a38c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2140      	movs	r1, #64	@ 0x40
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f000 fd86 	bl	800a5b8 <TIM_ITRx_SetConfig>
      break;
 8009aac:	e00c      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	4610      	mov	r0, r2
 8009aba:	f000 fd7d 	bl	800a5b8 <TIM_ITRx_SetConfig>
      break;
 8009abe:	e003      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ac4:	e000      	b.n	8009ac8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009ac6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2201      	movs	r2, #1
 8009acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	ffceff88 	.word	0xffceff88
 8009ae8:	00100040 	.word	0x00100040
 8009aec:	00100030 	.word	0x00100030
 8009af0:	00100020 	.word	0x00100020

08009af4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009afe:	2300      	movs	r3, #0
 8009b00:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2b0c      	cmp	r3, #12
 8009b06:	d831      	bhi.n	8009b6c <HAL_TIM_ReadCapturedValue+0x78>
 8009b08:	a201      	add	r2, pc, #4	@ (adr r2, 8009b10 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b0e:	bf00      	nop
 8009b10:	08009b45 	.word	0x08009b45
 8009b14:	08009b6d 	.word	0x08009b6d
 8009b18:	08009b6d 	.word	0x08009b6d
 8009b1c:	08009b6d 	.word	0x08009b6d
 8009b20:	08009b4f 	.word	0x08009b4f
 8009b24:	08009b6d 	.word	0x08009b6d
 8009b28:	08009b6d 	.word	0x08009b6d
 8009b2c:	08009b6d 	.word	0x08009b6d
 8009b30:	08009b59 	.word	0x08009b59
 8009b34:	08009b6d 	.word	0x08009b6d
 8009b38:	08009b6d 	.word	0x08009b6d
 8009b3c:	08009b6d 	.word	0x08009b6d
 8009b40:	08009b63 	.word	0x08009b63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b4a:	60fb      	str	r3, [r7, #12]

      break;
 8009b4c:	e00f      	b.n	8009b6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b54:	60fb      	str	r3, [r7, #12]

      break;
 8009b56:	e00a      	b.n	8009b6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b5e:	60fb      	str	r3, [r7, #12]

      break;
 8009b60:	e005      	b.n	8009b6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b68:	60fb      	str	r3, [r7, #12]

      break;
 8009b6a:	e000      	b.n	8009b6e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009b6c:	bf00      	nop
  }

  return tmpreg;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3714      	adds	r7, #20
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b98:	bf00      	nop
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009bac:	bf00      	nop
 8009bae:	370c      	adds	r7, #12
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	4a43      	ldr	r2, [pc, #268]	@ (8009cd8 <TIM_Base_SetConfig+0x120>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d013      	beq.n	8009bf8 <TIM_Base_SetConfig+0x40>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bd6:	d00f      	beq.n	8009bf8 <TIM_Base_SetConfig+0x40>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a40      	ldr	r2, [pc, #256]	@ (8009cdc <TIM_Base_SetConfig+0x124>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d00b      	beq.n	8009bf8 <TIM_Base_SetConfig+0x40>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	4a3f      	ldr	r2, [pc, #252]	@ (8009ce0 <TIM_Base_SetConfig+0x128>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d007      	beq.n	8009bf8 <TIM_Base_SetConfig+0x40>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	4a3e      	ldr	r2, [pc, #248]	@ (8009ce4 <TIM_Base_SetConfig+0x12c>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d003      	beq.n	8009bf8 <TIM_Base_SetConfig+0x40>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8009ce8 <TIM_Base_SetConfig+0x130>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d108      	bne.n	8009c0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a32      	ldr	r2, [pc, #200]	@ (8009cd8 <TIM_Base_SetConfig+0x120>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d01f      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c18:	d01b      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a2f      	ldr	r2, [pc, #188]	@ (8009cdc <TIM_Base_SetConfig+0x124>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d017      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	4a2e      	ldr	r2, [pc, #184]	@ (8009ce0 <TIM_Base_SetConfig+0x128>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d013      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8009ce4 <TIM_Base_SetConfig+0x12c>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d00f      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	4a2c      	ldr	r2, [pc, #176]	@ (8009ce8 <TIM_Base_SetConfig+0x130>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d00b      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	4a2b      	ldr	r2, [pc, #172]	@ (8009cec <TIM_Base_SetConfig+0x134>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d007      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	4a2a      	ldr	r2, [pc, #168]	@ (8009cf0 <TIM_Base_SetConfig+0x138>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d003      	beq.n	8009c52 <TIM_Base_SetConfig+0x9a>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a29      	ldr	r2, [pc, #164]	@ (8009cf4 <TIM_Base_SetConfig+0x13c>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d108      	bne.n	8009c64 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	4313      	orrs	r3, r2
 8009c62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	695b      	ldr	r3, [r3, #20]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	689a      	ldr	r2, [r3, #8]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	4a14      	ldr	r2, [pc, #80]	@ (8009cd8 <TIM_Base_SetConfig+0x120>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d00f      	beq.n	8009caa <TIM_Base_SetConfig+0xf2>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	4a16      	ldr	r2, [pc, #88]	@ (8009ce8 <TIM_Base_SetConfig+0x130>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d00b      	beq.n	8009caa <TIM_Base_SetConfig+0xf2>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	4a15      	ldr	r2, [pc, #84]	@ (8009cec <TIM_Base_SetConfig+0x134>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d007      	beq.n	8009caa <TIM_Base_SetConfig+0xf2>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4a14      	ldr	r2, [pc, #80]	@ (8009cf0 <TIM_Base_SetConfig+0x138>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d003      	beq.n	8009caa <TIM_Base_SetConfig+0xf2>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	4a13      	ldr	r2, [pc, #76]	@ (8009cf4 <TIM_Base_SetConfig+0x13c>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d103      	bne.n	8009cb2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	691a      	ldr	r2, [r3, #16]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f043 0204 	orr.w	r2, r3, #4
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	601a      	str	r2, [r3, #0]
}
 8009cca:	bf00      	nop
 8009ccc:	3714      	adds	r7, #20
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	40010000 	.word	0x40010000
 8009cdc:	40000400 	.word	0x40000400
 8009ce0:	40000800 	.word	0x40000800
 8009ce4:	40000c00 	.word	0x40000c00
 8009ce8:	40010400 	.word	0x40010400
 8009cec:	40014000 	.word	0x40014000
 8009cf0:	40014400 	.word	0x40014400
 8009cf4:	40014800 	.word	0x40014800

08009cf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b087      	sub	sp, #28
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6a1b      	ldr	r3, [r3, #32]
 8009d06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6a1b      	ldr	r3, [r3, #32]
 8009d0c:	f023 0201 	bic.w	r2, r3, #1
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	699b      	ldr	r3, [r3, #24]
 8009d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4b37      	ldr	r3, [pc, #220]	@ (8009e00 <TIM_OC1_SetConfig+0x108>)
 8009d24:	4013      	ands	r3, r2
 8009d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f023 0303 	bic.w	r3, r3, #3
 8009d2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	f023 0302 	bic.w	r3, r3, #2
 8009d40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	697a      	ldr	r2, [r7, #20]
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	4a2d      	ldr	r2, [pc, #180]	@ (8009e04 <TIM_OC1_SetConfig+0x10c>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d00f      	beq.n	8009d74 <TIM_OC1_SetConfig+0x7c>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	4a2c      	ldr	r2, [pc, #176]	@ (8009e08 <TIM_OC1_SetConfig+0x110>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d00b      	beq.n	8009d74 <TIM_OC1_SetConfig+0x7c>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8009e0c <TIM_OC1_SetConfig+0x114>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d007      	beq.n	8009d74 <TIM_OC1_SetConfig+0x7c>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	4a2a      	ldr	r2, [pc, #168]	@ (8009e10 <TIM_OC1_SetConfig+0x118>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d003      	beq.n	8009d74 <TIM_OC1_SetConfig+0x7c>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	4a29      	ldr	r2, [pc, #164]	@ (8009e14 <TIM_OC1_SetConfig+0x11c>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d10c      	bne.n	8009d8e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	f023 0308 	bic.w	r3, r3, #8
 8009d7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	697a      	ldr	r2, [r7, #20]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	f023 0304 	bic.w	r3, r3, #4
 8009d8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	4a1c      	ldr	r2, [pc, #112]	@ (8009e04 <TIM_OC1_SetConfig+0x10c>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d00f      	beq.n	8009db6 <TIM_OC1_SetConfig+0xbe>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	4a1b      	ldr	r2, [pc, #108]	@ (8009e08 <TIM_OC1_SetConfig+0x110>)
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d00b      	beq.n	8009db6 <TIM_OC1_SetConfig+0xbe>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	4a1a      	ldr	r2, [pc, #104]	@ (8009e0c <TIM_OC1_SetConfig+0x114>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d007      	beq.n	8009db6 <TIM_OC1_SetConfig+0xbe>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	4a19      	ldr	r2, [pc, #100]	@ (8009e10 <TIM_OC1_SetConfig+0x118>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d003      	beq.n	8009db6 <TIM_OC1_SetConfig+0xbe>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	4a18      	ldr	r2, [pc, #96]	@ (8009e14 <TIM_OC1_SetConfig+0x11c>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d111      	bne.n	8009dda <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	695b      	ldr	r3, [r3, #20]
 8009dca:	693a      	ldr	r2, [r7, #16]
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	699b      	ldr	r3, [r3, #24]
 8009dd4:	693a      	ldr	r2, [r7, #16]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	693a      	ldr	r2, [r7, #16]
 8009dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	68fa      	ldr	r2, [r7, #12]
 8009de4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	685a      	ldr	r2, [r3, #4]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	697a      	ldr	r2, [r7, #20]
 8009df2:	621a      	str	r2, [r3, #32]
}
 8009df4:	bf00      	nop
 8009df6:	371c      	adds	r7, #28
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr
 8009e00:	fffeff8f 	.word	0xfffeff8f
 8009e04:	40010000 	.word	0x40010000
 8009e08:	40010400 	.word	0x40010400
 8009e0c:	40014000 	.word	0x40014000
 8009e10:	40014400 	.word	0x40014400
 8009e14:	40014800 	.word	0x40014800

08009e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b087      	sub	sp, #28
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6a1b      	ldr	r3, [r3, #32]
 8009e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6a1b      	ldr	r3, [r3, #32]
 8009e2c:	f023 0210 	bic.w	r2, r3, #16
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	699b      	ldr	r3, [r3, #24]
 8009e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	4b34      	ldr	r3, [pc, #208]	@ (8009f14 <TIM_OC2_SetConfig+0xfc>)
 8009e44:	4013      	ands	r3, r2
 8009e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	021b      	lsls	r3, r3, #8
 8009e56:	68fa      	ldr	r2, [r7, #12]
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	f023 0320 	bic.w	r3, r3, #32
 8009e62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	011b      	lsls	r3, r3, #4
 8009e6a:	697a      	ldr	r2, [r7, #20]
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a29      	ldr	r2, [pc, #164]	@ (8009f18 <TIM_OC2_SetConfig+0x100>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d003      	beq.n	8009e80 <TIM_OC2_SetConfig+0x68>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	4a28      	ldr	r2, [pc, #160]	@ (8009f1c <TIM_OC2_SetConfig+0x104>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d10d      	bne.n	8009e9c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	011b      	lsls	r3, r3, #4
 8009e8e:	697a      	ldr	r2, [r7, #20]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8009f18 <TIM_OC2_SetConfig+0x100>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d00f      	beq.n	8009ec4 <TIM_OC2_SetConfig+0xac>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8009f1c <TIM_OC2_SetConfig+0x104>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d00b      	beq.n	8009ec4 <TIM_OC2_SetConfig+0xac>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a1c      	ldr	r2, [pc, #112]	@ (8009f20 <TIM_OC2_SetConfig+0x108>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d007      	beq.n	8009ec4 <TIM_OC2_SetConfig+0xac>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8009f24 <TIM_OC2_SetConfig+0x10c>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d003      	beq.n	8009ec4 <TIM_OC2_SetConfig+0xac>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8009f28 <TIM_OC2_SetConfig+0x110>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d113      	bne.n	8009eec <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009eca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	693a      	ldr	r2, [r7, #16]
 8009edc:	4313      	orrs	r3, r2
 8009ede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	699b      	ldr	r3, [r3, #24]
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	685a      	ldr	r2, [r3, #4]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	697a      	ldr	r2, [r7, #20]
 8009f04:	621a      	str	r2, [r3, #32]
}
 8009f06:	bf00      	nop
 8009f08:	371c      	adds	r7, #28
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	feff8fff 	.word	0xfeff8fff
 8009f18:	40010000 	.word	0x40010000
 8009f1c:	40010400 	.word	0x40010400
 8009f20:	40014000 	.word	0x40014000
 8009f24:	40014400 	.word	0x40014400
 8009f28:	40014800 	.word	0x40014800

08009f2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b087      	sub	sp, #28
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6a1b      	ldr	r3, [r3, #32]
 8009f40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	69db      	ldr	r3, [r3, #28]
 8009f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f54:	68fa      	ldr	r2, [r7, #12]
 8009f56:	4b33      	ldr	r3, [pc, #204]	@ (800a024 <TIM_OC3_SetConfig+0xf8>)
 8009f58:	4013      	ands	r3, r2
 8009f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f023 0303 	bic.w	r3, r3, #3
 8009f62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	021b      	lsls	r3, r3, #8
 8009f7c:	697a      	ldr	r2, [r7, #20]
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	4a28      	ldr	r2, [pc, #160]	@ (800a028 <TIM_OC3_SetConfig+0xfc>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d003      	beq.n	8009f92 <TIM_OC3_SetConfig+0x66>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	4a27      	ldr	r2, [pc, #156]	@ (800a02c <TIM_OC3_SetConfig+0x100>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d10d      	bne.n	8009fae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009f98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	021b      	lsls	r3, r3, #8
 8009fa0:	697a      	ldr	r2, [r7, #20]
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009fac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	4a1d      	ldr	r2, [pc, #116]	@ (800a028 <TIM_OC3_SetConfig+0xfc>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d00f      	beq.n	8009fd6 <TIM_OC3_SetConfig+0xaa>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800a02c <TIM_OC3_SetConfig+0x100>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d00b      	beq.n	8009fd6 <TIM_OC3_SetConfig+0xaa>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	4a1b      	ldr	r2, [pc, #108]	@ (800a030 <TIM_OC3_SetConfig+0x104>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d007      	beq.n	8009fd6 <TIM_OC3_SetConfig+0xaa>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	4a1a      	ldr	r2, [pc, #104]	@ (800a034 <TIM_OC3_SetConfig+0x108>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d003      	beq.n	8009fd6 <TIM_OC3_SetConfig+0xaa>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	4a19      	ldr	r2, [pc, #100]	@ (800a038 <TIM_OC3_SetConfig+0x10c>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d113      	bne.n	8009ffe <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009fdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	695b      	ldr	r3, [r3, #20]
 8009fea:	011b      	lsls	r3, r3, #4
 8009fec:	693a      	ldr	r2, [r7, #16]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	699b      	ldr	r3, [r3, #24]
 8009ff6:	011b      	lsls	r3, r3, #4
 8009ff8:	693a      	ldr	r2, [r7, #16]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	693a      	ldr	r2, [r7, #16]
 800a002:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	68fa      	ldr	r2, [r7, #12]
 800a008:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	685a      	ldr	r2, [r3, #4]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	697a      	ldr	r2, [r7, #20]
 800a016:	621a      	str	r2, [r3, #32]
}
 800a018:	bf00      	nop
 800a01a:	371c      	adds	r7, #28
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr
 800a024:	fffeff8f 	.word	0xfffeff8f
 800a028:	40010000 	.word	0x40010000
 800a02c:	40010400 	.word	0x40010400
 800a030:	40014000 	.word	0x40014000
 800a034:	40014400 	.word	0x40014400
 800a038:	40014800 	.word	0x40014800

0800a03c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b087      	sub	sp, #28
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6a1b      	ldr	r3, [r3, #32]
 800a04a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6a1b      	ldr	r3, [r3, #32]
 800a050:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a064:	68fa      	ldr	r2, [r7, #12]
 800a066:	4b24      	ldr	r3, [pc, #144]	@ (800a0f8 <TIM_OC4_SetConfig+0xbc>)
 800a068:	4013      	ands	r3, r2
 800a06a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	021b      	lsls	r3, r3, #8
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a086:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	031b      	lsls	r3, r3, #12
 800a08e:	693a      	ldr	r2, [r7, #16]
 800a090:	4313      	orrs	r3, r2
 800a092:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	4a19      	ldr	r2, [pc, #100]	@ (800a0fc <TIM_OC4_SetConfig+0xc0>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d00f      	beq.n	800a0bc <TIM_OC4_SetConfig+0x80>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	4a18      	ldr	r2, [pc, #96]	@ (800a100 <TIM_OC4_SetConfig+0xc4>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d00b      	beq.n	800a0bc <TIM_OC4_SetConfig+0x80>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	4a17      	ldr	r2, [pc, #92]	@ (800a104 <TIM_OC4_SetConfig+0xc8>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d007      	beq.n	800a0bc <TIM_OC4_SetConfig+0x80>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a16      	ldr	r2, [pc, #88]	@ (800a108 <TIM_OC4_SetConfig+0xcc>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d003      	beq.n	800a0bc <TIM_OC4_SetConfig+0x80>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a15      	ldr	r2, [pc, #84]	@ (800a10c <TIM_OC4_SetConfig+0xd0>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d109      	bne.n	800a0d0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	695b      	ldr	r3, [r3, #20]
 800a0c8:	019b      	lsls	r3, r3, #6
 800a0ca:	697a      	ldr	r2, [r7, #20]
 800a0cc:	4313      	orrs	r3, r2
 800a0ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	68fa      	ldr	r2, [r7, #12]
 800a0da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	685a      	ldr	r2, [r3, #4]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	693a      	ldr	r2, [r7, #16]
 800a0e8:	621a      	str	r2, [r3, #32]
}
 800a0ea:	bf00      	nop
 800a0ec:	371c      	adds	r7, #28
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f4:	4770      	bx	lr
 800a0f6:	bf00      	nop
 800a0f8:	feff8fff 	.word	0xfeff8fff
 800a0fc:	40010000 	.word	0x40010000
 800a100:	40010400 	.word	0x40010400
 800a104:	40014000 	.word	0x40014000
 800a108:	40014400 	.word	0x40014400
 800a10c:	40014800 	.word	0x40014800

0800a110 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a110:	b480      	push	{r7}
 800a112:	b087      	sub	sp, #28
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6a1b      	ldr	r3, [r3, #32]
 800a11e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6a1b      	ldr	r3, [r3, #32]
 800a124:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	4b21      	ldr	r3, [pc, #132]	@ (800a1c0 <TIM_OC5_SetConfig+0xb0>)
 800a13c:	4013      	ands	r3, r2
 800a13e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	4313      	orrs	r3, r2
 800a148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a150:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	041b      	lsls	r3, r3, #16
 800a158:	693a      	ldr	r2, [r7, #16]
 800a15a:	4313      	orrs	r3, r2
 800a15c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4a18      	ldr	r2, [pc, #96]	@ (800a1c4 <TIM_OC5_SetConfig+0xb4>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d00f      	beq.n	800a186 <TIM_OC5_SetConfig+0x76>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	4a17      	ldr	r2, [pc, #92]	@ (800a1c8 <TIM_OC5_SetConfig+0xb8>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d00b      	beq.n	800a186 <TIM_OC5_SetConfig+0x76>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a16      	ldr	r2, [pc, #88]	@ (800a1cc <TIM_OC5_SetConfig+0xbc>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d007      	beq.n	800a186 <TIM_OC5_SetConfig+0x76>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a15      	ldr	r2, [pc, #84]	@ (800a1d0 <TIM_OC5_SetConfig+0xc0>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d003      	beq.n	800a186 <TIM_OC5_SetConfig+0x76>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a14      	ldr	r2, [pc, #80]	@ (800a1d4 <TIM_OC5_SetConfig+0xc4>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d109      	bne.n	800a19a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a18c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	695b      	ldr	r3, [r3, #20]
 800a192:	021b      	lsls	r3, r3, #8
 800a194:	697a      	ldr	r2, [r7, #20]
 800a196:	4313      	orrs	r3, r2
 800a198:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	697a      	ldr	r2, [r7, #20]
 800a19e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	685a      	ldr	r2, [r3, #4]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	621a      	str	r2, [r3, #32]
}
 800a1b4:	bf00      	nop
 800a1b6:	371c      	adds	r7, #28
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr
 800a1c0:	fffeff8f 	.word	0xfffeff8f
 800a1c4:	40010000 	.word	0x40010000
 800a1c8:	40010400 	.word	0x40010400
 800a1cc:	40014000 	.word	0x40014000
 800a1d0:	40014400 	.word	0x40014400
 800a1d4:	40014800 	.word	0x40014800

0800a1d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b087      	sub	sp, #28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a1b      	ldr	r3, [r3, #32]
 800a1e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6a1b      	ldr	r3, [r3, #32]
 800a1ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	4b22      	ldr	r3, [pc, #136]	@ (800a28c <TIM_OC6_SetConfig+0xb4>)
 800a204:	4013      	ands	r3, r2
 800a206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	021b      	lsls	r3, r3, #8
 800a20e:	68fa      	ldr	r2, [r7, #12]
 800a210:	4313      	orrs	r3, r2
 800a212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a21a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	689b      	ldr	r3, [r3, #8]
 800a220:	051b      	lsls	r3, r3, #20
 800a222:	693a      	ldr	r2, [r7, #16]
 800a224:	4313      	orrs	r3, r2
 800a226:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4a19      	ldr	r2, [pc, #100]	@ (800a290 <TIM_OC6_SetConfig+0xb8>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d00f      	beq.n	800a250 <TIM_OC6_SetConfig+0x78>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4a18      	ldr	r2, [pc, #96]	@ (800a294 <TIM_OC6_SetConfig+0xbc>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d00b      	beq.n	800a250 <TIM_OC6_SetConfig+0x78>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	4a17      	ldr	r2, [pc, #92]	@ (800a298 <TIM_OC6_SetConfig+0xc0>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d007      	beq.n	800a250 <TIM_OC6_SetConfig+0x78>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a16      	ldr	r2, [pc, #88]	@ (800a29c <TIM_OC6_SetConfig+0xc4>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d003      	beq.n	800a250 <TIM_OC6_SetConfig+0x78>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a15      	ldr	r2, [pc, #84]	@ (800a2a0 <TIM_OC6_SetConfig+0xc8>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d109      	bne.n	800a264 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a256:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	695b      	ldr	r3, [r3, #20]
 800a25c:	029b      	lsls	r3, r3, #10
 800a25e:	697a      	ldr	r2, [r7, #20]
 800a260:	4313      	orrs	r3, r2
 800a262:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	697a      	ldr	r2, [r7, #20]
 800a268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	68fa      	ldr	r2, [r7, #12]
 800a26e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	685a      	ldr	r2, [r3, #4]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	693a      	ldr	r2, [r7, #16]
 800a27c:	621a      	str	r2, [r3, #32]
}
 800a27e:	bf00      	nop
 800a280:	371c      	adds	r7, #28
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	feff8fff 	.word	0xfeff8fff
 800a290:	40010000 	.word	0x40010000
 800a294:	40010400 	.word	0x40010400
 800a298:	40014000 	.word	0x40014000
 800a29c:	40014400 	.word	0x40014400
 800a2a0:	40014800 	.word	0x40014800

0800a2a4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b087      	sub	sp, #28
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	607a      	str	r2, [r7, #4]
 800a2b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6a1b      	ldr	r3, [r3, #32]
 800a2b6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6a1b      	ldr	r3, [r3, #32]
 800a2bc:	f023 0201 	bic.w	r2, r3, #1
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	699b      	ldr	r3, [r3, #24]
 800a2c8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	4a28      	ldr	r2, [pc, #160]	@ (800a370 <TIM_TI1_SetConfig+0xcc>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d01b      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2d8:	d017      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	4a25      	ldr	r2, [pc, #148]	@ (800a374 <TIM_TI1_SetConfig+0xd0>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d013      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	4a24      	ldr	r2, [pc, #144]	@ (800a378 <TIM_TI1_SetConfig+0xd4>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d00f      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	4a23      	ldr	r2, [pc, #140]	@ (800a37c <TIM_TI1_SetConfig+0xd8>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d00b      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	4a22      	ldr	r2, [pc, #136]	@ (800a380 <TIM_TI1_SetConfig+0xdc>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d007      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	4a21      	ldr	r2, [pc, #132]	@ (800a384 <TIM_TI1_SetConfig+0xe0>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d003      	beq.n	800a30a <TIM_TI1_SetConfig+0x66>
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	4a20      	ldr	r2, [pc, #128]	@ (800a388 <TIM_TI1_SetConfig+0xe4>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d101      	bne.n	800a30e <TIM_TI1_SetConfig+0x6a>
 800a30a:	2301      	movs	r3, #1
 800a30c:	e000      	b.n	800a310 <TIM_TI1_SetConfig+0x6c>
 800a30e:	2300      	movs	r3, #0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d008      	beq.n	800a326 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	f023 0303 	bic.w	r3, r3, #3
 800a31a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a31c:	697a      	ldr	r2, [r7, #20]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4313      	orrs	r3, r2
 800a322:	617b      	str	r3, [r7, #20]
 800a324:	e003      	b.n	800a32e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	f043 0301 	orr.w	r3, r3, #1
 800a32c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a32e:	697b      	ldr	r3, [r7, #20]
 800a330:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a334:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	011b      	lsls	r3, r3, #4
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	697a      	ldr	r2, [r7, #20]
 800a33e:	4313      	orrs	r3, r2
 800a340:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	f023 030a 	bic.w	r3, r3, #10
 800a348:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	f003 030a 	and.w	r3, r3, #10
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	4313      	orrs	r3, r2
 800a354:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	697a      	ldr	r2, [r7, #20]
 800a35a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	693a      	ldr	r2, [r7, #16]
 800a360:	621a      	str	r2, [r3, #32]
}
 800a362:	bf00      	nop
 800a364:	371c      	adds	r7, #28
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	40010000 	.word	0x40010000
 800a374:	40000400 	.word	0x40000400
 800a378:	40000800 	.word	0x40000800
 800a37c:	40000c00 	.word	0x40000c00
 800a380:	40010400 	.word	0x40010400
 800a384:	40001800 	.word	0x40001800
 800a388:	40014000 	.word	0x40014000

0800a38c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b087      	sub	sp, #28
 800a390:	af00      	add	r7, sp, #0
 800a392:	60f8      	str	r0, [r7, #12]
 800a394:	60b9      	str	r1, [r7, #8]
 800a396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	6a1b      	ldr	r3, [r3, #32]
 800a39c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6a1b      	ldr	r3, [r3, #32]
 800a3a2:	f023 0201 	bic.w	r2, r3, #1
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	699b      	ldr	r3, [r3, #24]
 800a3ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a3b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	011b      	lsls	r3, r3, #4
 800a3bc:	693a      	ldr	r2, [r7, #16]
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	f023 030a 	bic.w	r3, r3, #10
 800a3c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a3ca:	697a      	ldr	r2, [r7, #20]
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	621a      	str	r2, [r3, #32]
}
 800a3de:	bf00      	nop
 800a3e0:	371c      	adds	r7, #28
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr

0800a3ea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a3ea:	b480      	push	{r7}
 800a3ec:	b087      	sub	sp, #28
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	60f8      	str	r0, [r7, #12]
 800a3f2:	60b9      	str	r1, [r7, #8]
 800a3f4:	607a      	str	r2, [r7, #4]
 800a3f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	6a1b      	ldr	r3, [r3, #32]
 800a3fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6a1b      	ldr	r3, [r3, #32]
 800a402:	f023 0210 	bic.w	r2, r3, #16
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a416:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	021b      	lsls	r3, r3, #8
 800a41c:	693a      	ldr	r2, [r7, #16]
 800a41e:	4313      	orrs	r3, r2
 800a420:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a428:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	031b      	lsls	r3, r3, #12
 800a42e:	b29b      	uxth	r3, r3
 800a430:	693a      	ldr	r2, [r7, #16]
 800a432:	4313      	orrs	r3, r2
 800a434:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a43c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	011b      	lsls	r3, r3, #4
 800a442:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a446:	697a      	ldr	r2, [r7, #20]
 800a448:	4313      	orrs	r3, r2
 800a44a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	697a      	ldr	r2, [r7, #20]
 800a456:	621a      	str	r2, [r3, #32]
}
 800a458:	bf00      	nop
 800a45a:	371c      	adds	r7, #28
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a464:	b480      	push	{r7}
 800a466:	b087      	sub	sp, #28
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6a1b      	ldr	r3, [r3, #32]
 800a474:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	6a1b      	ldr	r3, [r3, #32]
 800a47a:	f023 0210 	bic.w	r2, r3, #16
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	699b      	ldr	r3, [r3, #24]
 800a486:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a48e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	031b      	lsls	r3, r3, #12
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	4313      	orrs	r3, r2
 800a498:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a49a:	697b      	ldr	r3, [r7, #20]
 800a49c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a4a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	011b      	lsls	r3, r3, #4
 800a4a6:	697a      	ldr	r2, [r7, #20]
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	697a      	ldr	r2, [r7, #20]
 800a4b6:	621a      	str	r2, [r3, #32]
}
 800a4b8:	bf00      	nop
 800a4ba:	371c      	adds	r7, #28
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c2:	4770      	bx	lr

0800a4c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b087      	sub	sp, #28
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	60f8      	str	r0, [r7, #12]
 800a4cc:	60b9      	str	r1, [r7, #8]
 800a4ce:	607a      	str	r2, [r7, #4]
 800a4d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6a1b      	ldr	r3, [r3, #32]
 800a4d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6a1b      	ldr	r3, [r3, #32]
 800a4dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	69db      	ldr	r3, [r3, #28]
 800a4e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	f023 0303 	bic.w	r3, r3, #3
 800a4f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800a4f2:	693a      	ldr	r2, [r7, #16]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a500:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	011b      	lsls	r3, r3, #4
 800a506:	b2db      	uxtb	r3, r3
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	4313      	orrs	r3, r2
 800a50c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800a514:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	021b      	lsls	r3, r3, #8
 800a51a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800a51e:	697a      	ldr	r2, [r7, #20]
 800a520:	4313      	orrs	r3, r2
 800a522:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	693a      	ldr	r2, [r7, #16]
 800a528:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	697a      	ldr	r2, [r7, #20]
 800a52e:	621a      	str	r2, [r3, #32]
}
 800a530:	bf00      	nop
 800a532:	371c      	adds	r7, #28
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr

0800a53c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b087      	sub	sp, #28
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
 800a548:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	6a1b      	ldr	r3, [r3, #32]
 800a54e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	6a1b      	ldr	r3, [r3, #32]
 800a554:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	69db      	ldr	r3, [r3, #28]
 800a560:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a568:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	021b      	lsls	r3, r3, #8
 800a56e:	693a      	ldr	r2, [r7, #16]
 800a570:	4313      	orrs	r3, r2
 800a572:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a57a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	031b      	lsls	r3, r3, #12
 800a580:	b29b      	uxth	r3, r3
 800a582:	693a      	ldr	r2, [r7, #16]
 800a584:	4313      	orrs	r3, r2
 800a586:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800a58e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	031b      	lsls	r3, r3, #12
 800a594:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800a598:	697a      	ldr	r2, [r7, #20]
 800a59a:	4313      	orrs	r3, r2
 800a59c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	693a      	ldr	r2, [r7, #16]
 800a5a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	697a      	ldr	r2, [r7, #20]
 800a5a8:	621a      	str	r2, [r3, #32]
}
 800a5aa:	bf00      	nop
 800a5ac:	371c      	adds	r7, #28
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b4:	4770      	bx	lr
	...

0800a5b8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a5c8:	68fa      	ldr	r2, [r7, #12]
 800a5ca:	4b09      	ldr	r3, [pc, #36]	@ (800a5f0 <TIM_ITRx_SetConfig+0x38>)
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a5d0:	683a      	ldr	r2, [r7, #0]
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	f043 0307 	orr.w	r3, r3, #7
 800a5da:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	68fa      	ldr	r2, [r7, #12]
 800a5e0:	609a      	str	r2, [r3, #8]
}
 800a5e2:	bf00      	nop
 800a5e4:	3714      	adds	r7, #20
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	ffcfff8f 	.word	0xffcfff8f

0800a5f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b087      	sub	sp, #28
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
 800a600:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a60e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	021a      	lsls	r2, r3, #8
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	431a      	orrs	r2, r3
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	697a      	ldr	r2, [r7, #20]
 800a61e:	4313      	orrs	r3, r2
 800a620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	697a      	ldr	r2, [r7, #20]
 800a626:	609a      	str	r2, [r3, #8]
}
 800a628:	bf00      	nop
 800a62a:	371c      	adds	r7, #28
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr

0800a634 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a634:	b480      	push	{r7}
 800a636:	b087      	sub	sp, #28
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	f003 031f 	and.w	r3, r3, #31
 800a646:	2201      	movs	r2, #1
 800a648:	fa02 f303 	lsl.w	r3, r2, r3
 800a64c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6a1a      	ldr	r2, [r3, #32]
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	43db      	mvns	r3, r3
 800a656:	401a      	ands	r2, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	6a1a      	ldr	r2, [r3, #32]
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	f003 031f 	and.w	r3, r3, #31
 800a666:	6879      	ldr	r1, [r7, #4]
 800a668:	fa01 f303 	lsl.w	r3, r1, r3
 800a66c:	431a      	orrs	r2, r3
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	621a      	str	r2, [r3, #32]
}
 800a672:	bf00      	nop
 800a674:	371c      	adds	r7, #28
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr
	...

0800a680 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a690:	2b01      	cmp	r3, #1
 800a692:	d101      	bne.n	800a698 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a694:	2302      	movs	r3, #2
 800a696:	e06d      	b.n	800a774 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2202      	movs	r2, #2
 800a6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a30      	ldr	r2, [pc, #192]	@ (800a780 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d004      	beq.n	800a6cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	4a2f      	ldr	r2, [pc, #188]	@ (800a784 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d108      	bne.n	800a6de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a6d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	68fa      	ldr	r2, [r7, #12]
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a20      	ldr	r2, [pc, #128]	@ (800a780 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d022      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a70a:	d01d      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a1d      	ldr	r2, [pc, #116]	@ (800a788 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d018      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4a1c      	ldr	r2, [pc, #112]	@ (800a78c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d013      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a1a      	ldr	r2, [pc, #104]	@ (800a790 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d00e      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a15      	ldr	r2, [pc, #84]	@ (800a784 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d009      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a16      	ldr	r2, [pc, #88]	@ (800a794 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d004      	beq.n	800a748 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a15      	ldr	r2, [pc, #84]	@ (800a798 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d10c      	bne.n	800a762 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a74e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	689b      	ldr	r3, [r3, #8]
 800a754:	68ba      	ldr	r2, [r7, #8]
 800a756:	4313      	orrs	r3, r2
 800a758:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	68ba      	ldr	r2, [r7, #8]
 800a760:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2201      	movs	r2, #1
 800a766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2200      	movs	r2, #0
 800a76e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a772:	2300      	movs	r3, #0
}
 800a774:	4618      	mov	r0, r3
 800a776:	3714      	adds	r7, #20
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr
 800a780:	40010000 	.word	0x40010000
 800a784:	40010400 	.word	0x40010400
 800a788:	40000400 	.word	0x40000400
 800a78c:	40000800 	.word	0x40000800
 800a790:	40000c00 	.word	0x40000c00
 800a794:	40001800 	.word	0x40001800
 800a798:	40014000 	.word	0x40014000

0800a79c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d101      	bne.n	800a7b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a7b4:	2302      	movs	r3, #2
 800a7b6:	e065      	b.n	800a884 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	68db      	ldr	r3, [r3, #12]
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	4313      	orrs	r3, r2
 800a7da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	691b      	ldr	r3, [r3, #16]
 800a802:	4313      	orrs	r3, r2
 800a804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	4313      	orrs	r3, r2
 800a812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a81e:	4313      	orrs	r3, r2
 800a820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	699b      	ldr	r3, [r3, #24]
 800a82c:	041b      	lsls	r3, r3, #16
 800a82e:	4313      	orrs	r3, r2
 800a830:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a16      	ldr	r2, [pc, #88]	@ (800a890 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d004      	beq.n	800a846 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a14      	ldr	r2, [pc, #80]	@ (800a894 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a842:	4293      	cmp	r3, r2
 800a844:	d115      	bne.n	800a872 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a850:	051b      	lsls	r3, r3, #20
 800a852:	4313      	orrs	r3, r2
 800a854:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	69db      	ldr	r3, [r3, #28]
 800a860:	4313      	orrs	r3, r2
 800a862:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	6a1b      	ldr	r3, [r3, #32]
 800a86e:	4313      	orrs	r3, r2
 800a870:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a882:	2300      	movs	r3, #0
}
 800a884:	4618      	mov	r0, r3
 800a886:	3714      	adds	r7, #20
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr
 800a890:	40010000 	.word	0x40010000
 800a894:	40010400 	.word	0x40010400

0800a898 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a898:	b480      	push	{r7}
 800a89a:	b083      	sub	sp, #12
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8a0:	bf00      	nop
 800a8a2:	370c      	adds	r7, #12
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr

0800a8ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b083      	sub	sp, #12
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8b4:	bf00      	nop
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b083      	sub	sp, #12
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a8c8:	bf00      	nop
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d101      	bne.n	800a8e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	e042      	b.n	800a96c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d106      	bne.n	800a8fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7f8 fecb 	bl	8003694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2224      	movs	r2, #36	@ 0x24
 800a902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f022 0201 	bic.w	r2, r2, #1
 800a914:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d002      	beq.n	800a924 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f001 faea 	bl	800bef8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f000 fd7f 	bl	800b428 <UART_SetConfig>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d101      	bne.n	800a934 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	e01b      	b.n	800a96c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	685a      	ldr	r2, [r3, #4]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a942:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	689a      	ldr	r2, [r3, #8]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a952:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681a      	ldr	r2, [r3, #0]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f042 0201 	orr.w	r2, r2, #1
 800a962:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f001 fb69 	bl	800c03c <UART_CheckIdleState>
 800a96a:	4603      	mov	r3, r0
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3708      	adds	r7, #8
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b08a      	sub	sp, #40	@ 0x28
 800a978:	af02      	add	r7, sp, #8
 800a97a:	60f8      	str	r0, [r7, #12]
 800a97c:	60b9      	str	r1, [r7, #8]
 800a97e:	603b      	str	r3, [r7, #0]
 800a980:	4613      	mov	r3, r2
 800a982:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a98a:	2b20      	cmp	r3, #32
 800a98c:	d17b      	bne.n	800aa86 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d002      	beq.n	800a99a <HAL_UART_Transmit+0x26>
 800a994:	88fb      	ldrh	r3, [r7, #6]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d101      	bne.n	800a99e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a99a:	2301      	movs	r3, #1
 800a99c:	e074      	b.n	800aa88 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2221      	movs	r2, #33	@ 0x21
 800a9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9ae:	f7f9 f9a9 	bl	8003d04 <HAL_GetTick>
 800a9b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	88fa      	ldrh	r2, [r7, #6]
 800a9b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	88fa      	ldrh	r2, [r7, #6]
 800a9c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9cc:	d108      	bne.n	800a9e0 <HAL_UART_Transmit+0x6c>
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	691b      	ldr	r3, [r3, #16]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d104      	bne.n	800a9e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	61bb      	str	r3, [r7, #24]
 800a9de:	e003      	b.n	800a9e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a9e8:	e030      	b.n	800aa4c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	9300      	str	r3, [sp, #0]
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	2180      	movs	r1, #128	@ 0x80
 800a9f4:	68f8      	ldr	r0, [r7, #12]
 800a9f6:	f001 fbcb 	bl	800c190 <UART_WaitOnFlagUntilTimeout>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d005      	beq.n	800aa0c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2220      	movs	r2, #32
 800aa04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800aa08:	2303      	movs	r3, #3
 800aa0a:	e03d      	b.n	800aa88 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d10b      	bne.n	800aa2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	881b      	ldrh	r3, [r3, #0]
 800aa16:	461a      	mov	r2, r3
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa20:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	3302      	adds	r3, #2
 800aa26:	61bb      	str	r3, [r7, #24]
 800aa28:	e007      	b.n	800aa3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa2a:	69fb      	ldr	r3, [r7, #28]
 800aa2c:	781a      	ldrb	r2, [r3, #0]
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800aa34:	69fb      	ldr	r3, [r7, #28]
 800aa36:	3301      	adds	r3, #1
 800aa38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	3b01      	subs	r3, #1
 800aa44:	b29a      	uxth	r2, r3
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa52:	b29b      	uxth	r3, r3
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1c8      	bne.n	800a9ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	9300      	str	r3, [sp, #0]
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	2140      	movs	r1, #64	@ 0x40
 800aa62:	68f8      	ldr	r0, [r7, #12]
 800aa64:	f001 fb94 	bl	800c190 <UART_WaitOnFlagUntilTimeout>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d005      	beq.n	800aa7a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2220      	movs	r2, #32
 800aa72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800aa76:	2303      	movs	r3, #3
 800aa78:	e006      	b.n	800aa88 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2220      	movs	r2, #32
 800aa7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800aa82:	2300      	movs	r3, #0
 800aa84:	e000      	b.n	800aa88 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800aa86:	2302      	movs	r3, #2
  }
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3720      	adds	r7, #32
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b091      	sub	sp, #68	@ 0x44
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaa4:	2b20      	cmp	r3, #32
 800aaa6:	d178      	bne.n	800ab9a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d002      	beq.n	800aab4 <HAL_UART_Transmit_IT+0x24>
 800aaae:	88fb      	ldrh	r3, [r7, #6]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800aab4:	2301      	movs	r3, #1
 800aab6:	e071      	b.n	800ab9c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	68ba      	ldr	r2, [r7, #8]
 800aabc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	88fa      	ldrh	r2, [r7, #6]
 800aac2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	88fa      	ldrh	r2, [r7, #6]
 800aaca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2200      	movs	r2, #0
 800aad2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2200      	movs	r2, #0
 800aad8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2221      	movs	r2, #33	@ 0x21
 800aae0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aae8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaec:	d12a      	bne.n	800ab44 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	689b      	ldr	r3, [r3, #8]
 800aaf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aaf6:	d107      	bne.n	800ab08 <HAL_UART_Transmit_IT+0x78>
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	691b      	ldr	r3, [r3, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d103      	bne.n	800ab08 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4a29      	ldr	r2, [pc, #164]	@ (800aba8 <HAL_UART_Transmit_IT+0x118>)
 800ab04:	679a      	str	r2, [r3, #120]	@ 0x78
 800ab06:	e002      	b.n	800ab0e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	4a28      	ldr	r2, [pc, #160]	@ (800abac <HAL_UART_Transmit_IT+0x11c>)
 800ab0c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	3308      	adds	r3, #8
 800ab14:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab18:	e853 3f00 	ldrex	r3, [r3]
 800ab1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab20:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ab24:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	3308      	adds	r3, #8
 800ab2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab2e:	637a      	str	r2, [r7, #52]	@ 0x34
 800ab30:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ab34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab36:	e841 2300 	strex	r3, r2, [r1]
 800ab3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ab3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1e5      	bne.n	800ab0e <HAL_UART_Transmit_IT+0x7e>
 800ab42:	e028      	b.n	800ab96 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab4c:	d107      	bne.n	800ab5e <HAL_UART_Transmit_IT+0xce>
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d103      	bne.n	800ab5e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	4a15      	ldr	r2, [pc, #84]	@ (800abb0 <HAL_UART_Transmit_IT+0x120>)
 800ab5a:	679a      	str	r2, [r3, #120]	@ 0x78
 800ab5c:	e002      	b.n	800ab64 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	4a14      	ldr	r2, [pc, #80]	@ (800abb4 <HAL_UART_Transmit_IT+0x124>)
 800ab62:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	e853 3f00 	ldrex	r3, [r3]
 800ab70:	613b      	str	r3, [r7, #16]
   return(result);
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	461a      	mov	r2, r3
 800ab80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab82:	623b      	str	r3, [r7, #32]
 800ab84:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab86:	69f9      	ldr	r1, [r7, #28]
 800ab88:	6a3a      	ldr	r2, [r7, #32]
 800ab8a:	e841 2300 	strex	r3, r2, [r1]
 800ab8e:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d1e6      	bne.n	800ab64 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800ab96:	2300      	movs	r3, #0
 800ab98:	e000      	b.n	800ab9c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800ab9a:	2302      	movs	r3, #2
  }
}
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3744      	adds	r7, #68	@ 0x44
 800aba0:	46bd      	mov	sp, r7
 800aba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba6:	4770      	bx	lr
 800aba8:	0800c7fb 	.word	0x0800c7fb
 800abac:	0800c71b 	.word	0x0800c71b
 800abb0:	0800c659 	.word	0x0800c659
 800abb4:	0800c5a1 	.word	0x0800c5a1

0800abb8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b08a      	sub	sp, #40	@ 0x28
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	4613      	mov	r3, r2
 800abc4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800abcc:	2b20      	cmp	r3, #32
 800abce:	d137      	bne.n	800ac40 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d002      	beq.n	800abdc <HAL_UART_Receive_IT+0x24>
 800abd6:	88fb      	ldrh	r3, [r7, #6]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d101      	bne.n	800abe0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800abdc:	2301      	movs	r3, #1
 800abde:	e030      	b.n	800ac42 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2200      	movs	r2, #0
 800abe4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	4a18      	ldr	r2, [pc, #96]	@ (800ac4c <HAL_UART_Receive_IT+0x94>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d01f      	beq.n	800ac30 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	685b      	ldr	r3, [r3, #4]
 800abf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d018      	beq.n	800ac30 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	e853 3f00 	ldrex	r3, [r3]
 800ac0a:	613b      	str	r3, [r7, #16]
   return(result);
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ac12:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	461a      	mov	r2, r3
 800ac1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac1c:	623b      	str	r3, [r7, #32]
 800ac1e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac20:	69f9      	ldr	r1, [r7, #28]
 800ac22:	6a3a      	ldr	r2, [r7, #32]
 800ac24:	e841 2300 	strex	r3, r2, [r1]
 800ac28:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1e6      	bne.n	800abfe <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ac30:	88fb      	ldrh	r3, [r7, #6]
 800ac32:	461a      	mov	r2, r3
 800ac34:	68b9      	ldr	r1, [r7, #8]
 800ac36:	68f8      	ldr	r0, [r7, #12]
 800ac38:	f001 fb18 	bl	800c26c <UART_Start_Receive_IT>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	e000      	b.n	800ac42 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ac40:	2302      	movs	r3, #2
  }
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3728      	adds	r7, #40	@ 0x28
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	58000c00 	.word	0x58000c00

0800ac50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b0ba      	sub	sp, #232	@ 0xe8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	69db      	ldr	r3, [r3, #28]
 800ac5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	689b      	ldr	r3, [r3, #8]
 800ac72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac76:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ac7a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ac7e:	4013      	ands	r3, r2
 800ac80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ac84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d11b      	bne.n	800acc4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac90:	f003 0320 	and.w	r3, r3, #32
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d015      	beq.n	800acc4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac9c:	f003 0320 	and.w	r3, r3, #32
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d105      	bne.n	800acb0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800acac:	2b00      	cmp	r3, #0
 800acae:	d009      	beq.n	800acc4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	f000 8393 	beq.w	800b3e0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	4798      	blx	r3
      }
      return;
 800acc2:	e38d      	b.n	800b3e0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800acc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800acc8:	2b00      	cmp	r3, #0
 800acca:	f000 8123 	beq.w	800af14 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800acce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800acd2:	4b8d      	ldr	r3, [pc, #564]	@ (800af08 <HAL_UART_IRQHandler+0x2b8>)
 800acd4:	4013      	ands	r3, r2
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d106      	bne.n	800ace8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800acda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800acde:	4b8b      	ldr	r3, [pc, #556]	@ (800af0c <HAL_UART_IRQHandler+0x2bc>)
 800ace0:	4013      	ands	r3, r2
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	f000 8116 	beq.w	800af14 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ace8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acec:	f003 0301 	and.w	r3, r3, #1
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d011      	beq.n	800ad18 <HAL_UART_IRQHandler+0xc8>
 800acf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00b      	beq.n	800ad18 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	2201      	movs	r2, #1
 800ad06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad0e:	f043 0201 	orr.w	r2, r3, #1
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad1c:	f003 0302 	and.w	r3, r3, #2
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d011      	beq.n	800ad48 <HAL_UART_IRQHandler+0xf8>
 800ad24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad28:	f003 0301 	and.w	r3, r3, #1
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00b      	beq.n	800ad48 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	2202      	movs	r2, #2
 800ad36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad3e:	f043 0204 	orr.w	r2, r3, #4
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad4c:	f003 0304 	and.w	r3, r3, #4
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d011      	beq.n	800ad78 <HAL_UART_IRQHandler+0x128>
 800ad54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad58:	f003 0301 	and.w	r3, r3, #1
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d00b      	beq.n	800ad78 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	2204      	movs	r2, #4
 800ad66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad6e:	f043 0202 	orr.w	r2, r3, #2
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ad78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad7c:	f003 0308 	and.w	r3, r3, #8
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d017      	beq.n	800adb4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad88:	f003 0320 	and.w	r3, r3, #32
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d105      	bne.n	800ad9c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ad90:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ad94:	4b5c      	ldr	r3, [pc, #368]	@ (800af08 <HAL_UART_IRQHandler+0x2b8>)
 800ad96:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d00b      	beq.n	800adb4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2208      	movs	r2, #8
 800ada2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adaa:	f043 0208 	orr.w	r2, r3, #8
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800adb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d012      	beq.n	800ade6 <HAL_UART_IRQHandler+0x196>
 800adc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d00c      	beq.n	800ade6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800add4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800addc:	f043 0220 	orr.w	r2, r3, #32
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adec:	2b00      	cmp	r3, #0
 800adee:	f000 82f9 	beq.w	800b3e4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800adf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adf6:	f003 0320 	and.w	r3, r3, #32
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d013      	beq.n	800ae26 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800adfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae02:	f003 0320 	and.w	r3, r3, #32
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d105      	bne.n	800ae16 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ae0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d007      	beq.n	800ae26 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d003      	beq.n	800ae26 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae3a:	2b40      	cmp	r3, #64	@ 0x40
 800ae3c:	d005      	beq.n	800ae4a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ae3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae42:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d054      	beq.n	800aef4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f001 fb30 	bl	800c4b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae5a:	2b40      	cmp	r3, #64	@ 0x40
 800ae5c:	d146      	bne.n	800aeec <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	3308      	adds	r3, #8
 800ae64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae6c:	e853 3f00 	ldrex	r3, [r3]
 800ae70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ae74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	3308      	adds	r3, #8
 800ae86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ae8a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ae8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae9a:	e841 2300 	strex	r3, r2, [r1]
 800ae9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aea2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d1d9      	bne.n	800ae5e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d017      	beq.n	800aee4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aeba:	4a15      	ldr	r2, [pc, #84]	@ (800af10 <HAL_UART_IRQHandler+0x2c0>)
 800aebc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aec4:	4618      	mov	r0, r3
 800aec6:	f7f9 fbff 	bl	80046c8 <HAL_DMA_Abort_IT>
 800aeca:	4603      	mov	r3, r0
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d019      	beq.n	800af04 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800aede:	4610      	mov	r0, r2
 800aee0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aee2:	e00f      	b.n	800af04 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f000 fa89 	bl	800b3fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeea:	e00b      	b.n	800af04 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f000 fa85 	bl	800b3fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aef2:	e007      	b.n	800af04 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 fa81 	bl	800b3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2200      	movs	r2, #0
 800aefe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800af02:	e26f      	b.n	800b3e4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af04:	bf00      	nop
    return;
 800af06:	e26d      	b.n	800b3e4 <HAL_UART_IRQHandler+0x794>
 800af08:	10000001 	.word	0x10000001
 800af0c:	04000120 	.word	0x04000120
 800af10:	0800c57d 	.word	0x0800c57d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af18:	2b01      	cmp	r3, #1
 800af1a:	f040 8203 	bne.w	800b324 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800af1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af22:	f003 0310 	and.w	r3, r3, #16
 800af26:	2b00      	cmp	r3, #0
 800af28:	f000 81fc 	beq.w	800b324 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800af2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af30:	f003 0310 	and.w	r3, r3, #16
 800af34:	2b00      	cmp	r3, #0
 800af36:	f000 81f5 	beq.w	800b324 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	2210      	movs	r2, #16
 800af40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af4c:	2b40      	cmp	r3, #64	@ 0x40
 800af4e:	f040 816d 	bne.w	800b22c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4aa4      	ldr	r2, [pc, #656]	@ (800b1ec <HAL_UART_IRQHandler+0x59c>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d068      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4aa1      	ldr	r2, [pc, #644]	@ (800b1f0 <HAL_UART_IRQHandler+0x5a0>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d061      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	4a9f      	ldr	r2, [pc, #636]	@ (800b1f4 <HAL_UART_IRQHandler+0x5a4>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d05a      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4a9c      	ldr	r2, [pc, #624]	@ (800b1f8 <HAL_UART_IRQHandler+0x5a8>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d053      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	4a9a      	ldr	r2, [pc, #616]	@ (800b1fc <HAL_UART_IRQHandler+0x5ac>)
 800af94:	4293      	cmp	r3, r2
 800af96:	d04c      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4a97      	ldr	r2, [pc, #604]	@ (800b200 <HAL_UART_IRQHandler+0x5b0>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d045      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a95      	ldr	r2, [pc, #596]	@ (800b204 <HAL_UART_IRQHandler+0x5b4>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d03e      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a92      	ldr	r2, [pc, #584]	@ (800b208 <HAL_UART_IRQHandler+0x5b8>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d037      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	4a90      	ldr	r2, [pc, #576]	@ (800b20c <HAL_UART_IRQHandler+0x5bc>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d030      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a8d      	ldr	r2, [pc, #564]	@ (800b210 <HAL_UART_IRQHandler+0x5c0>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d029      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a8b      	ldr	r2, [pc, #556]	@ (800b214 <HAL_UART_IRQHandler+0x5c4>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d022      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a88      	ldr	r2, [pc, #544]	@ (800b218 <HAL_UART_IRQHandler+0x5c8>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d01b      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a86      	ldr	r2, [pc, #536]	@ (800b21c <HAL_UART_IRQHandler+0x5cc>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d014      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4a83      	ldr	r2, [pc, #524]	@ (800b220 <HAL_UART_IRQHandler+0x5d0>)
 800b012:	4293      	cmp	r3, r2
 800b014:	d00d      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a81      	ldr	r2, [pc, #516]	@ (800b224 <HAL_UART_IRQHandler+0x5d4>)
 800b020:	4293      	cmp	r3, r2
 800b022:	d006      	beq.n	800b032 <HAL_UART_IRQHandler+0x3e2>
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	4a7e      	ldr	r2, [pc, #504]	@ (800b228 <HAL_UART_IRQHandler+0x5d8>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d106      	bne.n	800b040 <HAL_UART_IRQHandler+0x3f0>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	e005      	b.n	800b04c <HAL_UART_IRQHandler+0x3fc>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b050:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 80ad 	beq.w	800b1b4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b060:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b064:	429a      	cmp	r2, r3
 800b066:	f080 80a5 	bcs.w	800b1b4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b070:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b07a:	69db      	ldr	r3, [r3, #28]
 800b07c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b080:	f000 8087 	beq.w	800b192 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b08c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b090:	e853 3f00 	ldrex	r3, [r3]
 800b094:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b098:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b09c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b0a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b0ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b0b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b0ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b0be:	e841 2300 	strex	r3, r2, [r1]
 800b0c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b0c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1da      	bne.n	800b084 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	3308      	adds	r3, #8
 800b0d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0d8:	e853 3f00 	ldrex	r3, [r3]
 800b0dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b0de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b0e0:	f023 0301 	bic.w	r3, r3, #1
 800b0e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	3308      	adds	r3, #8
 800b0ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b0f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b0f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b0fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b0fe:	e841 2300 	strex	r3, r2, [r1]
 800b102:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b104:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1e1      	bne.n	800b0ce <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	3308      	adds	r3, #8
 800b110:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b112:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b114:	e853 3f00 	ldrex	r3, [r3]
 800b118:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b11a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b11c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b120:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	3308      	adds	r3, #8
 800b12a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b12e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b130:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b132:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b134:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b136:	e841 2300 	strex	r3, r2, [r1]
 800b13a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b13c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1e3      	bne.n	800b10a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2220      	movs	r2, #32
 800b146:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b158:	e853 3f00 	ldrex	r3, [r3]
 800b15c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b15e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b160:	f023 0310 	bic.w	r3, r3, #16
 800b164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	461a      	mov	r2, r3
 800b16e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b172:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b174:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b176:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b178:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b17a:	e841 2300 	strex	r3, r2, [r1]
 800b17e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b180:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1e4      	bne.n	800b150 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b18c:	4618      	mov	r0, r3
 800b18e:	f7f8 ff7d 	bl	800408c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2202      	movs	r2, #2
 800b196:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	1ad3      	subs	r3, r2, r3
 800b1a8:	b29b      	uxth	r3, r3
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f000 f92f 	bl	800b410 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b1b2:	e119      	b.n	800b3e8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	f040 8112 	bne.w	800b3e8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1ca:	69db      	ldr	r3, [r3, #28]
 800b1cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b1d0:	f040 810a 	bne.w	800b3e8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2202      	movs	r2, #2
 800b1d8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f000 f914 	bl	800b410 <HAL_UARTEx_RxEventCallback>
      return;
 800b1e8:	e0fe      	b.n	800b3e8 <HAL_UART_IRQHandler+0x798>
 800b1ea:	bf00      	nop
 800b1ec:	40020010 	.word	0x40020010
 800b1f0:	40020028 	.word	0x40020028
 800b1f4:	40020040 	.word	0x40020040
 800b1f8:	40020058 	.word	0x40020058
 800b1fc:	40020070 	.word	0x40020070
 800b200:	40020088 	.word	0x40020088
 800b204:	400200a0 	.word	0x400200a0
 800b208:	400200b8 	.word	0x400200b8
 800b20c:	40020410 	.word	0x40020410
 800b210:	40020428 	.word	0x40020428
 800b214:	40020440 	.word	0x40020440
 800b218:	40020458 	.word	0x40020458
 800b21c:	40020470 	.word	0x40020470
 800b220:	40020488 	.word	0x40020488
 800b224:	400204a0 	.word	0x400204a0
 800b228:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b238:	b29b      	uxth	r3, r3
 800b23a:	1ad3      	subs	r3, r2, r3
 800b23c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b246:	b29b      	uxth	r3, r3
 800b248:	2b00      	cmp	r3, #0
 800b24a:	f000 80cf 	beq.w	800b3ec <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b24e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b252:	2b00      	cmp	r3, #0
 800b254:	f000 80ca 	beq.w	800b3ec <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b260:	e853 3f00 	ldrex	r3, [r3]
 800b264:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b268:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b26c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	461a      	mov	r2, r3
 800b276:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b27a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b27c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b27e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b280:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b282:	e841 2300 	strex	r3, r2, [r1]
 800b286:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d1e4      	bne.n	800b258 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	3308      	adds	r3, #8
 800b294:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b298:	e853 3f00 	ldrex	r3, [r3]
 800b29c:	623b      	str	r3, [r7, #32]
   return(result);
 800b29e:	6a3a      	ldr	r2, [r7, #32]
 800b2a0:	4b55      	ldr	r3, [pc, #340]	@ (800b3f8 <HAL_UART_IRQHandler+0x7a8>)
 800b2a2:	4013      	ands	r3, r2
 800b2a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	3308      	adds	r3, #8
 800b2ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b2b2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b2b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b2b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2ba:	e841 2300 	strex	r3, r2, [r1]
 800b2be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d1e3      	bne.n	800b28e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2220      	movs	r2, #32
 800b2ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	e853 3f00 	ldrex	r3, [r3]
 800b2e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f023 0310 	bic.w	r3, r3, #16
 800b2ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b2fc:	61fb      	str	r3, [r7, #28]
 800b2fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b300:	69b9      	ldr	r1, [r7, #24]
 800b302:	69fa      	ldr	r2, [r7, #28]
 800b304:	e841 2300 	strex	r3, r2, [r1]
 800b308:	617b      	str	r3, [r7, #20]
   return(result);
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e4      	bne.n	800b2da <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2202      	movs	r2, #2
 800b314:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b316:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b31a:	4619      	mov	r1, r3
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f000 f877 	bl	800b410 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b322:	e063      	b.n	800b3ec <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00e      	beq.n	800b34e <HAL_UART_IRQHandler+0x6fe>
 800b330:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b334:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d008      	beq.n	800b34e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b344:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f002 f818 	bl	800d37c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b34c:	e051      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b34e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b356:	2b00      	cmp	r3, #0
 800b358:	d014      	beq.n	800b384 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b35a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b35e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b362:	2b00      	cmp	r3, #0
 800b364:	d105      	bne.n	800b372 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b36a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d008      	beq.n	800b384 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b376:	2b00      	cmp	r3, #0
 800b378:	d03a      	beq.n	800b3f0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	4798      	blx	r3
    }
    return;
 800b382:	e035      	b.n	800b3f0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d009      	beq.n	800b3a4 <HAL_UART_IRQHandler+0x754>
 800b390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d003      	beq.n	800b3a4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f001 faa1 	bl	800c8e4 <UART_EndTransmit_IT>
    return;
 800b3a2:	e026      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b3a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d009      	beq.n	800b3c4 <HAL_UART_IRQHandler+0x774>
 800b3b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d003      	beq.n	800b3c4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f001 fff1 	bl	800d3a4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b3c2:	e016      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b3c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d010      	beq.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
 800b3d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	da0c      	bge.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b3d8:	6878      	ldr	r0, [r7, #4]
 800b3da:	f001 ffd9 	bl	800d390 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b3de:	e008      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b3e0:	bf00      	nop
 800b3e2:	e006      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b3e4:	bf00      	nop
 800b3e6:	e004      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b3e8:	bf00      	nop
 800b3ea:	e002      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800b3ec:	bf00      	nop
 800b3ee:	e000      	b.n	800b3f2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800b3f0:	bf00      	nop
  }
}
 800b3f2:	37e8      	adds	r7, #232	@ 0xe8
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}
 800b3f8:	effffffe 	.word	0xeffffffe

0800b3fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b404:	bf00      	nop
 800b406:	370c      	adds	r7, #12
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr

0800b410 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
 800b418:	460b      	mov	r3, r1
 800b41a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b41c:	bf00      	nop
 800b41e:	370c      	adds	r7, #12
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr

0800b428 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b42c:	b092      	sub	sp, #72	@ 0x48
 800b42e:	af00      	add	r7, sp, #0
 800b430:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	689a      	ldr	r2, [r3, #8]
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	431a      	orrs	r2, r3
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	695b      	ldr	r3, [r3, #20]
 800b446:	431a      	orrs	r2, r3
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	69db      	ldr	r3, [r3, #28]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	681a      	ldr	r2, [r3, #0]
 800b456:	4bbe      	ldr	r3, [pc, #760]	@ (800b750 <UART_SetConfig+0x328>)
 800b458:	4013      	ands	r3, r2
 800b45a:	697a      	ldr	r2, [r7, #20]
 800b45c:	6812      	ldr	r2, [r2, #0]
 800b45e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b460:	430b      	orrs	r3, r1
 800b462:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	68da      	ldr	r2, [r3, #12]
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	430a      	orrs	r2, r1
 800b478:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	699b      	ldr	r3, [r3, #24]
 800b47e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	4ab3      	ldr	r2, [pc, #716]	@ (800b754 <UART_SetConfig+0x32c>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d004      	beq.n	800b494 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	6a1b      	ldr	r3, [r3, #32]
 800b48e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b490:	4313      	orrs	r3, r2
 800b492:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	689a      	ldr	r2, [r3, #8]
 800b49a:	4baf      	ldr	r3, [pc, #700]	@ (800b758 <UART_SetConfig+0x330>)
 800b49c:	4013      	ands	r3, r2
 800b49e:	697a      	ldr	r2, [r7, #20]
 800b4a0:	6812      	ldr	r2, [r2, #0]
 800b4a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4a4:	430b      	orrs	r3, r1
 800b4a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4ae:	f023 010f 	bic.w	r1, r3, #15
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	430a      	orrs	r2, r1
 800b4bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4be:	697b      	ldr	r3, [r7, #20]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	4aa6      	ldr	r2, [pc, #664]	@ (800b75c <UART_SetConfig+0x334>)
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d177      	bne.n	800b5b8 <UART_SetConfig+0x190>
 800b4c8:	4ba5      	ldr	r3, [pc, #660]	@ (800b760 <UART_SetConfig+0x338>)
 800b4ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b4d0:	2b28      	cmp	r3, #40	@ 0x28
 800b4d2:	d86d      	bhi.n	800b5b0 <UART_SetConfig+0x188>
 800b4d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b4dc <UART_SetConfig+0xb4>)
 800b4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4da:	bf00      	nop
 800b4dc:	0800b581 	.word	0x0800b581
 800b4e0:	0800b5b1 	.word	0x0800b5b1
 800b4e4:	0800b5b1 	.word	0x0800b5b1
 800b4e8:	0800b5b1 	.word	0x0800b5b1
 800b4ec:	0800b5b1 	.word	0x0800b5b1
 800b4f0:	0800b5b1 	.word	0x0800b5b1
 800b4f4:	0800b5b1 	.word	0x0800b5b1
 800b4f8:	0800b5b1 	.word	0x0800b5b1
 800b4fc:	0800b589 	.word	0x0800b589
 800b500:	0800b5b1 	.word	0x0800b5b1
 800b504:	0800b5b1 	.word	0x0800b5b1
 800b508:	0800b5b1 	.word	0x0800b5b1
 800b50c:	0800b5b1 	.word	0x0800b5b1
 800b510:	0800b5b1 	.word	0x0800b5b1
 800b514:	0800b5b1 	.word	0x0800b5b1
 800b518:	0800b5b1 	.word	0x0800b5b1
 800b51c:	0800b591 	.word	0x0800b591
 800b520:	0800b5b1 	.word	0x0800b5b1
 800b524:	0800b5b1 	.word	0x0800b5b1
 800b528:	0800b5b1 	.word	0x0800b5b1
 800b52c:	0800b5b1 	.word	0x0800b5b1
 800b530:	0800b5b1 	.word	0x0800b5b1
 800b534:	0800b5b1 	.word	0x0800b5b1
 800b538:	0800b5b1 	.word	0x0800b5b1
 800b53c:	0800b599 	.word	0x0800b599
 800b540:	0800b5b1 	.word	0x0800b5b1
 800b544:	0800b5b1 	.word	0x0800b5b1
 800b548:	0800b5b1 	.word	0x0800b5b1
 800b54c:	0800b5b1 	.word	0x0800b5b1
 800b550:	0800b5b1 	.word	0x0800b5b1
 800b554:	0800b5b1 	.word	0x0800b5b1
 800b558:	0800b5b1 	.word	0x0800b5b1
 800b55c:	0800b5a1 	.word	0x0800b5a1
 800b560:	0800b5b1 	.word	0x0800b5b1
 800b564:	0800b5b1 	.word	0x0800b5b1
 800b568:	0800b5b1 	.word	0x0800b5b1
 800b56c:	0800b5b1 	.word	0x0800b5b1
 800b570:	0800b5b1 	.word	0x0800b5b1
 800b574:	0800b5b1 	.word	0x0800b5b1
 800b578:	0800b5b1 	.word	0x0800b5b1
 800b57c:	0800b5a9 	.word	0x0800b5a9
 800b580:	2301      	movs	r3, #1
 800b582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b586:	e222      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b588:	2304      	movs	r3, #4
 800b58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b58e:	e21e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b590:	2308      	movs	r3, #8
 800b592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b596:	e21a      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b598:	2310      	movs	r3, #16
 800b59a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59e:	e216      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b5a0:	2320      	movs	r3, #32
 800b5a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a6:	e212      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b5a8:	2340      	movs	r3, #64	@ 0x40
 800b5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ae:	e20e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b5b0:	2380      	movs	r3, #128	@ 0x80
 800b5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b6:	e20a      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a69      	ldr	r2, [pc, #420]	@ (800b764 <UART_SetConfig+0x33c>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d130      	bne.n	800b624 <UART_SetConfig+0x1fc>
 800b5c2:	4b67      	ldr	r3, [pc, #412]	@ (800b760 <UART_SetConfig+0x338>)
 800b5c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5c6:	f003 0307 	and.w	r3, r3, #7
 800b5ca:	2b05      	cmp	r3, #5
 800b5cc:	d826      	bhi.n	800b61c <UART_SetConfig+0x1f4>
 800b5ce:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d4 <UART_SetConfig+0x1ac>)
 800b5d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d4:	0800b5ed 	.word	0x0800b5ed
 800b5d8:	0800b5f5 	.word	0x0800b5f5
 800b5dc:	0800b5fd 	.word	0x0800b5fd
 800b5e0:	0800b605 	.word	0x0800b605
 800b5e4:	0800b60d 	.word	0x0800b60d
 800b5e8:	0800b615 	.word	0x0800b615
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f2:	e1ec      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b5f4:	2304      	movs	r3, #4
 800b5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5fa:	e1e8      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b5fc:	2308      	movs	r3, #8
 800b5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b602:	e1e4      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b604:	2310      	movs	r3, #16
 800b606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b60a:	e1e0      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b60c:	2320      	movs	r3, #32
 800b60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b612:	e1dc      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b614:	2340      	movs	r3, #64	@ 0x40
 800b616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61a:	e1d8      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b61c:	2380      	movs	r3, #128	@ 0x80
 800b61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b622:	e1d4      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a4f      	ldr	r2, [pc, #316]	@ (800b768 <UART_SetConfig+0x340>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d130      	bne.n	800b690 <UART_SetConfig+0x268>
 800b62e:	4b4c      	ldr	r3, [pc, #304]	@ (800b760 <UART_SetConfig+0x338>)
 800b630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b632:	f003 0307 	and.w	r3, r3, #7
 800b636:	2b05      	cmp	r3, #5
 800b638:	d826      	bhi.n	800b688 <UART_SetConfig+0x260>
 800b63a:	a201      	add	r2, pc, #4	@ (adr r2, 800b640 <UART_SetConfig+0x218>)
 800b63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b640:	0800b659 	.word	0x0800b659
 800b644:	0800b661 	.word	0x0800b661
 800b648:	0800b669 	.word	0x0800b669
 800b64c:	0800b671 	.word	0x0800b671
 800b650:	0800b679 	.word	0x0800b679
 800b654:	0800b681 	.word	0x0800b681
 800b658:	2300      	movs	r3, #0
 800b65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65e:	e1b6      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b660:	2304      	movs	r3, #4
 800b662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b666:	e1b2      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b668:	2308      	movs	r3, #8
 800b66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b66e:	e1ae      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b670:	2310      	movs	r3, #16
 800b672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b676:	e1aa      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b678:	2320      	movs	r3, #32
 800b67a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b67e:	e1a6      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b680:	2340      	movs	r3, #64	@ 0x40
 800b682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b686:	e1a2      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b688:	2380      	movs	r3, #128	@ 0x80
 800b68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b68e:	e19e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4a35      	ldr	r2, [pc, #212]	@ (800b76c <UART_SetConfig+0x344>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d130      	bne.n	800b6fc <UART_SetConfig+0x2d4>
 800b69a:	4b31      	ldr	r3, [pc, #196]	@ (800b760 <UART_SetConfig+0x338>)
 800b69c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b69e:	f003 0307 	and.w	r3, r3, #7
 800b6a2:	2b05      	cmp	r3, #5
 800b6a4:	d826      	bhi.n	800b6f4 <UART_SetConfig+0x2cc>
 800b6a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b6ac <UART_SetConfig+0x284>)
 800b6a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ac:	0800b6c5 	.word	0x0800b6c5
 800b6b0:	0800b6cd 	.word	0x0800b6cd
 800b6b4:	0800b6d5 	.word	0x0800b6d5
 800b6b8:	0800b6dd 	.word	0x0800b6dd
 800b6bc:	0800b6e5 	.word	0x0800b6e5
 800b6c0:	0800b6ed 	.word	0x0800b6ed
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ca:	e180      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6cc:	2304      	movs	r3, #4
 800b6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6d2:	e17c      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6d4:	2308      	movs	r3, #8
 800b6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6da:	e178      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6dc:	2310      	movs	r3, #16
 800b6de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e2:	e174      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6e4:	2320      	movs	r3, #32
 800b6e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ea:	e170      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6ec:	2340      	movs	r3, #64	@ 0x40
 800b6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f2:	e16c      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6f4:	2380      	movs	r3, #128	@ 0x80
 800b6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6fa:	e168      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a1b      	ldr	r2, [pc, #108]	@ (800b770 <UART_SetConfig+0x348>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d142      	bne.n	800b78c <UART_SetConfig+0x364>
 800b706:	4b16      	ldr	r3, [pc, #88]	@ (800b760 <UART_SetConfig+0x338>)
 800b708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b70a:	f003 0307 	and.w	r3, r3, #7
 800b70e:	2b05      	cmp	r3, #5
 800b710:	d838      	bhi.n	800b784 <UART_SetConfig+0x35c>
 800b712:	a201      	add	r2, pc, #4	@ (adr r2, 800b718 <UART_SetConfig+0x2f0>)
 800b714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b718:	0800b731 	.word	0x0800b731
 800b71c:	0800b739 	.word	0x0800b739
 800b720:	0800b741 	.word	0x0800b741
 800b724:	0800b749 	.word	0x0800b749
 800b728:	0800b775 	.word	0x0800b775
 800b72c:	0800b77d 	.word	0x0800b77d
 800b730:	2300      	movs	r3, #0
 800b732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b736:	e14a      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b738:	2304      	movs	r3, #4
 800b73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73e:	e146      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b740:	2308      	movs	r3, #8
 800b742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b746:	e142      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b748:	2310      	movs	r3, #16
 800b74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74e:	e13e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b750:	cfff69f3 	.word	0xcfff69f3
 800b754:	58000c00 	.word	0x58000c00
 800b758:	11fff4ff 	.word	0x11fff4ff
 800b75c:	40011000 	.word	0x40011000
 800b760:	58024400 	.word	0x58024400
 800b764:	40004400 	.word	0x40004400
 800b768:	40004800 	.word	0x40004800
 800b76c:	40004c00 	.word	0x40004c00
 800b770:	40005000 	.word	0x40005000
 800b774:	2320      	movs	r3, #32
 800b776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b77a:	e128      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b77c:	2340      	movs	r3, #64	@ 0x40
 800b77e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b782:	e124      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b784:	2380      	movs	r3, #128	@ 0x80
 800b786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b78a:	e120      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	4acb      	ldr	r2, [pc, #812]	@ (800bac0 <UART_SetConfig+0x698>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d176      	bne.n	800b884 <UART_SetConfig+0x45c>
 800b796:	4bcb      	ldr	r3, [pc, #812]	@ (800bac4 <UART_SetConfig+0x69c>)
 800b798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b79a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b79e:	2b28      	cmp	r3, #40	@ 0x28
 800b7a0:	d86c      	bhi.n	800b87c <UART_SetConfig+0x454>
 800b7a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b7a8 <UART_SetConfig+0x380>)
 800b7a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7a8:	0800b84d 	.word	0x0800b84d
 800b7ac:	0800b87d 	.word	0x0800b87d
 800b7b0:	0800b87d 	.word	0x0800b87d
 800b7b4:	0800b87d 	.word	0x0800b87d
 800b7b8:	0800b87d 	.word	0x0800b87d
 800b7bc:	0800b87d 	.word	0x0800b87d
 800b7c0:	0800b87d 	.word	0x0800b87d
 800b7c4:	0800b87d 	.word	0x0800b87d
 800b7c8:	0800b855 	.word	0x0800b855
 800b7cc:	0800b87d 	.word	0x0800b87d
 800b7d0:	0800b87d 	.word	0x0800b87d
 800b7d4:	0800b87d 	.word	0x0800b87d
 800b7d8:	0800b87d 	.word	0x0800b87d
 800b7dc:	0800b87d 	.word	0x0800b87d
 800b7e0:	0800b87d 	.word	0x0800b87d
 800b7e4:	0800b87d 	.word	0x0800b87d
 800b7e8:	0800b85d 	.word	0x0800b85d
 800b7ec:	0800b87d 	.word	0x0800b87d
 800b7f0:	0800b87d 	.word	0x0800b87d
 800b7f4:	0800b87d 	.word	0x0800b87d
 800b7f8:	0800b87d 	.word	0x0800b87d
 800b7fc:	0800b87d 	.word	0x0800b87d
 800b800:	0800b87d 	.word	0x0800b87d
 800b804:	0800b87d 	.word	0x0800b87d
 800b808:	0800b865 	.word	0x0800b865
 800b80c:	0800b87d 	.word	0x0800b87d
 800b810:	0800b87d 	.word	0x0800b87d
 800b814:	0800b87d 	.word	0x0800b87d
 800b818:	0800b87d 	.word	0x0800b87d
 800b81c:	0800b87d 	.word	0x0800b87d
 800b820:	0800b87d 	.word	0x0800b87d
 800b824:	0800b87d 	.word	0x0800b87d
 800b828:	0800b86d 	.word	0x0800b86d
 800b82c:	0800b87d 	.word	0x0800b87d
 800b830:	0800b87d 	.word	0x0800b87d
 800b834:	0800b87d 	.word	0x0800b87d
 800b838:	0800b87d 	.word	0x0800b87d
 800b83c:	0800b87d 	.word	0x0800b87d
 800b840:	0800b87d 	.word	0x0800b87d
 800b844:	0800b87d 	.word	0x0800b87d
 800b848:	0800b875 	.word	0x0800b875
 800b84c:	2301      	movs	r3, #1
 800b84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b852:	e0bc      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b854:	2304      	movs	r3, #4
 800b856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b85a:	e0b8      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b85c:	2308      	movs	r3, #8
 800b85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b862:	e0b4      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b864:	2310      	movs	r3, #16
 800b866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b86a:	e0b0      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b86c:	2320      	movs	r3, #32
 800b86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b872:	e0ac      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b874:	2340      	movs	r3, #64	@ 0x40
 800b876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b87a:	e0a8      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b87c:	2380      	movs	r3, #128	@ 0x80
 800b87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b882:	e0a4      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	4a8f      	ldr	r2, [pc, #572]	@ (800bac8 <UART_SetConfig+0x6a0>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d130      	bne.n	800b8f0 <UART_SetConfig+0x4c8>
 800b88e:	4b8d      	ldr	r3, [pc, #564]	@ (800bac4 <UART_SetConfig+0x69c>)
 800b890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b892:	f003 0307 	and.w	r3, r3, #7
 800b896:	2b05      	cmp	r3, #5
 800b898:	d826      	bhi.n	800b8e8 <UART_SetConfig+0x4c0>
 800b89a:	a201      	add	r2, pc, #4	@ (adr r2, 800b8a0 <UART_SetConfig+0x478>)
 800b89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a0:	0800b8b9 	.word	0x0800b8b9
 800b8a4:	0800b8c1 	.word	0x0800b8c1
 800b8a8:	0800b8c9 	.word	0x0800b8c9
 800b8ac:	0800b8d1 	.word	0x0800b8d1
 800b8b0:	0800b8d9 	.word	0x0800b8d9
 800b8b4:	0800b8e1 	.word	0x0800b8e1
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8be:	e086      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8c0:	2304      	movs	r3, #4
 800b8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c6:	e082      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8c8:	2308      	movs	r3, #8
 800b8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ce:	e07e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8d0:	2310      	movs	r3, #16
 800b8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8d6:	e07a      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8d8:	2320      	movs	r3, #32
 800b8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8de:	e076      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8e0:	2340      	movs	r3, #64	@ 0x40
 800b8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8e6:	e072      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8e8:	2380      	movs	r3, #128	@ 0x80
 800b8ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ee:	e06e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	4a75      	ldr	r2, [pc, #468]	@ (800bacc <UART_SetConfig+0x6a4>)
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	d130      	bne.n	800b95c <UART_SetConfig+0x534>
 800b8fa:	4b72      	ldr	r3, [pc, #456]	@ (800bac4 <UART_SetConfig+0x69c>)
 800b8fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8fe:	f003 0307 	and.w	r3, r3, #7
 800b902:	2b05      	cmp	r3, #5
 800b904:	d826      	bhi.n	800b954 <UART_SetConfig+0x52c>
 800b906:	a201      	add	r2, pc, #4	@ (adr r2, 800b90c <UART_SetConfig+0x4e4>)
 800b908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b90c:	0800b925 	.word	0x0800b925
 800b910:	0800b92d 	.word	0x0800b92d
 800b914:	0800b935 	.word	0x0800b935
 800b918:	0800b93d 	.word	0x0800b93d
 800b91c:	0800b945 	.word	0x0800b945
 800b920:	0800b94d 	.word	0x0800b94d
 800b924:	2300      	movs	r3, #0
 800b926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92a:	e050      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b92c:	2304      	movs	r3, #4
 800b92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b932:	e04c      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b934:	2308      	movs	r3, #8
 800b936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b93a:	e048      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b93c:	2310      	movs	r3, #16
 800b93e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b942:	e044      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b944:	2320      	movs	r3, #32
 800b946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b94a:	e040      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b94c:	2340      	movs	r3, #64	@ 0x40
 800b94e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b952:	e03c      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b954:	2380      	movs	r3, #128	@ 0x80
 800b956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b95a:	e038      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	4a5b      	ldr	r2, [pc, #364]	@ (800bad0 <UART_SetConfig+0x6a8>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d130      	bne.n	800b9c8 <UART_SetConfig+0x5a0>
 800b966:	4b57      	ldr	r3, [pc, #348]	@ (800bac4 <UART_SetConfig+0x69c>)
 800b968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b96a:	f003 0307 	and.w	r3, r3, #7
 800b96e:	2b05      	cmp	r3, #5
 800b970:	d826      	bhi.n	800b9c0 <UART_SetConfig+0x598>
 800b972:	a201      	add	r2, pc, #4	@ (adr r2, 800b978 <UART_SetConfig+0x550>)
 800b974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b978:	0800b991 	.word	0x0800b991
 800b97c:	0800b999 	.word	0x0800b999
 800b980:	0800b9a1 	.word	0x0800b9a1
 800b984:	0800b9a9 	.word	0x0800b9a9
 800b988:	0800b9b1 	.word	0x0800b9b1
 800b98c:	0800b9b9 	.word	0x0800b9b9
 800b990:	2302      	movs	r3, #2
 800b992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b996:	e01a      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b998:	2304      	movs	r3, #4
 800b99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99e:	e016      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b9a0:	2308      	movs	r3, #8
 800b9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9a6:	e012      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b9a8:	2310      	movs	r3, #16
 800b9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ae:	e00e      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b9b0:	2320      	movs	r3, #32
 800b9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b6:	e00a      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b9b8:	2340      	movs	r3, #64	@ 0x40
 800b9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9be:	e006      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b9c0:	2380      	movs	r3, #128	@ 0x80
 800b9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9c6:	e002      	b.n	800b9ce <UART_SetConfig+0x5a6>
 800b9c8:	2380      	movs	r3, #128	@ 0x80
 800b9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4a3f      	ldr	r2, [pc, #252]	@ (800bad0 <UART_SetConfig+0x6a8>)
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	f040 80f8 	bne.w	800bbca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b9da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b9de:	2b20      	cmp	r3, #32
 800b9e0:	dc46      	bgt.n	800ba70 <UART_SetConfig+0x648>
 800b9e2:	2b02      	cmp	r3, #2
 800b9e4:	f2c0 8082 	blt.w	800baec <UART_SetConfig+0x6c4>
 800b9e8:	3b02      	subs	r3, #2
 800b9ea:	2b1e      	cmp	r3, #30
 800b9ec:	d87e      	bhi.n	800baec <UART_SetConfig+0x6c4>
 800b9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b9f4 <UART_SetConfig+0x5cc>)
 800b9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9f4:	0800ba77 	.word	0x0800ba77
 800b9f8:	0800baed 	.word	0x0800baed
 800b9fc:	0800ba7f 	.word	0x0800ba7f
 800ba00:	0800baed 	.word	0x0800baed
 800ba04:	0800baed 	.word	0x0800baed
 800ba08:	0800baed 	.word	0x0800baed
 800ba0c:	0800ba8f 	.word	0x0800ba8f
 800ba10:	0800baed 	.word	0x0800baed
 800ba14:	0800baed 	.word	0x0800baed
 800ba18:	0800baed 	.word	0x0800baed
 800ba1c:	0800baed 	.word	0x0800baed
 800ba20:	0800baed 	.word	0x0800baed
 800ba24:	0800baed 	.word	0x0800baed
 800ba28:	0800baed 	.word	0x0800baed
 800ba2c:	0800ba9f 	.word	0x0800ba9f
 800ba30:	0800baed 	.word	0x0800baed
 800ba34:	0800baed 	.word	0x0800baed
 800ba38:	0800baed 	.word	0x0800baed
 800ba3c:	0800baed 	.word	0x0800baed
 800ba40:	0800baed 	.word	0x0800baed
 800ba44:	0800baed 	.word	0x0800baed
 800ba48:	0800baed 	.word	0x0800baed
 800ba4c:	0800baed 	.word	0x0800baed
 800ba50:	0800baed 	.word	0x0800baed
 800ba54:	0800baed 	.word	0x0800baed
 800ba58:	0800baed 	.word	0x0800baed
 800ba5c:	0800baed 	.word	0x0800baed
 800ba60:	0800baed 	.word	0x0800baed
 800ba64:	0800baed 	.word	0x0800baed
 800ba68:	0800baed 	.word	0x0800baed
 800ba6c:	0800badf 	.word	0x0800badf
 800ba70:	2b40      	cmp	r3, #64	@ 0x40
 800ba72:	d037      	beq.n	800bae4 <UART_SetConfig+0x6bc>
 800ba74:	e03a      	b.n	800baec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ba76:	f7fc fb35 	bl	80080e4 <HAL_RCCEx_GetD3PCLK1Freq>
 800ba7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ba7c:	e03c      	b.n	800baf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ba82:	4618      	mov	r0, r3
 800ba84:	f7fc fb44 	bl	8008110 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ba88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba8c:	e034      	b.n	800baf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba8e:	f107 0318 	add.w	r3, r7, #24
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7fc fc90 	bl	80083b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba98:	69fb      	ldr	r3, [r7, #28]
 800ba9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba9c:	e02c      	b.n	800baf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba9e:	4b09      	ldr	r3, [pc, #36]	@ (800bac4 <UART_SetConfig+0x69c>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 0320 	and.w	r3, r3, #32
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d016      	beq.n	800bad8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800baaa:	4b06      	ldr	r3, [pc, #24]	@ (800bac4 <UART_SetConfig+0x69c>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	08db      	lsrs	r3, r3, #3
 800bab0:	f003 0303 	and.w	r3, r3, #3
 800bab4:	4a07      	ldr	r2, [pc, #28]	@ (800bad4 <UART_SetConfig+0x6ac>)
 800bab6:	fa22 f303 	lsr.w	r3, r2, r3
 800baba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800babc:	e01c      	b.n	800baf8 <UART_SetConfig+0x6d0>
 800babe:	bf00      	nop
 800bac0:	40011400 	.word	0x40011400
 800bac4:	58024400 	.word	0x58024400
 800bac8:	40007800 	.word	0x40007800
 800bacc:	40007c00 	.word	0x40007c00
 800bad0:	58000c00 	.word	0x58000c00
 800bad4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800bad8:	4b9d      	ldr	r3, [pc, #628]	@ (800bd50 <UART_SetConfig+0x928>)
 800bada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800badc:	e00c      	b.n	800baf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bade:	4b9d      	ldr	r3, [pc, #628]	@ (800bd54 <UART_SetConfig+0x92c>)
 800bae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bae2:	e009      	b.n	800baf8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bae4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800baea:	e005      	b.n	800baf8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800baec:	2300      	movs	r3, #0
 800baee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800baf0:	2301      	movs	r3, #1
 800baf2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800baf6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800baf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	f000 81de 	beq.w	800bebc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb04:	4a94      	ldr	r2, [pc, #592]	@ (800bd58 <UART_SetConfig+0x930>)
 800bb06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb0e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb12:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	685a      	ldr	r2, [r3, #4]
 800bb18:	4613      	mov	r3, r2
 800bb1a:	005b      	lsls	r3, r3, #1
 800bb1c:	4413      	add	r3, r2
 800bb1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d305      	bcc.n	800bb30 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d903      	bls.n	800bb38 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800bb30:	2301      	movs	r3, #1
 800bb32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb36:	e1c1      	b.n	800bebc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	60bb      	str	r3, [r7, #8]
 800bb3e:	60fa      	str	r2, [r7, #12]
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb44:	4a84      	ldr	r2, [pc, #528]	@ (800bd58 <UART_SetConfig+0x930>)
 800bb46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	603b      	str	r3, [r7, #0]
 800bb50:	607a      	str	r2, [r7, #4]
 800bb52:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bb5a:	f7f4 fc19 	bl	8000390 <__aeabi_uldivmod>
 800bb5e:	4602      	mov	r2, r0
 800bb60:	460b      	mov	r3, r1
 800bb62:	4610      	mov	r0, r2
 800bb64:	4619      	mov	r1, r3
 800bb66:	f04f 0200 	mov.w	r2, #0
 800bb6a:	f04f 0300 	mov.w	r3, #0
 800bb6e:	020b      	lsls	r3, r1, #8
 800bb70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bb74:	0202      	lsls	r2, r0, #8
 800bb76:	6979      	ldr	r1, [r7, #20]
 800bb78:	6849      	ldr	r1, [r1, #4]
 800bb7a:	0849      	lsrs	r1, r1, #1
 800bb7c:	2000      	movs	r0, #0
 800bb7e:	460c      	mov	r4, r1
 800bb80:	4605      	mov	r5, r0
 800bb82:	eb12 0804 	adds.w	r8, r2, r4
 800bb86:	eb43 0905 	adc.w	r9, r3, r5
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	469a      	mov	sl, r3
 800bb92:	4693      	mov	fp, r2
 800bb94:	4652      	mov	r2, sl
 800bb96:	465b      	mov	r3, fp
 800bb98:	4640      	mov	r0, r8
 800bb9a:	4649      	mov	r1, r9
 800bb9c:	f7f4 fbf8 	bl	8000390 <__aeabi_uldivmod>
 800bba0:	4602      	mov	r2, r0
 800bba2:	460b      	mov	r3, r1
 800bba4:	4613      	mov	r3, r2
 800bba6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbae:	d308      	bcc.n	800bbc2 <UART_SetConfig+0x79a>
 800bbb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bbb6:	d204      	bcs.n	800bbc2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bbbe:	60da      	str	r2, [r3, #12]
 800bbc0:	e17c      	b.n	800bebc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bbc8:	e178      	b.n	800bebc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	69db      	ldr	r3, [r3, #28]
 800bbce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bbd2:	f040 80c5 	bne.w	800bd60 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800bbd6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbda:	2b20      	cmp	r3, #32
 800bbdc:	dc48      	bgt.n	800bc70 <UART_SetConfig+0x848>
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	db7b      	blt.n	800bcda <UART_SetConfig+0x8b2>
 800bbe2:	2b20      	cmp	r3, #32
 800bbe4:	d879      	bhi.n	800bcda <UART_SetConfig+0x8b2>
 800bbe6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbec <UART_SetConfig+0x7c4>)
 800bbe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbec:	0800bc77 	.word	0x0800bc77
 800bbf0:	0800bc7f 	.word	0x0800bc7f
 800bbf4:	0800bcdb 	.word	0x0800bcdb
 800bbf8:	0800bcdb 	.word	0x0800bcdb
 800bbfc:	0800bc87 	.word	0x0800bc87
 800bc00:	0800bcdb 	.word	0x0800bcdb
 800bc04:	0800bcdb 	.word	0x0800bcdb
 800bc08:	0800bcdb 	.word	0x0800bcdb
 800bc0c:	0800bc97 	.word	0x0800bc97
 800bc10:	0800bcdb 	.word	0x0800bcdb
 800bc14:	0800bcdb 	.word	0x0800bcdb
 800bc18:	0800bcdb 	.word	0x0800bcdb
 800bc1c:	0800bcdb 	.word	0x0800bcdb
 800bc20:	0800bcdb 	.word	0x0800bcdb
 800bc24:	0800bcdb 	.word	0x0800bcdb
 800bc28:	0800bcdb 	.word	0x0800bcdb
 800bc2c:	0800bca7 	.word	0x0800bca7
 800bc30:	0800bcdb 	.word	0x0800bcdb
 800bc34:	0800bcdb 	.word	0x0800bcdb
 800bc38:	0800bcdb 	.word	0x0800bcdb
 800bc3c:	0800bcdb 	.word	0x0800bcdb
 800bc40:	0800bcdb 	.word	0x0800bcdb
 800bc44:	0800bcdb 	.word	0x0800bcdb
 800bc48:	0800bcdb 	.word	0x0800bcdb
 800bc4c:	0800bcdb 	.word	0x0800bcdb
 800bc50:	0800bcdb 	.word	0x0800bcdb
 800bc54:	0800bcdb 	.word	0x0800bcdb
 800bc58:	0800bcdb 	.word	0x0800bcdb
 800bc5c:	0800bcdb 	.word	0x0800bcdb
 800bc60:	0800bcdb 	.word	0x0800bcdb
 800bc64:	0800bcdb 	.word	0x0800bcdb
 800bc68:	0800bcdb 	.word	0x0800bcdb
 800bc6c:	0800bccd 	.word	0x0800bccd
 800bc70:	2b40      	cmp	r3, #64	@ 0x40
 800bc72:	d02e      	beq.n	800bcd2 <UART_SetConfig+0x8aa>
 800bc74:	e031      	b.n	800bcda <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc76:	f7fa ffff 	bl	8006c78 <HAL_RCC_GetPCLK1Freq>
 800bc7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc7c:	e033      	b.n	800bce6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bc7e:	f7fb f811 	bl	8006ca4 <HAL_RCC_GetPCLK2Freq>
 800bc82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc84:	e02f      	b.n	800bce6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f7fc fa40 	bl	8008110 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bc90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc94:	e027      	b.n	800bce6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc96:	f107 0318 	add.w	r3, r7, #24
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f7fc fb8c 	bl	80083b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bca4:	e01f      	b.n	800bce6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bca6:	4b2d      	ldr	r3, [pc, #180]	@ (800bd5c <UART_SetConfig+0x934>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f003 0320 	and.w	r3, r3, #32
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d009      	beq.n	800bcc6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bcb2:	4b2a      	ldr	r3, [pc, #168]	@ (800bd5c <UART_SetConfig+0x934>)
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	08db      	lsrs	r3, r3, #3
 800bcb8:	f003 0303 	and.w	r3, r3, #3
 800bcbc:	4a24      	ldr	r2, [pc, #144]	@ (800bd50 <UART_SetConfig+0x928>)
 800bcbe:	fa22 f303 	lsr.w	r3, r2, r3
 800bcc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bcc4:	e00f      	b.n	800bce6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bcc6:	4b22      	ldr	r3, [pc, #136]	@ (800bd50 <UART_SetConfig+0x928>)
 800bcc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcca:	e00c      	b.n	800bce6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bccc:	4b21      	ldr	r3, [pc, #132]	@ (800bd54 <UART_SetConfig+0x92c>)
 800bcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd0:	e009      	b.n	800bce6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd8:	e005      	b.n	800bce6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bcde:	2301      	movs	r3, #1
 800bce0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bce4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	f000 80e7 	beq.w	800bebc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcf2:	4a19      	ldr	r2, [pc, #100]	@ (800bd58 <UART_SetConfig+0x930>)
 800bcf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcfc:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd00:	005a      	lsls	r2, r3, #1
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	085b      	lsrs	r3, r3, #1
 800bd08:	441a      	add	r2, r3
 800bd0a:	697b      	ldr	r3, [r7, #20]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd12:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd16:	2b0f      	cmp	r3, #15
 800bd18:	d916      	bls.n	800bd48 <UART_SetConfig+0x920>
 800bd1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd20:	d212      	bcs.n	800bd48 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	f023 030f 	bic.w	r3, r3, #15
 800bd2a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bd2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd2e:	085b      	lsrs	r3, r3, #1
 800bd30:	b29b      	uxth	r3, r3
 800bd32:	f003 0307 	and.w	r3, r3, #7
 800bd36:	b29a      	uxth	r2, r3
 800bd38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bd44:	60da      	str	r2, [r3, #12]
 800bd46:	e0b9      	b.n	800bebc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bd4e:	e0b5      	b.n	800bebc <UART_SetConfig+0xa94>
 800bd50:	03d09000 	.word	0x03d09000
 800bd54:	003d0900 	.word	0x003d0900
 800bd58:	080110d4 	.word	0x080110d4
 800bd5c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800bd60:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bd64:	2b20      	cmp	r3, #32
 800bd66:	dc49      	bgt.n	800bdfc <UART_SetConfig+0x9d4>
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	db7c      	blt.n	800be66 <UART_SetConfig+0xa3e>
 800bd6c:	2b20      	cmp	r3, #32
 800bd6e:	d87a      	bhi.n	800be66 <UART_SetConfig+0xa3e>
 800bd70:	a201      	add	r2, pc, #4	@ (adr r2, 800bd78 <UART_SetConfig+0x950>)
 800bd72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd76:	bf00      	nop
 800bd78:	0800be03 	.word	0x0800be03
 800bd7c:	0800be0b 	.word	0x0800be0b
 800bd80:	0800be67 	.word	0x0800be67
 800bd84:	0800be67 	.word	0x0800be67
 800bd88:	0800be13 	.word	0x0800be13
 800bd8c:	0800be67 	.word	0x0800be67
 800bd90:	0800be67 	.word	0x0800be67
 800bd94:	0800be67 	.word	0x0800be67
 800bd98:	0800be23 	.word	0x0800be23
 800bd9c:	0800be67 	.word	0x0800be67
 800bda0:	0800be67 	.word	0x0800be67
 800bda4:	0800be67 	.word	0x0800be67
 800bda8:	0800be67 	.word	0x0800be67
 800bdac:	0800be67 	.word	0x0800be67
 800bdb0:	0800be67 	.word	0x0800be67
 800bdb4:	0800be67 	.word	0x0800be67
 800bdb8:	0800be33 	.word	0x0800be33
 800bdbc:	0800be67 	.word	0x0800be67
 800bdc0:	0800be67 	.word	0x0800be67
 800bdc4:	0800be67 	.word	0x0800be67
 800bdc8:	0800be67 	.word	0x0800be67
 800bdcc:	0800be67 	.word	0x0800be67
 800bdd0:	0800be67 	.word	0x0800be67
 800bdd4:	0800be67 	.word	0x0800be67
 800bdd8:	0800be67 	.word	0x0800be67
 800bddc:	0800be67 	.word	0x0800be67
 800bde0:	0800be67 	.word	0x0800be67
 800bde4:	0800be67 	.word	0x0800be67
 800bde8:	0800be67 	.word	0x0800be67
 800bdec:	0800be67 	.word	0x0800be67
 800bdf0:	0800be67 	.word	0x0800be67
 800bdf4:	0800be67 	.word	0x0800be67
 800bdf8:	0800be59 	.word	0x0800be59
 800bdfc:	2b40      	cmp	r3, #64	@ 0x40
 800bdfe:	d02e      	beq.n	800be5e <UART_SetConfig+0xa36>
 800be00:	e031      	b.n	800be66 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be02:	f7fa ff39 	bl	8006c78 <HAL_RCC_GetPCLK1Freq>
 800be06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be08:	e033      	b.n	800be72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be0a:	f7fa ff4b 	bl	8006ca4 <HAL_RCC_GetPCLK2Freq>
 800be0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be10:	e02f      	b.n	800be72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be16:	4618      	mov	r0, r3
 800be18:	f7fc f97a 	bl	8008110 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be20:	e027      	b.n	800be72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be22:	f107 0318 	add.w	r3, r7, #24
 800be26:	4618      	mov	r0, r3
 800be28:	f7fc fac6 	bl	80083b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800be2c:	69fb      	ldr	r3, [r7, #28]
 800be2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be30:	e01f      	b.n	800be72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be32:	4b2d      	ldr	r3, [pc, #180]	@ (800bee8 <UART_SetConfig+0xac0>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f003 0320 	and.w	r3, r3, #32
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d009      	beq.n	800be52 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800be3e:	4b2a      	ldr	r3, [pc, #168]	@ (800bee8 <UART_SetConfig+0xac0>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	08db      	lsrs	r3, r3, #3
 800be44:	f003 0303 	and.w	r3, r3, #3
 800be48:	4a28      	ldr	r2, [pc, #160]	@ (800beec <UART_SetConfig+0xac4>)
 800be4a:	fa22 f303 	lsr.w	r3, r2, r3
 800be4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800be50:	e00f      	b.n	800be72 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800be52:	4b26      	ldr	r3, [pc, #152]	@ (800beec <UART_SetConfig+0xac4>)
 800be54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be56:	e00c      	b.n	800be72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800be58:	4b25      	ldr	r3, [pc, #148]	@ (800bef0 <UART_SetConfig+0xac8>)
 800be5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be5c:	e009      	b.n	800be72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be64:	e005      	b.n	800be72 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800be66:	2300      	movs	r3, #0
 800be68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800be6a:	2301      	movs	r3, #1
 800be6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800be70:	bf00      	nop
    }

    if (pclk != 0U)
 800be72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be74:	2b00      	cmp	r3, #0
 800be76:	d021      	beq.n	800bebc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be7c:	4a1d      	ldr	r2, [pc, #116]	@ (800bef4 <UART_SetConfig+0xacc>)
 800be7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be82:	461a      	mov	r2, r3
 800be84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be86:	fbb3 f2f2 	udiv	r2, r3, r2
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	085b      	lsrs	r3, r3, #1
 800be90:	441a      	add	r2, r3
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	685b      	ldr	r3, [r3, #4]
 800be96:	fbb2 f3f3 	udiv	r3, r2, r3
 800be9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be9e:	2b0f      	cmp	r3, #15
 800bea0:	d909      	bls.n	800beb6 <UART_SetConfig+0xa8e>
 800bea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bea8:	d205      	bcs.n	800beb6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800beaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beac:	b29a      	uxth	r2, r3
 800beae:	697b      	ldr	r3, [r7, #20]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	60da      	str	r2, [r3, #12]
 800beb4:	e002      	b.n	800bebc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800beb6:	2301      	movs	r3, #1
 800beb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bebc:	697b      	ldr	r3, [r7, #20]
 800bebe:	2201      	movs	r2, #1
 800bec0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	2201      	movs	r2, #1
 800bec8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	2200      	movs	r2, #0
 800bed0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	2200      	movs	r2, #0
 800bed6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bed8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3748      	adds	r7, #72	@ 0x48
 800bee0:	46bd      	mov	sp, r7
 800bee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bee6:	bf00      	nop
 800bee8:	58024400 	.word	0x58024400
 800beec:	03d09000 	.word	0x03d09000
 800bef0:	003d0900 	.word	0x003d0900
 800bef4:	080110d4 	.word	0x080110d4

0800bef8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bef8:	b480      	push	{r7}
 800befa:	b083      	sub	sp, #12
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf04:	f003 0308 	and.w	r3, r3, #8
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d00a      	beq.n	800bf22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	430a      	orrs	r2, r1
 800bf20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf26:	f003 0301 	and.w	r3, r3, #1
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d00a      	beq.n	800bf44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	430a      	orrs	r2, r1
 800bf42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf48:	f003 0302 	and.w	r3, r3, #2
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d00a      	beq.n	800bf66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	685b      	ldr	r3, [r3, #4]
 800bf56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	430a      	orrs	r2, r1
 800bf64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf6a:	f003 0304 	and.w	r3, r3, #4
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d00a      	beq.n	800bf88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	430a      	orrs	r2, r1
 800bf86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf8c:	f003 0310 	and.w	r3, r3, #16
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d00a      	beq.n	800bfaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	689b      	ldr	r3, [r3, #8]
 800bf9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	430a      	orrs	r2, r1
 800bfa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfae:	f003 0320 	and.w	r3, r3, #32
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d00a      	beq.n	800bfcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	689b      	ldr	r3, [r3, #8]
 800bfbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	430a      	orrs	r2, r1
 800bfca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d01a      	beq.n	800c00e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	430a      	orrs	r2, r1
 800bfec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bff2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bff6:	d10a      	bne.n	800c00e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	685b      	ldr	r3, [r3, #4]
 800bffe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	430a      	orrs	r2, r1
 800c00c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c016:	2b00      	cmp	r3, #0
 800c018:	d00a      	beq.n	800c030 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	685b      	ldr	r3, [r3, #4]
 800c020:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	430a      	orrs	r2, r1
 800c02e:	605a      	str	r2, [r3, #4]
  }
}
 800c030:	bf00      	nop
 800c032:	370c      	adds	r7, #12
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b098      	sub	sp, #96	@ 0x60
 800c040:	af02      	add	r7, sp, #8
 800c042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c04c:	f7f7 fe5a 	bl	8003d04 <HAL_GetTick>
 800c050:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 0308 	and.w	r3, r3, #8
 800c05c:	2b08      	cmp	r3, #8
 800c05e:	d12f      	bne.n	800c0c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c060:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c064:	9300      	str	r3, [sp, #0]
 800c066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c068:	2200      	movs	r2, #0
 800c06a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f000 f88e 	bl	800c190 <UART_WaitOnFlagUntilTimeout>
 800c074:	4603      	mov	r3, r0
 800c076:	2b00      	cmp	r3, #0
 800c078:	d022      	beq.n	800c0c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c082:	e853 3f00 	ldrex	r3, [r3]
 800c086:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c08a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c08e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	461a      	mov	r2, r3
 800c096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c098:	647b      	str	r3, [r7, #68]	@ 0x44
 800c09a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c09c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c09e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c0a0:	e841 2300 	strex	r3, r2, [r1]
 800c0a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d1e6      	bne.n	800c07a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	2220      	movs	r2, #32
 800c0b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c0bc:	2303      	movs	r3, #3
 800c0be:	e063      	b.n	800c188 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f003 0304 	and.w	r3, r3, #4
 800c0ca:	2b04      	cmp	r3, #4
 800c0cc:	d149      	bne.n	800c162 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0d2:	9300      	str	r3, [sp, #0]
 800c0d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c0dc:	6878      	ldr	r0, [r7, #4]
 800c0de:	f000 f857 	bl	800c190 <UART_WaitOnFlagUntilTimeout>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d03c      	beq.n	800c162 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f0:	e853 3f00 	ldrex	r3, [r3]
 800c0f4:	623b      	str	r3, [r7, #32]
   return(result);
 800c0f6:	6a3b      	ldr	r3, [r7, #32]
 800c0f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	461a      	mov	r2, r3
 800c104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c106:	633b      	str	r3, [r7, #48]	@ 0x30
 800c108:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c10a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c10c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c10e:	e841 2300 	strex	r3, r2, [r1]
 800c112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c116:	2b00      	cmp	r3, #0
 800c118:	d1e6      	bne.n	800c0e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	3308      	adds	r3, #8
 800c120:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	e853 3f00 	ldrex	r3, [r3]
 800c128:	60fb      	str	r3, [r7, #12]
   return(result);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	f023 0301 	bic.w	r3, r3, #1
 800c130:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	3308      	adds	r3, #8
 800c138:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c13a:	61fa      	str	r2, [r7, #28]
 800c13c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c13e:	69b9      	ldr	r1, [r7, #24]
 800c140:	69fa      	ldr	r2, [r7, #28]
 800c142:	e841 2300 	strex	r3, r2, [r1]
 800c146:	617b      	str	r3, [r7, #20]
   return(result);
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d1e5      	bne.n	800c11a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2220      	movs	r2, #32
 800c152:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2200      	movs	r2, #0
 800c15a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c15e:	2303      	movs	r3, #3
 800c160:	e012      	b.n	800c188 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2220      	movs	r2, #32
 800c166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	2220      	movs	r2, #32
 800c16e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2200      	movs	r2, #0
 800c176:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	2200      	movs	r2, #0
 800c17c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3758      	adds	r7, #88	@ 0x58
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}

0800c190 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b084      	sub	sp, #16
 800c194:	af00      	add	r7, sp, #0
 800c196:	60f8      	str	r0, [r7, #12]
 800c198:	60b9      	str	r1, [r7, #8]
 800c19a:	603b      	str	r3, [r7, #0]
 800c19c:	4613      	mov	r3, r2
 800c19e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1a0:	e04f      	b.n	800c242 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1a2:	69bb      	ldr	r3, [r7, #24]
 800c1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1a8:	d04b      	beq.n	800c242 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1aa:	f7f7 fdab 	bl	8003d04 <HAL_GetTick>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	1ad3      	subs	r3, r2, r3
 800c1b4:	69ba      	ldr	r2, [r7, #24]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d302      	bcc.n	800c1c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d101      	bne.n	800c1c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c1c0:	2303      	movs	r3, #3
 800c1c2:	e04e      	b.n	800c262 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f003 0304 	and.w	r3, r3, #4
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d037      	beq.n	800c242 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	2b80      	cmp	r3, #128	@ 0x80
 800c1d6:	d034      	beq.n	800c242 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	2b40      	cmp	r3, #64	@ 0x40
 800c1dc:	d031      	beq.n	800c242 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	69db      	ldr	r3, [r3, #28]
 800c1e4:	f003 0308 	and.w	r3, r3, #8
 800c1e8:	2b08      	cmp	r3, #8
 800c1ea:	d110      	bne.n	800c20e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	2208      	movs	r2, #8
 800c1f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c1f4:	68f8      	ldr	r0, [r7, #12]
 800c1f6:	f000 f95b 	bl	800c4b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2208      	movs	r2, #8
 800c1fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2200      	movs	r2, #0
 800c206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c20a:	2301      	movs	r3, #1
 800c20c:	e029      	b.n	800c262 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	69db      	ldr	r3, [r3, #28]
 800c214:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c21c:	d111      	bne.n	800c242 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c228:	68f8      	ldr	r0, [r7, #12]
 800c22a:	f000 f941 	bl	800c4b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	2220      	movs	r2, #32
 800c232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2200      	movs	r2, #0
 800c23a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c23e:	2303      	movs	r3, #3
 800c240:	e00f      	b.n	800c262 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	69da      	ldr	r2, [r3, #28]
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	4013      	ands	r3, r2
 800c24c:	68ba      	ldr	r2, [r7, #8]
 800c24e:	429a      	cmp	r2, r3
 800c250:	bf0c      	ite	eq
 800c252:	2301      	moveq	r3, #1
 800c254:	2300      	movne	r3, #0
 800c256:	b2db      	uxtb	r3, r3
 800c258:	461a      	mov	r2, r3
 800c25a:	79fb      	ldrb	r3, [r7, #7]
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d0a0      	beq.n	800c1a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c260:	2300      	movs	r3, #0
}
 800c262:	4618      	mov	r0, r3
 800c264:	3710      	adds	r7, #16
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}
	...

0800c26c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c26c:	b480      	push	{r7}
 800c26e:	b0a3      	sub	sp, #140	@ 0x8c
 800c270:	af00      	add	r7, sp, #0
 800c272:	60f8      	str	r0, [r7, #12]
 800c274:	60b9      	str	r1, [r7, #8]
 800c276:	4613      	mov	r3, r2
 800c278:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	68ba      	ldr	r2, [r7, #8]
 800c27e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	88fa      	ldrh	r2, [r7, #6]
 800c284:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	88fa      	ldrh	r2, [r7, #6]
 800c28c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	2200      	movs	r2, #0
 800c294:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c29e:	d10e      	bne.n	800c2be <UART_Start_Receive_IT+0x52>
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	691b      	ldr	r3, [r3, #16]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d105      	bne.n	800c2b4 <UART_Start_Receive_IT+0x48>
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c2ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c2b2:	e02d      	b.n	800c310 <UART_Start_Receive_IT+0xa4>
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	22ff      	movs	r2, #255	@ 0xff
 800c2b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c2bc:	e028      	b.n	800c310 <UART_Start_Receive_IT+0xa4>
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d10d      	bne.n	800c2e2 <UART_Start_Receive_IT+0x76>
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	691b      	ldr	r3, [r3, #16]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d104      	bne.n	800c2d8 <UART_Start_Receive_IT+0x6c>
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	22ff      	movs	r2, #255	@ 0xff
 800c2d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c2d6:	e01b      	b.n	800c310 <UART_Start_Receive_IT+0xa4>
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	227f      	movs	r2, #127	@ 0x7f
 800c2dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c2e0:	e016      	b.n	800c310 <UART_Start_Receive_IT+0xa4>
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	689b      	ldr	r3, [r3, #8]
 800c2e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2ea:	d10d      	bne.n	800c308 <UART_Start_Receive_IT+0x9c>
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	691b      	ldr	r3, [r3, #16]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d104      	bne.n	800c2fe <UART_Start_Receive_IT+0x92>
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	227f      	movs	r2, #127	@ 0x7f
 800c2f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c2fc:	e008      	b.n	800c310 <UART_Start_Receive_IT+0xa4>
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	223f      	movs	r2, #63	@ 0x3f
 800c302:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c306:	e003      	b.n	800c310 <UART_Start_Receive_IT+0xa4>
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	2200      	movs	r2, #0
 800c314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2222      	movs	r2, #34	@ 0x22
 800c31c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	3308      	adds	r3, #8
 800c326:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c328:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c32a:	e853 3f00 	ldrex	r3, [r3]
 800c32e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c330:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c332:	f043 0301 	orr.w	r3, r3, #1
 800c336:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	3308      	adds	r3, #8
 800c340:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c344:	673a      	str	r2, [r7, #112]	@ 0x70
 800c346:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c348:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c34a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c34c:	e841 2300 	strex	r3, r2, [r1]
 800c350:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c352:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c354:	2b00      	cmp	r3, #0
 800c356:	d1e3      	bne.n	800c320 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c35c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c360:	d14f      	bne.n	800c402 <UART_Start_Receive_IT+0x196>
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c368:	88fa      	ldrh	r2, [r7, #6]
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d349      	bcc.n	800c402 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	689b      	ldr	r3, [r3, #8]
 800c372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c376:	d107      	bne.n	800c388 <UART_Start_Receive_IT+0x11c>
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	691b      	ldr	r3, [r3, #16]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d103      	bne.n	800c388 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	4a47      	ldr	r2, [pc, #284]	@ (800c4a0 <UART_Start_Receive_IT+0x234>)
 800c384:	675a      	str	r2, [r3, #116]	@ 0x74
 800c386:	e002      	b.n	800c38e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	4a46      	ldr	r2, [pc, #280]	@ (800c4a4 <UART_Start_Receive_IT+0x238>)
 800c38c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	691b      	ldr	r3, [r3, #16]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d01a      	beq.n	800c3cc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c39c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c39e:	e853 3f00 	ldrex	r3, [r3]
 800c3a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c3a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c3aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	461a      	mov	r2, r3
 800c3b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c3b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c3ba:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3bc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c3be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c3c0:	e841 2300 	strex	r3, r2, [r1]
 800c3c4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c3c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d1e4      	bne.n	800c396 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	3308      	adds	r3, #8
 800c3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3d6:	e853 3f00 	ldrex	r3, [r3]
 800c3da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c3e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	3308      	adds	r3, #8
 800c3ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c3ec:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c3ee:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c3f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3f4:	e841 2300 	strex	r3, r2, [r1]
 800c3f8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c3fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d1e5      	bne.n	800c3cc <UART_Start_Receive_IT+0x160>
 800c400:	e046      	b.n	800c490 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c40a:	d107      	bne.n	800c41c <UART_Start_Receive_IT+0x1b0>
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	691b      	ldr	r3, [r3, #16]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d103      	bne.n	800c41c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	4a24      	ldr	r2, [pc, #144]	@ (800c4a8 <UART_Start_Receive_IT+0x23c>)
 800c418:	675a      	str	r2, [r3, #116]	@ 0x74
 800c41a:	e002      	b.n	800c422 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	4a23      	ldr	r2, [pc, #140]	@ (800c4ac <UART_Start_Receive_IT+0x240>)
 800c420:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	691b      	ldr	r3, [r3, #16]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d019      	beq.n	800c45e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c432:	e853 3f00 	ldrex	r3, [r3]
 800c436:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c43a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c43e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	461a      	mov	r2, r3
 800c446:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c448:	637b      	str	r3, [r7, #52]	@ 0x34
 800c44a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c44c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c44e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c450:	e841 2300 	strex	r3, r2, [r1]
 800c454:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d1e6      	bne.n	800c42a <UART_Start_Receive_IT+0x1be>
 800c45c:	e018      	b.n	800c490 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c464:	697b      	ldr	r3, [r7, #20]
 800c466:	e853 3f00 	ldrex	r3, [r3]
 800c46a:	613b      	str	r3, [r7, #16]
   return(result);
 800c46c:	693b      	ldr	r3, [r7, #16]
 800c46e:	f043 0320 	orr.w	r3, r3, #32
 800c472:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	461a      	mov	r2, r3
 800c47a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c47c:	623b      	str	r3, [r7, #32]
 800c47e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c480:	69f9      	ldr	r1, [r7, #28]
 800c482:	6a3a      	ldr	r2, [r7, #32]
 800c484:	e841 2300 	strex	r3, r2, [r1]
 800c488:	61bb      	str	r3, [r7, #24]
   return(result);
 800c48a:	69bb      	ldr	r3, [r7, #24]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d1e6      	bne.n	800c45e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c490:	2300      	movs	r3, #0
}
 800c492:	4618      	mov	r0, r3
 800c494:	378c      	adds	r7, #140	@ 0x8c
 800c496:	46bd      	mov	sp, r7
 800c498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	0800d011 	.word	0x0800d011
 800c4a4:	0800ccad 	.word	0x0800ccad
 800c4a8:	0800caf5 	.word	0x0800caf5
 800c4ac:	0800c93d 	.word	0x0800c93d

0800c4b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b095      	sub	sp, #84	@ 0x54
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4c0:	e853 3f00 	ldrex	r3, [r3]
 800c4c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c4c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c4cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c4d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c4dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c4de:	e841 2300 	strex	r3, r2, [r1]
 800c4e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c4e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1e6      	bne.n	800c4b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	3308      	adds	r3, #8
 800c4f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4f2:	6a3b      	ldr	r3, [r7, #32]
 800c4f4:	e853 3f00 	ldrex	r3, [r3]
 800c4f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800c4fa:	69fa      	ldr	r2, [r7, #28]
 800c4fc:	4b1e      	ldr	r3, [pc, #120]	@ (800c578 <UART_EndRxTransfer+0xc8>)
 800c4fe:	4013      	ands	r3, r2
 800c500:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	3308      	adds	r3, #8
 800c508:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c50a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c50c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c50e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c510:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c512:	e841 2300 	strex	r3, r2, [r1]
 800c516:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d1e5      	bne.n	800c4ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c522:	2b01      	cmp	r3, #1
 800c524:	d118      	bne.n	800c558 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	e853 3f00 	ldrex	r3, [r3]
 800c532:	60bb      	str	r3, [r7, #8]
   return(result);
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	f023 0310 	bic.w	r3, r3, #16
 800c53a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	461a      	mov	r2, r3
 800c542:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c544:	61bb      	str	r3, [r7, #24]
 800c546:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c548:	6979      	ldr	r1, [r7, #20]
 800c54a:	69ba      	ldr	r2, [r7, #24]
 800c54c:	e841 2300 	strex	r3, r2, [r1]
 800c550:	613b      	str	r3, [r7, #16]
   return(result);
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d1e6      	bne.n	800c526 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2220      	movs	r2, #32
 800c55c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2200      	movs	r2, #0
 800c564:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2200      	movs	r2, #0
 800c56a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c56c:	bf00      	nop
 800c56e:	3754      	adds	r7, #84	@ 0x54
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr
 800c578:	effffffe 	.word	0xeffffffe

0800c57c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b084      	sub	sp, #16
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c588:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	2200      	movs	r2, #0
 800c58e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c592:	68f8      	ldr	r0, [r7, #12]
 800c594:	f7fe ff32 	bl	800b3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c598:	bf00      	nop
 800c59a:	3710      	adds	r7, #16
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}

0800c5a0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b08f      	sub	sp, #60	@ 0x3c
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5ae:	2b21      	cmp	r3, #33	@ 0x21
 800c5b0:	d14c      	bne.n	800c64c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d132      	bne.n	800c624 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5c4:	6a3b      	ldr	r3, [r7, #32]
 800c5c6:	e853 3f00 	ldrex	r3, [r3]
 800c5ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800c5cc:	69fb      	ldr	r3, [r7, #28]
 800c5ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	461a      	mov	r2, r3
 800c5da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c5de:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c5e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5e4:	e841 2300 	strex	r3, r2, [r1]
 800c5e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d1e6      	bne.n	800c5be <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	e853 3f00 	ldrex	r3, [r3]
 800c5fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c604:	633b      	str	r3, [r7, #48]	@ 0x30
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	461a      	mov	r2, r3
 800c60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c60e:	61bb      	str	r3, [r7, #24]
 800c610:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c612:	6979      	ldr	r1, [r7, #20]
 800c614:	69ba      	ldr	r2, [r7, #24]
 800c616:	e841 2300 	strex	r3, r2, [r1]
 800c61a:	613b      	str	r3, [r7, #16]
   return(result);
 800c61c:	693b      	ldr	r3, [r7, #16]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d1e6      	bne.n	800c5f0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c622:	e013      	b.n	800c64c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c628:	781a      	ldrb	r2, [r3, #0]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c634:	1c5a      	adds	r2, r3, #1
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c640:	b29b      	uxth	r3, r3
 800c642:	3b01      	subs	r3, #1
 800c644:	b29a      	uxth	r2, r3
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c64c:	bf00      	nop
 800c64e:	373c      	adds	r7, #60	@ 0x3c
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c658:	b480      	push	{r7}
 800c65a:	b091      	sub	sp, #68	@ 0x44
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c666:	2b21      	cmp	r3, #33	@ 0x21
 800c668:	d151      	bne.n	800c70e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c670:	b29b      	uxth	r3, r3
 800c672:	2b00      	cmp	r3, #0
 800c674:	d132      	bne.n	800c6dc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67e:	e853 3f00 	ldrex	r3, [r3]
 800c682:	623b      	str	r3, [r7, #32]
   return(result);
 800c684:	6a3b      	ldr	r3, [r7, #32]
 800c686:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c68a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	461a      	mov	r2, r3
 800c692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c694:	633b      	str	r3, [r7, #48]	@ 0x30
 800c696:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c698:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c69a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c69c:	e841 2300 	strex	r3, r2, [r1]
 800c6a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d1e6      	bne.n	800c676 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	e853 3f00 	ldrex	r3, [r3]
 800c6b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6c6:	61fb      	str	r3, [r7, #28]
 800c6c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ca:	69b9      	ldr	r1, [r7, #24]
 800c6cc:	69fa      	ldr	r2, [r7, #28]
 800c6ce:	e841 2300 	strex	r3, r2, [r1]
 800c6d2:	617b      	str	r3, [r7, #20]
   return(result);
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d1e6      	bne.n	800c6a8 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c6da:	e018      	b.n	800c70e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c6e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6e4:	881b      	ldrh	r3, [r3, #0]
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c6f0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6f6:	1c9a      	adds	r2, r3, #2
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c702:	b29b      	uxth	r3, r3
 800c704:	3b01      	subs	r3, #1
 800c706:	b29a      	uxth	r2, r3
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c70e:	bf00      	nop
 800c710:	3744      	adds	r7, #68	@ 0x44
 800c712:	46bd      	mov	sp, r7
 800c714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c718:	4770      	bx	lr

0800c71a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c71a:	b480      	push	{r7}
 800c71c:	b091      	sub	sp, #68	@ 0x44
 800c71e:	af00      	add	r7, sp, #0
 800c720:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c728:	2b21      	cmp	r3, #33	@ 0x21
 800c72a:	d160      	bne.n	800c7ee <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c732:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c734:	e057      	b.n	800c7e6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d133      	bne.n	800c7aa <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	3308      	adds	r3, #8
 800c748:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74c:	e853 3f00 	ldrex	r3, [r3]
 800c750:	623b      	str	r3, [r7, #32]
   return(result);
 800c752:	6a3b      	ldr	r3, [r7, #32]
 800c754:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c758:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	3308      	adds	r3, #8
 800c760:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c762:	633a      	str	r2, [r7, #48]	@ 0x30
 800c764:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c766:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c768:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c76a:	e841 2300 	strex	r3, r2, [r1]
 800c76e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c772:	2b00      	cmp	r3, #0
 800c774:	d1e5      	bne.n	800c742 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c77c:	693b      	ldr	r3, [r7, #16]
 800c77e:	e853 3f00 	ldrex	r3, [r3]
 800c782:	60fb      	str	r3, [r7, #12]
   return(result);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c78a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	461a      	mov	r2, r3
 800c792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c794:	61fb      	str	r3, [r7, #28]
 800c796:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c798:	69b9      	ldr	r1, [r7, #24]
 800c79a:	69fa      	ldr	r2, [r7, #28]
 800c79c:	e841 2300 	strex	r3, r2, [r1]
 800c7a0:	617b      	str	r3, [r7, #20]
   return(result);
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d1e6      	bne.n	800c776 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c7a8:	e021      	b.n	800c7ee <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	69db      	ldr	r3, [r3, #28]
 800c7b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d013      	beq.n	800c7e0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7bc:	781a      	ldrb	r2, [r3, #0]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7c8:	1c5a      	adds	r2, r3, #1
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	b29a      	uxth	r2, r3
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c7e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c7e2:	3b01      	subs	r3, #1
 800c7e4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c7e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d1a4      	bne.n	800c736 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c7ec:	e7ff      	b.n	800c7ee <UART_TxISR_8BIT_FIFOEN+0xd4>
 800c7ee:	bf00      	nop
 800c7f0:	3744      	adds	r7, #68	@ 0x44
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f8:	4770      	bx	lr

0800c7fa <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c7fa:	b480      	push	{r7}
 800c7fc:	b091      	sub	sp, #68	@ 0x44
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c808:	2b21      	cmp	r3, #33	@ 0x21
 800c80a:	d165      	bne.n	800c8d8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c812:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c814:	e05c      	b.n	800c8d0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c81c:	b29b      	uxth	r3, r3
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d133      	bne.n	800c88a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	3308      	adds	r3, #8
 800c828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c82a:	6a3b      	ldr	r3, [r7, #32]
 800c82c:	e853 3f00 	ldrex	r3, [r3]
 800c830:	61fb      	str	r3, [r7, #28]
   return(result);
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c838:	637b      	str	r3, [r7, #52]	@ 0x34
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	3308      	adds	r3, #8
 800c840:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c842:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c844:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c846:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c848:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c84a:	e841 2300 	strex	r3, r2, [r1]
 800c84e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c852:	2b00      	cmp	r3, #0
 800c854:	d1e5      	bne.n	800c822 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	e853 3f00 	ldrex	r3, [r3]
 800c862:	60bb      	str	r3, [r7, #8]
   return(result);
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c86a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	461a      	mov	r2, r3
 800c872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c874:	61bb      	str	r3, [r7, #24]
 800c876:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c878:	6979      	ldr	r1, [r7, #20]
 800c87a:	69ba      	ldr	r2, [r7, #24]
 800c87c:	e841 2300 	strex	r3, r2, [r1]
 800c880:	613b      	str	r3, [r7, #16]
   return(result);
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d1e6      	bne.n	800c856 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c888:	e026      	b.n	800c8d8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	69db      	ldr	r3, [r3, #28]
 800c890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c894:	2b00      	cmp	r3, #0
 800c896:	d018      	beq.n	800c8ca <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c89c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a0:	881b      	ldrh	r3, [r3, #0]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c8ac:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8b2:	1c9a      	adds	r2, r3, #2
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c8be:	b29b      	uxth	r3, r3
 800c8c0:	3b01      	subs	r3, #1
 800c8c2:	b29a      	uxth	r2, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c8ca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8cc:	3b01      	subs	r3, #1
 800c8ce:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c8d0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d19f      	bne.n	800c816 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c8d6:	e7ff      	b.n	800c8d8 <UART_TxISR_16BIT_FIFOEN+0xde>
 800c8d8:	bf00      	nop
 800c8da:	3744      	adds	r7, #68	@ 0x44
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr

0800c8e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b088      	sub	sp, #32
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	e853 3f00 	ldrex	r3, [r3]
 800c8f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c900:	61fb      	str	r3, [r7, #28]
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	461a      	mov	r2, r3
 800c908:	69fb      	ldr	r3, [r7, #28]
 800c90a:	61bb      	str	r3, [r7, #24]
 800c90c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c90e:	6979      	ldr	r1, [r7, #20]
 800c910:	69ba      	ldr	r2, [r7, #24]
 800c912:	e841 2300 	strex	r3, r2, [r1]
 800c916:	613b      	str	r3, [r7, #16]
   return(result);
 800c918:	693b      	ldr	r3, [r7, #16]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d1e6      	bne.n	800c8ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2220      	movs	r2, #32
 800c922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2200      	movs	r2, #0
 800c92a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	f7f6 fc87 	bl	8003240 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c932:	bf00      	nop
 800c934:	3720      	adds	r7, #32
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
	...

0800c93c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b09c      	sub	sp, #112	@ 0x70
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c94a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c954:	2b22      	cmp	r3, #34	@ 0x22
 800c956:	f040 80be 	bne.w	800cad6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c960:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c964:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c968:	b2d9      	uxtb	r1, r3
 800c96a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c96e:	b2da      	uxtb	r2, r3
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c974:	400a      	ands	r2, r1
 800c976:	b2d2      	uxtb	r2, r2
 800c978:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c97e:	1c5a      	adds	r2, r3, #1
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c98a:	b29b      	uxth	r3, r3
 800c98c:	3b01      	subs	r3, #1
 800c98e:	b29a      	uxth	r2, r3
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c99c:	b29b      	uxth	r3, r3
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	f040 80a1 	bne.w	800cae6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9ac:	e853 3f00 	ldrex	r3, [r3]
 800c9b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c9b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c9b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	461a      	mov	r2, r3
 800c9c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c9c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c9c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c9ca:	e841 2300 	strex	r3, r2, [r1]
 800c9ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c9d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d1e6      	bne.n	800c9a4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	3308      	adds	r3, #8
 800c9dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9e0:	e853 3f00 	ldrex	r3, [r3]
 800c9e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c9e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9e8:	f023 0301 	bic.w	r3, r3, #1
 800c9ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	3308      	adds	r3, #8
 800c9f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c9f6:	647a      	str	r2, [r7, #68]	@ 0x44
 800c9f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9fe:	e841 2300 	strex	r3, r2, [r1]
 800ca02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ca04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d1e5      	bne.n	800c9d6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2220      	movs	r2, #32
 800ca0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2200      	movs	r2, #0
 800ca16:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	4a33      	ldr	r2, [pc, #204]	@ (800caf0 <UART_RxISR_8BIT+0x1b4>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d01f      	beq.n	800ca68 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	685b      	ldr	r3, [r3, #4]
 800ca2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d018      	beq.n	800ca68 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca3e:	e853 3f00 	ldrex	r3, [r3]
 800ca42:	623b      	str	r3, [r7, #32]
   return(result);
 800ca44:	6a3b      	ldr	r3, [r7, #32]
 800ca46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ca4a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	461a      	mov	r2, r3
 800ca52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca54:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca5c:	e841 2300 	strex	r3, r2, [r1]
 800ca60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d1e6      	bne.n	800ca36 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d12e      	bne.n	800cace <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2200      	movs	r2, #0
 800ca74:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	e853 3f00 	ldrex	r3, [r3]
 800ca82:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	f023 0310 	bic.w	r3, r3, #16
 800ca8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	461a      	mov	r2, r3
 800ca92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca94:	61fb      	str	r3, [r7, #28]
 800ca96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca98:	69b9      	ldr	r1, [r7, #24]
 800ca9a:	69fa      	ldr	r2, [r7, #28]
 800ca9c:	e841 2300 	strex	r3, r2, [r1]
 800caa0:	617b      	str	r3, [r7, #20]
   return(result);
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d1e6      	bne.n	800ca76 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	69db      	ldr	r3, [r3, #28]
 800caae:	f003 0310 	and.w	r3, r3, #16
 800cab2:	2b10      	cmp	r3, #16
 800cab4:	d103      	bne.n	800cabe <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2210      	movs	r2, #16
 800cabc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cac4:	4619      	mov	r1, r3
 800cac6:	6878      	ldr	r0, [r7, #4]
 800cac8:	f7fe fca2 	bl	800b410 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cacc:	e00b      	b.n	800cae6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f7f6 fba4 	bl	800321c <HAL_UART_RxCpltCallback>
}
 800cad4:	e007      	b.n	800cae6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	699a      	ldr	r2, [r3, #24]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f042 0208 	orr.w	r2, r2, #8
 800cae4:	619a      	str	r2, [r3, #24]
}
 800cae6:	bf00      	nop
 800cae8:	3770      	adds	r7, #112	@ 0x70
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop
 800caf0:	58000c00 	.word	0x58000c00

0800caf4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b09c      	sub	sp, #112	@ 0x70
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cb02:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cb0c:	2b22      	cmp	r3, #34	@ 0x22
 800cb0e:	f040 80be 	bne.w	800cc8e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb18:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb20:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800cb22:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cb26:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cb2a:	4013      	ands	r3, r2
 800cb2c:	b29a      	uxth	r2, r3
 800cb2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb30:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb36:	1c9a      	adds	r2, r3, #2
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	3b01      	subs	r3, #1
 800cb46:	b29a      	uxth	r2, r3
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb54:	b29b      	uxth	r3, r3
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	f040 80a1 	bne.w	800cc9e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb64:	e853 3f00 	ldrex	r3, [r3]
 800cb68:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cb6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb70:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	461a      	mov	r2, r3
 800cb78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb7a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb7c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb7e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cb80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cb82:	e841 2300 	strex	r3, r2, [r1]
 800cb86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cb88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d1e6      	bne.n	800cb5c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	3308      	adds	r3, #8
 800cb94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb98:	e853 3f00 	ldrex	r3, [r3]
 800cb9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cb9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba0:	f023 0301 	bic.w	r3, r3, #1
 800cba4:	663b      	str	r3, [r7, #96]	@ 0x60
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	3308      	adds	r3, #8
 800cbac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cbae:	643a      	str	r2, [r7, #64]	@ 0x40
 800cbb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cbb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cbb6:	e841 2300 	strex	r3, r2, [r1]
 800cbba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cbbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d1e5      	bne.n	800cb8e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2220      	movs	r2, #32
 800cbc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	4a33      	ldr	r2, [pc, #204]	@ (800cca8 <UART_RxISR_16BIT+0x1b4>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d01f      	beq.n	800cc20 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d018      	beq.n	800cc20 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbf4:	6a3b      	ldr	r3, [r7, #32]
 800cbf6:	e853 3f00 	ldrex	r3, [r3]
 800cbfa:	61fb      	str	r3, [r7, #28]
   return(result);
 800cbfc:	69fb      	ldr	r3, [r7, #28]
 800cbfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cc02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	461a      	mov	r2, r3
 800cc0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc0e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cc12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc14:	e841 2300 	strex	r3, r2, [r1]
 800cc18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cc1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d1e6      	bne.n	800cbee <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cc24:	2b01      	cmp	r3, #1
 800cc26:	d12e      	bne.n	800cc86 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	e853 3f00 	ldrex	r3, [r3]
 800cc3a:	60bb      	str	r3, [r7, #8]
   return(result);
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	f023 0310 	bic.w	r3, r3, #16
 800cc42:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	461a      	mov	r2, r3
 800cc4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc4c:	61bb      	str	r3, [r7, #24]
 800cc4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc50:	6979      	ldr	r1, [r7, #20]
 800cc52:	69ba      	ldr	r2, [r7, #24]
 800cc54:	e841 2300 	strex	r3, r2, [r1]
 800cc58:	613b      	str	r3, [r7, #16]
   return(result);
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d1e6      	bne.n	800cc2e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	69db      	ldr	r3, [r3, #28]
 800cc66:	f003 0310 	and.w	r3, r3, #16
 800cc6a:	2b10      	cmp	r3, #16
 800cc6c:	d103      	bne.n	800cc76 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	2210      	movs	r2, #16
 800cc74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f7fe fbc6 	bl	800b410 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cc84:	e00b      	b.n	800cc9e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f7f6 fac8 	bl	800321c <HAL_UART_RxCpltCallback>
}
 800cc8c:	e007      	b.n	800cc9e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	699a      	ldr	r2, [r3, #24]
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	f042 0208 	orr.w	r2, r2, #8
 800cc9c:	619a      	str	r2, [r3, #24]
}
 800cc9e:	bf00      	nop
 800cca0:	3770      	adds	r7, #112	@ 0x70
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	58000c00 	.word	0x58000c00

0800ccac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b0ac      	sub	sp, #176	@ 0xb0
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ccba:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	69db      	ldr	r3, [r3, #28]
 800ccc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	689b      	ldr	r3, [r3, #8]
 800ccd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cce2:	2b22      	cmp	r3, #34	@ 0x22
 800cce4:	f040 8181 	bne.w	800cfea <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ccee:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ccf2:	e124      	b.n	800cf3e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccfa:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ccfe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800cd02:	b2d9      	uxtb	r1, r3
 800cd04:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800cd08:	b2da      	uxtb	r2, r3
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd0e:	400a      	ands	r2, r1
 800cd10:	b2d2      	uxtb	r2, r2
 800cd12:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd18:	1c5a      	adds	r2, r3, #1
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	3b01      	subs	r3, #1
 800cd28:	b29a      	uxth	r2, r3
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	69db      	ldr	r3, [r3, #28]
 800cd36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cd3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd3e:	f003 0307 	and.w	r3, r3, #7
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d053      	beq.n	800cdee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cd46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd4a:	f003 0301 	and.w	r3, r3, #1
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d011      	beq.n	800cd76 <UART_RxISR_8BIT_FIFOEN+0xca>
 800cd52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cd56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d00b      	beq.n	800cd76 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2201      	movs	r2, #1
 800cd64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd6c:	f043 0201 	orr.w	r2, r3, #1
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd7a:	f003 0302 	and.w	r3, r3, #2
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d011      	beq.n	800cda6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800cd82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cd86:	f003 0301 	and.w	r3, r3, #1
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d00b      	beq.n	800cda6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	2202      	movs	r2, #2
 800cd94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd9c:	f043 0204 	orr.w	r2, r3, #4
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cda6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdaa:	f003 0304 	and.w	r3, r3, #4
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d011      	beq.n	800cdd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800cdb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cdb6:	f003 0301 	and.w	r3, r3, #1
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d00b      	beq.n	800cdd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	2204      	movs	r2, #4
 800cdc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdcc:	f043 0202 	orr.w	r2, r3, #2
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d006      	beq.n	800cdee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f7fe fb0b 	bl	800b3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2200      	movs	r2, #0
 800cdea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cdf4:	b29b      	uxth	r3, r3
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	f040 80a1 	bne.w	800cf3e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce04:	e853 3f00 	ldrex	r3, [r3]
 800ce08:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ce0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	461a      	mov	r2, r3
 800ce1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ce1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce20:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce22:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ce24:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ce26:	e841 2300 	strex	r3, r2, [r1]
 800ce2a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ce2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1e4      	bne.n	800cdfc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	3308      	adds	r3, #8
 800ce38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce3c:	e853 3f00 	ldrex	r3, [r3]
 800ce40:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ce42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce44:	4b6f      	ldr	r3, [pc, #444]	@ (800d004 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800ce46:	4013      	ands	r3, r2
 800ce48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	3308      	adds	r3, #8
 800ce52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ce56:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ce58:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce5a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ce5c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ce5e:	e841 2300 	strex	r3, r2, [r1]
 800ce62:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ce64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d1e3      	bne.n	800ce32 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2220      	movs	r2, #32
 800ce6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2200      	movs	r2, #0
 800ce76:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	4a61      	ldr	r2, [pc, #388]	@ (800d008 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d021      	beq.n	800cecc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	685b      	ldr	r3, [r3, #4]
 800ce8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d01a      	beq.n	800cecc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce9e:	e853 3f00 	ldrex	r3, [r3]
 800cea2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cea6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ceaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ceb8:	657b      	str	r3, [r7, #84]	@ 0x54
 800ceba:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cebc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cebe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cec0:	e841 2300 	strex	r3, r2, [r1]
 800cec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d1e4      	bne.n	800ce96 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d130      	bne.n	800cf36 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2200      	movs	r2, #0
 800ced8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cee2:	e853 3f00 	ldrex	r3, [r3]
 800cee6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceea:	f023 0310 	bic.w	r3, r3, #16
 800ceee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	461a      	mov	r2, r3
 800cef8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cefc:	643b      	str	r3, [r7, #64]	@ 0x40
 800cefe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cf02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cf04:	e841 2300 	strex	r3, r2, [r1]
 800cf08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cf0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d1e4      	bne.n	800ceda <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	69db      	ldr	r3, [r3, #28]
 800cf16:	f003 0310 	and.w	r3, r3, #16
 800cf1a:	2b10      	cmp	r3, #16
 800cf1c:	d103      	bne.n	800cf26 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	2210      	movs	r2, #16
 800cf24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cf2c:	4619      	mov	r1, r3
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f7fe fa6e 	bl	800b410 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800cf34:	e00e      	b.n	800cf54 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f7f6 f970 	bl	800321c <HAL_UART_RxCpltCallback>
        break;
 800cf3c:	e00a      	b.n	800cf54 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cf3e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d006      	beq.n	800cf54 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800cf46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf4a:	f003 0320 	and.w	r3, r3, #32
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	f47f aed0 	bne.w	800ccf4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf5a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cf5e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d049      	beq.n	800cffa <UART_RxISR_8BIT_FIFOEN+0x34e>
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cf6c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800cf70:	429a      	cmp	r2, r3
 800cf72:	d242      	bcs.n	800cffa <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	3308      	adds	r3, #8
 800cf7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf7c:	6a3b      	ldr	r3, [r7, #32]
 800cf7e:	e853 3f00 	ldrex	r3, [r3]
 800cf82:	61fb      	str	r3, [r7, #28]
   return(result);
 800cf84:	69fb      	ldr	r3, [r7, #28]
 800cf86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	3308      	adds	r3, #8
 800cf94:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cf98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cf9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cf9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfa0:	e841 2300 	strex	r3, r2, [r1]
 800cfa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cfa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d1e3      	bne.n	800cf74 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	4a17      	ldr	r2, [pc, #92]	@ (800d00c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800cfb0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	e853 3f00 	ldrex	r3, [r3]
 800cfbe:	60bb      	str	r3, [r7, #8]
   return(result);
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	f043 0320 	orr.w	r3, r3, #32
 800cfc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	461a      	mov	r2, r3
 800cfd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cfd4:	61bb      	str	r3, [r7, #24]
 800cfd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfd8:	6979      	ldr	r1, [r7, #20]
 800cfda:	69ba      	ldr	r2, [r7, #24]
 800cfdc:	e841 2300 	strex	r3, r2, [r1]
 800cfe0:	613b      	str	r3, [r7, #16]
   return(result);
 800cfe2:	693b      	ldr	r3, [r7, #16]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d1e4      	bne.n	800cfb2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cfe8:	e007      	b.n	800cffa <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	699a      	ldr	r2, [r3, #24]
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	f042 0208 	orr.w	r2, r2, #8
 800cff8:	619a      	str	r2, [r3, #24]
}
 800cffa:	bf00      	nop
 800cffc:	37b0      	adds	r7, #176	@ 0xb0
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	effffffe 	.word	0xeffffffe
 800d008:	58000c00 	.word	0x58000c00
 800d00c:	0800c93d 	.word	0x0800c93d

0800d010 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b0ae      	sub	sp, #184	@ 0xb8
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d01e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	69db      	ldr	r3, [r3, #28]
 800d028:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	689b      	ldr	r3, [r3, #8]
 800d03c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d046:	2b22      	cmp	r3, #34	@ 0x22
 800d048:	f040 8185 	bne.w	800d356 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d052:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d056:	e128      	b.n	800d2aa <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d05e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d066:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d06a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800d06e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d072:	4013      	ands	r3, r2
 800d074:	b29a      	uxth	r2, r3
 800d076:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d07a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d080:	1c9a      	adds	r2, r3, #2
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d08c:	b29b      	uxth	r3, r3
 800d08e:	3b01      	subs	r3, #1
 800d090:	b29a      	uxth	r2, r3
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	69db      	ldr	r3, [r3, #28]
 800d09e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d0a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0a6:	f003 0307 	and.w	r3, r3, #7
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d053      	beq.n	800d156 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d0ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0b2:	f003 0301 	and.w	r3, r3, #1
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d011      	beq.n	800d0de <UART_RxISR_16BIT_FIFOEN+0xce>
 800d0ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d00b      	beq.n	800d0de <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	2201      	movs	r2, #1
 800d0cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0d4:	f043 0201 	orr.w	r2, r3, #1
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d0de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0e2:	f003 0302 	and.w	r3, r3, #2
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d011      	beq.n	800d10e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d0ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d0ee:	f003 0301 	and.w	r3, r3, #1
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d00b      	beq.n	800d10e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	2202      	movs	r2, #2
 800d0fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d104:	f043 0204 	orr.w	r2, r3, #4
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d10e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d112:	f003 0304 	and.w	r3, r3, #4
 800d116:	2b00      	cmp	r3, #0
 800d118:	d011      	beq.n	800d13e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d11a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d11e:	f003 0301 	and.w	r3, r3, #1
 800d122:	2b00      	cmp	r3, #0
 800d124:	d00b      	beq.n	800d13e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2204      	movs	r2, #4
 800d12c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d134:	f043 0202 	orr.w	r2, r3, #2
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d144:	2b00      	cmp	r3, #0
 800d146:	d006      	beq.n	800d156 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f7fe f957 	bl	800b3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	2200      	movs	r2, #0
 800d152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d15c:	b29b      	uxth	r3, r3
 800d15e:	2b00      	cmp	r3, #0
 800d160:	f040 80a3 	bne.w	800d2aa <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d16a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d16c:	e853 3f00 	ldrex	r3, [r3]
 800d170:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d172:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d178:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	461a      	mov	r2, r3
 800d182:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d186:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d18a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d18c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d18e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d192:	e841 2300 	strex	r3, r2, [r1]
 800d196:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d198:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d1e2      	bne.n	800d164 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	3308      	adds	r3, #8
 800d1a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d1a8:	e853 3f00 	ldrex	r3, [r3]
 800d1ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d1ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d1b0:	4b6f      	ldr	r3, [pc, #444]	@ (800d370 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800d1b2:	4013      	ands	r3, r2
 800d1b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	3308      	adds	r3, #8
 800d1be:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d1c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d1c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d1c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d1ca:	e841 2300 	strex	r3, r2, [r1]
 800d1ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d1d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d1e3      	bne.n	800d19e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2220      	movs	r2, #32
 800d1da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	4a61      	ldr	r2, [pc, #388]	@ (800d374 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	d021      	beq.n	800d238 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d01a      	beq.n	800d238 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d20a:	e853 3f00 	ldrex	r3, [r3]
 800d20e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d212:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d216:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	461a      	mov	r2, r3
 800d220:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d224:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d226:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d228:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d22a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d22c:	e841 2300 	strex	r3, r2, [r1]
 800d230:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d234:	2b00      	cmp	r3, #0
 800d236:	d1e4      	bne.n	800d202 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	d130      	bne.n	800d2a2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2200      	movs	r2, #0
 800d244:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24e:	e853 3f00 	ldrex	r3, [r3]
 800d252:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d256:	f023 0310 	bic.w	r3, r3, #16
 800d25a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	461a      	mov	r2, r3
 800d264:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d268:	647b      	str	r3, [r7, #68]	@ 0x44
 800d26a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d26c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d26e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d270:	e841 2300 	strex	r3, r2, [r1]
 800d274:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d1e4      	bne.n	800d246 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	69db      	ldr	r3, [r3, #28]
 800d282:	f003 0310 	and.w	r3, r3, #16
 800d286:	2b10      	cmp	r3, #16
 800d288:	d103      	bne.n	800d292 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	2210      	movs	r2, #16
 800d290:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d298:	4619      	mov	r1, r3
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f7fe f8b8 	bl	800b410 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d2a0:	e00e      	b.n	800d2c0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f7f5 ffba 	bl	800321c <HAL_UART_RxCpltCallback>
        break;
 800d2a8:	e00a      	b.n	800d2c0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d2aa:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d006      	beq.n	800d2c0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800d2b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d2b6:	f003 0320 	and.w	r3, r3, #32
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	f47f aecc 	bne.w	800d058 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d2c6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d2ca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d049      	beq.n	800d366 <UART_RxISR_16BIT_FIFOEN+0x356>
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d2d8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d242      	bcs.n	800d366 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	3308      	adds	r3, #8
 800d2e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ea:	e853 3f00 	ldrex	r3, [r3]
 800d2ee:	623b      	str	r3, [r7, #32]
   return(result);
 800d2f0:	6a3b      	ldr	r3, [r7, #32]
 800d2f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d2f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	3308      	adds	r3, #8
 800d300:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d304:	633a      	str	r2, [r7, #48]	@ 0x30
 800d306:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d308:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d30a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d30c:	e841 2300 	strex	r3, r2, [r1]
 800d310:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d314:	2b00      	cmp	r3, #0
 800d316:	d1e3      	bne.n	800d2e0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	4a17      	ldr	r2, [pc, #92]	@ (800d378 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800d31c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	e853 3f00 	ldrex	r3, [r3]
 800d32a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	f043 0320 	orr.w	r3, r3, #32
 800d332:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	461a      	mov	r2, r3
 800d33c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d340:	61fb      	str	r3, [r7, #28]
 800d342:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d344:	69b9      	ldr	r1, [r7, #24]
 800d346:	69fa      	ldr	r2, [r7, #28]
 800d348:	e841 2300 	strex	r3, r2, [r1]
 800d34c:	617b      	str	r3, [r7, #20]
   return(result);
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d1e4      	bne.n	800d31e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d354:	e007      	b.n	800d366 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	699a      	ldr	r2, [r3, #24]
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f042 0208 	orr.w	r2, r2, #8
 800d364:	619a      	str	r2, [r3, #24]
}
 800d366:	bf00      	nop
 800d368:	37b8      	adds	r7, #184	@ 0xb8
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	effffffe 	.word	0xeffffffe
 800d374:	58000c00 	.word	0x58000c00
 800d378:	0800caf5 	.word	0x0800caf5

0800d37c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d37c:	b480      	push	{r7}
 800d37e:	b083      	sub	sp, #12
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d384:	bf00      	nop
 800d386:	370c      	adds	r7, #12
 800d388:	46bd      	mov	sp, r7
 800d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38e:	4770      	bx	lr

0800d390 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d390:	b480      	push	{r7}
 800d392:	b083      	sub	sp, #12
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d398:	bf00      	nop
 800d39a:	370c      	adds	r7, #12
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	b083      	sub	sp, #12
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d3ac:	bf00      	nop
 800d3ae:	370c      	adds	r7, #12
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b6:	4770      	bx	lr

0800d3b8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b085      	sub	sp, #20
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d3c6:	2b01      	cmp	r3, #1
 800d3c8:	d101      	bne.n	800d3ce <HAL_UARTEx_DisableFifoMode+0x16>
 800d3ca:	2302      	movs	r3, #2
 800d3cc:	e027      	b.n	800d41e <HAL_UARTEx_DisableFifoMode+0x66>
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2224      	movs	r2, #36	@ 0x24
 800d3da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	681a      	ldr	r2, [r3, #0]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	f022 0201 	bic.w	r2, r2, #1
 800d3f4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d3fc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2200      	movs	r2, #0
 800d402:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	68fa      	ldr	r2, [r7, #12]
 800d40a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2220      	movs	r2, #32
 800d410:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2200      	movs	r2, #0
 800d418:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d41c:	2300      	movs	r3, #0
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3714      	adds	r7, #20
 800d422:	46bd      	mov	sp, r7
 800d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d428:	4770      	bx	lr

0800d42a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d42a:	b580      	push	{r7, lr}
 800d42c:	b084      	sub	sp, #16
 800d42e:	af00      	add	r7, sp, #0
 800d430:	6078      	str	r0, [r7, #4]
 800d432:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d43a:	2b01      	cmp	r3, #1
 800d43c:	d101      	bne.n	800d442 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d43e:	2302      	movs	r3, #2
 800d440:	e02d      	b.n	800d49e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	2201      	movs	r2, #1
 800d446:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2224      	movs	r2, #36	@ 0x24
 800d44e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	681a      	ldr	r2, [r3, #0]
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f022 0201 	bic.w	r2, r2, #1
 800d468:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	689b      	ldr	r3, [r3, #8]
 800d470:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	683a      	ldr	r2, [r7, #0]
 800d47a:	430a      	orrs	r2, r1
 800d47c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d47e:	6878      	ldr	r0, [r7, #4]
 800d480:	f000 f850 	bl	800d524 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	68fa      	ldr	r2, [r7, #12]
 800d48a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2220      	movs	r2, #32
 800d490:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2200      	movs	r2, #0
 800d498:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d49c:	2300      	movs	r3, #0
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	3710      	adds	r7, #16
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}

0800d4a6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d4a6:	b580      	push	{r7, lr}
 800d4a8:	b084      	sub	sp, #16
 800d4aa:	af00      	add	r7, sp, #0
 800d4ac:	6078      	str	r0, [r7, #4]
 800d4ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d4b6:	2b01      	cmp	r3, #1
 800d4b8:	d101      	bne.n	800d4be <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d4ba:	2302      	movs	r3, #2
 800d4bc:	e02d      	b.n	800d51a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	2224      	movs	r2, #36	@ 0x24
 800d4ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	681a      	ldr	r2, [r3, #0]
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f022 0201 	bic.w	r2, r2, #1
 800d4e4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	689b      	ldr	r3, [r3, #8]
 800d4ec:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	683a      	ldr	r2, [r7, #0]
 800d4f6:	430a      	orrs	r2, r1
 800d4f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 f812 	bl	800d524 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	68fa      	ldr	r2, [r7, #12]
 800d506:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2220      	movs	r2, #32
 800d50c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2200      	movs	r2, #0
 800d514:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3710      	adds	r7, #16
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
	...

0800d524 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d524:	b480      	push	{r7}
 800d526:	b085      	sub	sp, #20
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d530:	2b00      	cmp	r3, #0
 800d532:	d108      	bne.n	800d546 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2201      	movs	r2, #1
 800d538:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2201      	movs	r2, #1
 800d540:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d544:	e031      	b.n	800d5aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d546:	2310      	movs	r3, #16
 800d548:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d54a:	2310      	movs	r3, #16
 800d54c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	689b      	ldr	r3, [r3, #8]
 800d554:	0e5b      	lsrs	r3, r3, #25
 800d556:	b2db      	uxtb	r3, r3
 800d558:	f003 0307 	and.w	r3, r3, #7
 800d55c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	689b      	ldr	r3, [r3, #8]
 800d564:	0f5b      	lsrs	r3, r3, #29
 800d566:	b2db      	uxtb	r3, r3
 800d568:	f003 0307 	and.w	r3, r3, #7
 800d56c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d56e:	7bbb      	ldrb	r3, [r7, #14]
 800d570:	7b3a      	ldrb	r2, [r7, #12]
 800d572:	4911      	ldr	r1, [pc, #68]	@ (800d5b8 <UARTEx_SetNbDataToProcess+0x94>)
 800d574:	5c8a      	ldrb	r2, [r1, r2]
 800d576:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d57a:	7b3a      	ldrb	r2, [r7, #12]
 800d57c:	490f      	ldr	r1, [pc, #60]	@ (800d5bc <UARTEx_SetNbDataToProcess+0x98>)
 800d57e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d580:	fb93 f3f2 	sdiv	r3, r3, r2
 800d584:	b29a      	uxth	r2, r3
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d58c:	7bfb      	ldrb	r3, [r7, #15]
 800d58e:	7b7a      	ldrb	r2, [r7, #13]
 800d590:	4909      	ldr	r1, [pc, #36]	@ (800d5b8 <UARTEx_SetNbDataToProcess+0x94>)
 800d592:	5c8a      	ldrb	r2, [r1, r2]
 800d594:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d598:	7b7a      	ldrb	r2, [r7, #13]
 800d59a:	4908      	ldr	r1, [pc, #32]	@ (800d5bc <UARTEx_SetNbDataToProcess+0x98>)
 800d59c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d59e:	fb93 f3f2 	sdiv	r3, r3, r2
 800d5a2:	b29a      	uxth	r2, r3
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d5aa:	bf00      	nop
 800d5ac:	3714      	adds	r7, #20
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b4:	4770      	bx	lr
 800d5b6:	bf00      	nop
 800d5b8:	080110ec 	.word	0x080110ec
 800d5bc:	080110f4 	.word	0x080110f4

0800d5c0 <malloc>:
 800d5c0:	4b02      	ldr	r3, [pc, #8]	@ (800d5cc <malloc+0xc>)
 800d5c2:	4601      	mov	r1, r0
 800d5c4:	6818      	ldr	r0, [r3, #0]
 800d5c6:	f000 b82d 	b.w	800d624 <_malloc_r>
 800d5ca:	bf00      	nop
 800d5cc:	240001d4 	.word	0x240001d4

0800d5d0 <free>:
 800d5d0:	4b02      	ldr	r3, [pc, #8]	@ (800d5dc <free+0xc>)
 800d5d2:	4601      	mov	r1, r0
 800d5d4:	6818      	ldr	r0, [r3, #0]
 800d5d6:	f001 be49 	b.w	800f26c <_free_r>
 800d5da:	bf00      	nop
 800d5dc:	240001d4 	.word	0x240001d4

0800d5e0 <sbrk_aligned>:
 800d5e0:	b570      	push	{r4, r5, r6, lr}
 800d5e2:	4e0f      	ldr	r6, [pc, #60]	@ (800d620 <sbrk_aligned+0x40>)
 800d5e4:	460c      	mov	r4, r1
 800d5e6:	6831      	ldr	r1, [r6, #0]
 800d5e8:	4605      	mov	r5, r0
 800d5ea:	b911      	cbnz	r1, 800d5f2 <sbrk_aligned+0x12>
 800d5ec:	f000 fff8 	bl	800e5e0 <_sbrk_r>
 800d5f0:	6030      	str	r0, [r6, #0]
 800d5f2:	4621      	mov	r1, r4
 800d5f4:	4628      	mov	r0, r5
 800d5f6:	f000 fff3 	bl	800e5e0 <_sbrk_r>
 800d5fa:	1c43      	adds	r3, r0, #1
 800d5fc:	d103      	bne.n	800d606 <sbrk_aligned+0x26>
 800d5fe:	f04f 34ff 	mov.w	r4, #4294967295
 800d602:	4620      	mov	r0, r4
 800d604:	bd70      	pop	{r4, r5, r6, pc}
 800d606:	1cc4      	adds	r4, r0, #3
 800d608:	f024 0403 	bic.w	r4, r4, #3
 800d60c:	42a0      	cmp	r0, r4
 800d60e:	d0f8      	beq.n	800d602 <sbrk_aligned+0x22>
 800d610:	1a21      	subs	r1, r4, r0
 800d612:	4628      	mov	r0, r5
 800d614:	f000 ffe4 	bl	800e5e0 <_sbrk_r>
 800d618:	3001      	adds	r0, #1
 800d61a:	d1f2      	bne.n	800d602 <sbrk_aligned+0x22>
 800d61c:	e7ef      	b.n	800d5fe <sbrk_aligned+0x1e>
 800d61e:	bf00      	nop
 800d620:	240008c8 	.word	0x240008c8

0800d624 <_malloc_r>:
 800d624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d628:	1ccd      	adds	r5, r1, #3
 800d62a:	f025 0503 	bic.w	r5, r5, #3
 800d62e:	3508      	adds	r5, #8
 800d630:	2d0c      	cmp	r5, #12
 800d632:	bf38      	it	cc
 800d634:	250c      	movcc	r5, #12
 800d636:	2d00      	cmp	r5, #0
 800d638:	4606      	mov	r6, r0
 800d63a:	db01      	blt.n	800d640 <_malloc_r+0x1c>
 800d63c:	42a9      	cmp	r1, r5
 800d63e:	d904      	bls.n	800d64a <_malloc_r+0x26>
 800d640:	230c      	movs	r3, #12
 800d642:	6033      	str	r3, [r6, #0]
 800d644:	2000      	movs	r0, #0
 800d646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d64a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d720 <_malloc_r+0xfc>
 800d64e:	f000 f869 	bl	800d724 <__malloc_lock>
 800d652:	f8d8 3000 	ldr.w	r3, [r8]
 800d656:	461c      	mov	r4, r3
 800d658:	bb44      	cbnz	r4, 800d6ac <_malloc_r+0x88>
 800d65a:	4629      	mov	r1, r5
 800d65c:	4630      	mov	r0, r6
 800d65e:	f7ff ffbf 	bl	800d5e0 <sbrk_aligned>
 800d662:	1c43      	adds	r3, r0, #1
 800d664:	4604      	mov	r4, r0
 800d666:	d158      	bne.n	800d71a <_malloc_r+0xf6>
 800d668:	f8d8 4000 	ldr.w	r4, [r8]
 800d66c:	4627      	mov	r7, r4
 800d66e:	2f00      	cmp	r7, #0
 800d670:	d143      	bne.n	800d6fa <_malloc_r+0xd6>
 800d672:	2c00      	cmp	r4, #0
 800d674:	d04b      	beq.n	800d70e <_malloc_r+0xea>
 800d676:	6823      	ldr	r3, [r4, #0]
 800d678:	4639      	mov	r1, r7
 800d67a:	4630      	mov	r0, r6
 800d67c:	eb04 0903 	add.w	r9, r4, r3
 800d680:	f000 ffae 	bl	800e5e0 <_sbrk_r>
 800d684:	4581      	cmp	r9, r0
 800d686:	d142      	bne.n	800d70e <_malloc_r+0xea>
 800d688:	6821      	ldr	r1, [r4, #0]
 800d68a:	1a6d      	subs	r5, r5, r1
 800d68c:	4629      	mov	r1, r5
 800d68e:	4630      	mov	r0, r6
 800d690:	f7ff ffa6 	bl	800d5e0 <sbrk_aligned>
 800d694:	3001      	adds	r0, #1
 800d696:	d03a      	beq.n	800d70e <_malloc_r+0xea>
 800d698:	6823      	ldr	r3, [r4, #0]
 800d69a:	442b      	add	r3, r5
 800d69c:	6023      	str	r3, [r4, #0]
 800d69e:	f8d8 3000 	ldr.w	r3, [r8]
 800d6a2:	685a      	ldr	r2, [r3, #4]
 800d6a4:	bb62      	cbnz	r2, 800d700 <_malloc_r+0xdc>
 800d6a6:	f8c8 7000 	str.w	r7, [r8]
 800d6aa:	e00f      	b.n	800d6cc <_malloc_r+0xa8>
 800d6ac:	6822      	ldr	r2, [r4, #0]
 800d6ae:	1b52      	subs	r2, r2, r5
 800d6b0:	d420      	bmi.n	800d6f4 <_malloc_r+0xd0>
 800d6b2:	2a0b      	cmp	r2, #11
 800d6b4:	d917      	bls.n	800d6e6 <_malloc_r+0xc2>
 800d6b6:	1961      	adds	r1, r4, r5
 800d6b8:	42a3      	cmp	r3, r4
 800d6ba:	6025      	str	r5, [r4, #0]
 800d6bc:	bf18      	it	ne
 800d6be:	6059      	strne	r1, [r3, #4]
 800d6c0:	6863      	ldr	r3, [r4, #4]
 800d6c2:	bf08      	it	eq
 800d6c4:	f8c8 1000 	streq.w	r1, [r8]
 800d6c8:	5162      	str	r2, [r4, r5]
 800d6ca:	604b      	str	r3, [r1, #4]
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	f000 f82f 	bl	800d730 <__malloc_unlock>
 800d6d2:	f104 000b 	add.w	r0, r4, #11
 800d6d6:	1d23      	adds	r3, r4, #4
 800d6d8:	f020 0007 	bic.w	r0, r0, #7
 800d6dc:	1ac2      	subs	r2, r0, r3
 800d6de:	bf1c      	itt	ne
 800d6e0:	1a1b      	subne	r3, r3, r0
 800d6e2:	50a3      	strne	r3, [r4, r2]
 800d6e4:	e7af      	b.n	800d646 <_malloc_r+0x22>
 800d6e6:	6862      	ldr	r2, [r4, #4]
 800d6e8:	42a3      	cmp	r3, r4
 800d6ea:	bf0c      	ite	eq
 800d6ec:	f8c8 2000 	streq.w	r2, [r8]
 800d6f0:	605a      	strne	r2, [r3, #4]
 800d6f2:	e7eb      	b.n	800d6cc <_malloc_r+0xa8>
 800d6f4:	4623      	mov	r3, r4
 800d6f6:	6864      	ldr	r4, [r4, #4]
 800d6f8:	e7ae      	b.n	800d658 <_malloc_r+0x34>
 800d6fa:	463c      	mov	r4, r7
 800d6fc:	687f      	ldr	r7, [r7, #4]
 800d6fe:	e7b6      	b.n	800d66e <_malloc_r+0x4a>
 800d700:	461a      	mov	r2, r3
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	42a3      	cmp	r3, r4
 800d706:	d1fb      	bne.n	800d700 <_malloc_r+0xdc>
 800d708:	2300      	movs	r3, #0
 800d70a:	6053      	str	r3, [r2, #4]
 800d70c:	e7de      	b.n	800d6cc <_malloc_r+0xa8>
 800d70e:	230c      	movs	r3, #12
 800d710:	6033      	str	r3, [r6, #0]
 800d712:	4630      	mov	r0, r6
 800d714:	f000 f80c 	bl	800d730 <__malloc_unlock>
 800d718:	e794      	b.n	800d644 <_malloc_r+0x20>
 800d71a:	6005      	str	r5, [r0, #0]
 800d71c:	e7d6      	b.n	800d6cc <_malloc_r+0xa8>
 800d71e:	bf00      	nop
 800d720:	240008cc 	.word	0x240008cc

0800d724 <__malloc_lock>:
 800d724:	4801      	ldr	r0, [pc, #4]	@ (800d72c <__malloc_lock+0x8>)
 800d726:	f000 bfa8 	b.w	800e67a <__retarget_lock_acquire_recursive>
 800d72a:	bf00      	nop
 800d72c:	24000a10 	.word	0x24000a10

0800d730 <__malloc_unlock>:
 800d730:	4801      	ldr	r0, [pc, #4]	@ (800d738 <__malloc_unlock+0x8>)
 800d732:	f000 bfa3 	b.w	800e67c <__retarget_lock_release_recursive>
 800d736:	bf00      	nop
 800d738:	24000a10 	.word	0x24000a10

0800d73c <realloc>:
 800d73c:	4b02      	ldr	r3, [pc, #8]	@ (800d748 <realloc+0xc>)
 800d73e:	460a      	mov	r2, r1
 800d740:	4601      	mov	r1, r0
 800d742:	6818      	ldr	r0, [r3, #0]
 800d744:	f000 b802 	b.w	800d74c <_realloc_r>
 800d748:	240001d4 	.word	0x240001d4

0800d74c <_realloc_r>:
 800d74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d750:	4607      	mov	r7, r0
 800d752:	4614      	mov	r4, r2
 800d754:	460d      	mov	r5, r1
 800d756:	b921      	cbnz	r1, 800d762 <_realloc_r+0x16>
 800d758:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d75c:	4611      	mov	r1, r2
 800d75e:	f7ff bf61 	b.w	800d624 <_malloc_r>
 800d762:	b92a      	cbnz	r2, 800d770 <_realloc_r+0x24>
 800d764:	f001 fd82 	bl	800f26c <_free_r>
 800d768:	4625      	mov	r5, r4
 800d76a:	4628      	mov	r0, r5
 800d76c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d770:	f002 f952 	bl	800fa18 <_malloc_usable_size_r>
 800d774:	4284      	cmp	r4, r0
 800d776:	4606      	mov	r6, r0
 800d778:	d802      	bhi.n	800d780 <_realloc_r+0x34>
 800d77a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d77e:	d8f4      	bhi.n	800d76a <_realloc_r+0x1e>
 800d780:	4621      	mov	r1, r4
 800d782:	4638      	mov	r0, r7
 800d784:	f7ff ff4e 	bl	800d624 <_malloc_r>
 800d788:	4680      	mov	r8, r0
 800d78a:	b908      	cbnz	r0, 800d790 <_realloc_r+0x44>
 800d78c:	4645      	mov	r5, r8
 800d78e:	e7ec      	b.n	800d76a <_realloc_r+0x1e>
 800d790:	42b4      	cmp	r4, r6
 800d792:	4622      	mov	r2, r4
 800d794:	4629      	mov	r1, r5
 800d796:	bf28      	it	cs
 800d798:	4632      	movcs	r2, r6
 800d79a:	f000 ff70 	bl	800e67e <memcpy>
 800d79e:	4629      	mov	r1, r5
 800d7a0:	4638      	mov	r0, r7
 800d7a2:	f001 fd63 	bl	800f26c <_free_r>
 800d7a6:	e7f1      	b.n	800d78c <_realloc_r+0x40>

0800d7a8 <__cvt>:
 800d7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7aa:	ed2d 8b02 	vpush	{d8}
 800d7ae:	eeb0 8b40 	vmov.f64	d8, d0
 800d7b2:	b085      	sub	sp, #20
 800d7b4:	4617      	mov	r7, r2
 800d7b6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800d7b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d7ba:	ee18 2a90 	vmov	r2, s17
 800d7be:	f025 0520 	bic.w	r5, r5, #32
 800d7c2:	2a00      	cmp	r2, #0
 800d7c4:	bfb6      	itet	lt
 800d7c6:	222d      	movlt	r2, #45	@ 0x2d
 800d7c8:	2200      	movge	r2, #0
 800d7ca:	eeb1 8b40 	vneglt.f64	d8, d0
 800d7ce:	2d46      	cmp	r5, #70	@ 0x46
 800d7d0:	460c      	mov	r4, r1
 800d7d2:	701a      	strb	r2, [r3, #0]
 800d7d4:	d004      	beq.n	800d7e0 <__cvt+0x38>
 800d7d6:	2d45      	cmp	r5, #69	@ 0x45
 800d7d8:	d100      	bne.n	800d7dc <__cvt+0x34>
 800d7da:	3401      	adds	r4, #1
 800d7dc:	2102      	movs	r1, #2
 800d7de:	e000      	b.n	800d7e2 <__cvt+0x3a>
 800d7e0:	2103      	movs	r1, #3
 800d7e2:	ab03      	add	r3, sp, #12
 800d7e4:	9301      	str	r3, [sp, #4]
 800d7e6:	ab02      	add	r3, sp, #8
 800d7e8:	9300      	str	r3, [sp, #0]
 800d7ea:	4622      	mov	r2, r4
 800d7ec:	4633      	mov	r3, r6
 800d7ee:	eeb0 0b48 	vmov.f64	d0, d8
 800d7f2:	f000 ffdd 	bl	800e7b0 <_dtoa_r>
 800d7f6:	2d47      	cmp	r5, #71	@ 0x47
 800d7f8:	d114      	bne.n	800d824 <__cvt+0x7c>
 800d7fa:	07fb      	lsls	r3, r7, #31
 800d7fc:	d50a      	bpl.n	800d814 <__cvt+0x6c>
 800d7fe:	1902      	adds	r2, r0, r4
 800d800:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d808:	bf08      	it	eq
 800d80a:	9203      	streq	r2, [sp, #12]
 800d80c:	2130      	movs	r1, #48	@ 0x30
 800d80e:	9b03      	ldr	r3, [sp, #12]
 800d810:	4293      	cmp	r3, r2
 800d812:	d319      	bcc.n	800d848 <__cvt+0xa0>
 800d814:	9b03      	ldr	r3, [sp, #12]
 800d816:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d818:	1a1b      	subs	r3, r3, r0
 800d81a:	6013      	str	r3, [r2, #0]
 800d81c:	b005      	add	sp, #20
 800d81e:	ecbd 8b02 	vpop	{d8}
 800d822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d824:	2d46      	cmp	r5, #70	@ 0x46
 800d826:	eb00 0204 	add.w	r2, r0, r4
 800d82a:	d1e9      	bne.n	800d800 <__cvt+0x58>
 800d82c:	7803      	ldrb	r3, [r0, #0]
 800d82e:	2b30      	cmp	r3, #48	@ 0x30
 800d830:	d107      	bne.n	800d842 <__cvt+0x9a>
 800d832:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d83a:	bf1c      	itt	ne
 800d83c:	f1c4 0401 	rsbne	r4, r4, #1
 800d840:	6034      	strne	r4, [r6, #0]
 800d842:	6833      	ldr	r3, [r6, #0]
 800d844:	441a      	add	r2, r3
 800d846:	e7db      	b.n	800d800 <__cvt+0x58>
 800d848:	1c5c      	adds	r4, r3, #1
 800d84a:	9403      	str	r4, [sp, #12]
 800d84c:	7019      	strb	r1, [r3, #0]
 800d84e:	e7de      	b.n	800d80e <__cvt+0x66>

0800d850 <__exponent>:
 800d850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d852:	2900      	cmp	r1, #0
 800d854:	bfba      	itte	lt
 800d856:	4249      	neglt	r1, r1
 800d858:	232d      	movlt	r3, #45	@ 0x2d
 800d85a:	232b      	movge	r3, #43	@ 0x2b
 800d85c:	2909      	cmp	r1, #9
 800d85e:	7002      	strb	r2, [r0, #0]
 800d860:	7043      	strb	r3, [r0, #1]
 800d862:	dd29      	ble.n	800d8b8 <__exponent+0x68>
 800d864:	f10d 0307 	add.w	r3, sp, #7
 800d868:	461d      	mov	r5, r3
 800d86a:	270a      	movs	r7, #10
 800d86c:	461a      	mov	r2, r3
 800d86e:	fbb1 f6f7 	udiv	r6, r1, r7
 800d872:	fb07 1416 	mls	r4, r7, r6, r1
 800d876:	3430      	adds	r4, #48	@ 0x30
 800d878:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d87c:	460c      	mov	r4, r1
 800d87e:	2c63      	cmp	r4, #99	@ 0x63
 800d880:	f103 33ff 	add.w	r3, r3, #4294967295
 800d884:	4631      	mov	r1, r6
 800d886:	dcf1      	bgt.n	800d86c <__exponent+0x1c>
 800d888:	3130      	adds	r1, #48	@ 0x30
 800d88a:	1e94      	subs	r4, r2, #2
 800d88c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d890:	1c41      	adds	r1, r0, #1
 800d892:	4623      	mov	r3, r4
 800d894:	42ab      	cmp	r3, r5
 800d896:	d30a      	bcc.n	800d8ae <__exponent+0x5e>
 800d898:	f10d 0309 	add.w	r3, sp, #9
 800d89c:	1a9b      	subs	r3, r3, r2
 800d89e:	42ac      	cmp	r4, r5
 800d8a0:	bf88      	it	hi
 800d8a2:	2300      	movhi	r3, #0
 800d8a4:	3302      	adds	r3, #2
 800d8a6:	4403      	add	r3, r0
 800d8a8:	1a18      	subs	r0, r3, r0
 800d8aa:	b003      	add	sp, #12
 800d8ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8ae:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d8b2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d8b6:	e7ed      	b.n	800d894 <__exponent+0x44>
 800d8b8:	2330      	movs	r3, #48	@ 0x30
 800d8ba:	3130      	adds	r1, #48	@ 0x30
 800d8bc:	7083      	strb	r3, [r0, #2]
 800d8be:	70c1      	strb	r1, [r0, #3]
 800d8c0:	1d03      	adds	r3, r0, #4
 800d8c2:	e7f1      	b.n	800d8a8 <__exponent+0x58>
 800d8c4:	0000      	movs	r0, r0
	...

0800d8c8 <_printf_float>:
 800d8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8cc:	b08d      	sub	sp, #52	@ 0x34
 800d8ce:	460c      	mov	r4, r1
 800d8d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d8d4:	4616      	mov	r6, r2
 800d8d6:	461f      	mov	r7, r3
 800d8d8:	4605      	mov	r5, r0
 800d8da:	f000 fe49 	bl	800e570 <_localeconv_r>
 800d8de:	f8d0 b000 	ldr.w	fp, [r0]
 800d8e2:	4658      	mov	r0, fp
 800d8e4:	f7f2 fd4c 	bl	8000380 <strlen>
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8ec:	f8d8 3000 	ldr.w	r3, [r8]
 800d8f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d8f4:	6822      	ldr	r2, [r4, #0]
 800d8f6:	9005      	str	r0, [sp, #20]
 800d8f8:	3307      	adds	r3, #7
 800d8fa:	f023 0307 	bic.w	r3, r3, #7
 800d8fe:	f103 0108 	add.w	r1, r3, #8
 800d902:	f8c8 1000 	str.w	r1, [r8]
 800d906:	ed93 0b00 	vldr	d0, [r3]
 800d90a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800db68 <_printf_float+0x2a0>
 800d90e:	eeb0 7bc0 	vabs.f64	d7, d0
 800d912:	eeb4 7b46 	vcmp.f64	d7, d6
 800d916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d91a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800d91e:	dd24      	ble.n	800d96a <_printf_float+0xa2>
 800d920:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d928:	d502      	bpl.n	800d930 <_printf_float+0x68>
 800d92a:	232d      	movs	r3, #45	@ 0x2d
 800d92c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d930:	498f      	ldr	r1, [pc, #572]	@ (800db70 <_printf_float+0x2a8>)
 800d932:	4b90      	ldr	r3, [pc, #576]	@ (800db74 <_printf_float+0x2ac>)
 800d934:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800d938:	bf8c      	ite	hi
 800d93a:	4688      	movhi	r8, r1
 800d93c:	4698      	movls	r8, r3
 800d93e:	f022 0204 	bic.w	r2, r2, #4
 800d942:	2303      	movs	r3, #3
 800d944:	6123      	str	r3, [r4, #16]
 800d946:	6022      	str	r2, [r4, #0]
 800d948:	f04f 0a00 	mov.w	sl, #0
 800d94c:	9700      	str	r7, [sp, #0]
 800d94e:	4633      	mov	r3, r6
 800d950:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d952:	4621      	mov	r1, r4
 800d954:	4628      	mov	r0, r5
 800d956:	f000 f9d1 	bl	800dcfc <_printf_common>
 800d95a:	3001      	adds	r0, #1
 800d95c:	f040 8089 	bne.w	800da72 <_printf_float+0x1aa>
 800d960:	f04f 30ff 	mov.w	r0, #4294967295
 800d964:	b00d      	add	sp, #52	@ 0x34
 800d966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d96a:	eeb4 0b40 	vcmp.f64	d0, d0
 800d96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d972:	d709      	bvc.n	800d988 <_printf_float+0xc0>
 800d974:	ee10 3a90 	vmov	r3, s1
 800d978:	2b00      	cmp	r3, #0
 800d97a:	bfbc      	itt	lt
 800d97c:	232d      	movlt	r3, #45	@ 0x2d
 800d97e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d982:	497d      	ldr	r1, [pc, #500]	@ (800db78 <_printf_float+0x2b0>)
 800d984:	4b7d      	ldr	r3, [pc, #500]	@ (800db7c <_printf_float+0x2b4>)
 800d986:	e7d5      	b.n	800d934 <_printf_float+0x6c>
 800d988:	6863      	ldr	r3, [r4, #4]
 800d98a:	1c59      	adds	r1, r3, #1
 800d98c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800d990:	d139      	bne.n	800da06 <_printf_float+0x13e>
 800d992:	2306      	movs	r3, #6
 800d994:	6063      	str	r3, [r4, #4]
 800d996:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d99a:	2300      	movs	r3, #0
 800d99c:	6022      	str	r2, [r4, #0]
 800d99e:	9303      	str	r3, [sp, #12]
 800d9a0:	ab0a      	add	r3, sp, #40	@ 0x28
 800d9a2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d9a6:	ab09      	add	r3, sp, #36	@ 0x24
 800d9a8:	9300      	str	r3, [sp, #0]
 800d9aa:	6861      	ldr	r1, [r4, #4]
 800d9ac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d9b0:	4628      	mov	r0, r5
 800d9b2:	f7ff fef9 	bl	800d7a8 <__cvt>
 800d9b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d9ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d9bc:	4680      	mov	r8, r0
 800d9be:	d129      	bne.n	800da14 <_printf_float+0x14c>
 800d9c0:	1cc8      	adds	r0, r1, #3
 800d9c2:	db02      	blt.n	800d9ca <_printf_float+0x102>
 800d9c4:	6863      	ldr	r3, [r4, #4]
 800d9c6:	4299      	cmp	r1, r3
 800d9c8:	dd41      	ble.n	800da4e <_printf_float+0x186>
 800d9ca:	f1a9 0902 	sub.w	r9, r9, #2
 800d9ce:	fa5f f989 	uxtb.w	r9, r9
 800d9d2:	3901      	subs	r1, #1
 800d9d4:	464a      	mov	r2, r9
 800d9d6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d9da:	9109      	str	r1, [sp, #36]	@ 0x24
 800d9dc:	f7ff ff38 	bl	800d850 <__exponent>
 800d9e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d9e2:	1813      	adds	r3, r2, r0
 800d9e4:	2a01      	cmp	r2, #1
 800d9e6:	4682      	mov	sl, r0
 800d9e8:	6123      	str	r3, [r4, #16]
 800d9ea:	dc02      	bgt.n	800d9f2 <_printf_float+0x12a>
 800d9ec:	6822      	ldr	r2, [r4, #0]
 800d9ee:	07d2      	lsls	r2, r2, #31
 800d9f0:	d501      	bpl.n	800d9f6 <_printf_float+0x12e>
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	6123      	str	r3, [r4, #16]
 800d9f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d0a6      	beq.n	800d94c <_printf_float+0x84>
 800d9fe:	232d      	movs	r3, #45	@ 0x2d
 800da00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da04:	e7a2      	b.n	800d94c <_printf_float+0x84>
 800da06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800da0a:	d1c4      	bne.n	800d996 <_printf_float+0xce>
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d1c2      	bne.n	800d996 <_printf_float+0xce>
 800da10:	2301      	movs	r3, #1
 800da12:	e7bf      	b.n	800d994 <_printf_float+0xcc>
 800da14:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800da18:	d9db      	bls.n	800d9d2 <_printf_float+0x10a>
 800da1a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800da1e:	d118      	bne.n	800da52 <_printf_float+0x18a>
 800da20:	2900      	cmp	r1, #0
 800da22:	6863      	ldr	r3, [r4, #4]
 800da24:	dd0b      	ble.n	800da3e <_printf_float+0x176>
 800da26:	6121      	str	r1, [r4, #16]
 800da28:	b913      	cbnz	r3, 800da30 <_printf_float+0x168>
 800da2a:	6822      	ldr	r2, [r4, #0]
 800da2c:	07d0      	lsls	r0, r2, #31
 800da2e:	d502      	bpl.n	800da36 <_printf_float+0x16e>
 800da30:	3301      	adds	r3, #1
 800da32:	440b      	add	r3, r1
 800da34:	6123      	str	r3, [r4, #16]
 800da36:	65a1      	str	r1, [r4, #88]	@ 0x58
 800da38:	f04f 0a00 	mov.w	sl, #0
 800da3c:	e7db      	b.n	800d9f6 <_printf_float+0x12e>
 800da3e:	b913      	cbnz	r3, 800da46 <_printf_float+0x17e>
 800da40:	6822      	ldr	r2, [r4, #0]
 800da42:	07d2      	lsls	r2, r2, #31
 800da44:	d501      	bpl.n	800da4a <_printf_float+0x182>
 800da46:	3302      	adds	r3, #2
 800da48:	e7f4      	b.n	800da34 <_printf_float+0x16c>
 800da4a:	2301      	movs	r3, #1
 800da4c:	e7f2      	b.n	800da34 <_printf_float+0x16c>
 800da4e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800da52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da54:	4299      	cmp	r1, r3
 800da56:	db05      	blt.n	800da64 <_printf_float+0x19c>
 800da58:	6823      	ldr	r3, [r4, #0]
 800da5a:	6121      	str	r1, [r4, #16]
 800da5c:	07d8      	lsls	r0, r3, #31
 800da5e:	d5ea      	bpl.n	800da36 <_printf_float+0x16e>
 800da60:	1c4b      	adds	r3, r1, #1
 800da62:	e7e7      	b.n	800da34 <_printf_float+0x16c>
 800da64:	2900      	cmp	r1, #0
 800da66:	bfd4      	ite	le
 800da68:	f1c1 0202 	rsble	r2, r1, #2
 800da6c:	2201      	movgt	r2, #1
 800da6e:	4413      	add	r3, r2
 800da70:	e7e0      	b.n	800da34 <_printf_float+0x16c>
 800da72:	6823      	ldr	r3, [r4, #0]
 800da74:	055a      	lsls	r2, r3, #21
 800da76:	d407      	bmi.n	800da88 <_printf_float+0x1c0>
 800da78:	6923      	ldr	r3, [r4, #16]
 800da7a:	4642      	mov	r2, r8
 800da7c:	4631      	mov	r1, r6
 800da7e:	4628      	mov	r0, r5
 800da80:	47b8      	blx	r7
 800da82:	3001      	adds	r0, #1
 800da84:	d12a      	bne.n	800dadc <_printf_float+0x214>
 800da86:	e76b      	b.n	800d960 <_printf_float+0x98>
 800da88:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800da8c:	f240 80e0 	bls.w	800dc50 <_printf_float+0x388>
 800da90:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800da94:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800da98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da9c:	d133      	bne.n	800db06 <_printf_float+0x23e>
 800da9e:	4a38      	ldr	r2, [pc, #224]	@ (800db80 <_printf_float+0x2b8>)
 800daa0:	2301      	movs	r3, #1
 800daa2:	4631      	mov	r1, r6
 800daa4:	4628      	mov	r0, r5
 800daa6:	47b8      	blx	r7
 800daa8:	3001      	adds	r0, #1
 800daaa:	f43f af59 	beq.w	800d960 <_printf_float+0x98>
 800daae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dab2:	4543      	cmp	r3, r8
 800dab4:	db02      	blt.n	800dabc <_printf_float+0x1f4>
 800dab6:	6823      	ldr	r3, [r4, #0]
 800dab8:	07d8      	lsls	r0, r3, #31
 800daba:	d50f      	bpl.n	800dadc <_printf_float+0x214>
 800dabc:	9b05      	ldr	r3, [sp, #20]
 800dabe:	465a      	mov	r2, fp
 800dac0:	4631      	mov	r1, r6
 800dac2:	4628      	mov	r0, r5
 800dac4:	47b8      	blx	r7
 800dac6:	3001      	adds	r0, #1
 800dac8:	f43f af4a 	beq.w	800d960 <_printf_float+0x98>
 800dacc:	f04f 0900 	mov.w	r9, #0
 800dad0:	f108 38ff 	add.w	r8, r8, #4294967295
 800dad4:	f104 0a1a 	add.w	sl, r4, #26
 800dad8:	45c8      	cmp	r8, r9
 800dada:	dc09      	bgt.n	800daf0 <_printf_float+0x228>
 800dadc:	6823      	ldr	r3, [r4, #0]
 800dade:	079b      	lsls	r3, r3, #30
 800dae0:	f100 8107 	bmi.w	800dcf2 <_printf_float+0x42a>
 800dae4:	68e0      	ldr	r0, [r4, #12]
 800dae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dae8:	4298      	cmp	r0, r3
 800daea:	bfb8      	it	lt
 800daec:	4618      	movlt	r0, r3
 800daee:	e739      	b.n	800d964 <_printf_float+0x9c>
 800daf0:	2301      	movs	r3, #1
 800daf2:	4652      	mov	r2, sl
 800daf4:	4631      	mov	r1, r6
 800daf6:	4628      	mov	r0, r5
 800daf8:	47b8      	blx	r7
 800dafa:	3001      	adds	r0, #1
 800dafc:	f43f af30 	beq.w	800d960 <_printf_float+0x98>
 800db00:	f109 0901 	add.w	r9, r9, #1
 800db04:	e7e8      	b.n	800dad8 <_printf_float+0x210>
 800db06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db08:	2b00      	cmp	r3, #0
 800db0a:	dc3b      	bgt.n	800db84 <_printf_float+0x2bc>
 800db0c:	4a1c      	ldr	r2, [pc, #112]	@ (800db80 <_printf_float+0x2b8>)
 800db0e:	2301      	movs	r3, #1
 800db10:	4631      	mov	r1, r6
 800db12:	4628      	mov	r0, r5
 800db14:	47b8      	blx	r7
 800db16:	3001      	adds	r0, #1
 800db18:	f43f af22 	beq.w	800d960 <_printf_float+0x98>
 800db1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800db20:	ea59 0303 	orrs.w	r3, r9, r3
 800db24:	d102      	bne.n	800db2c <_printf_float+0x264>
 800db26:	6823      	ldr	r3, [r4, #0]
 800db28:	07d9      	lsls	r1, r3, #31
 800db2a:	d5d7      	bpl.n	800dadc <_printf_float+0x214>
 800db2c:	9b05      	ldr	r3, [sp, #20]
 800db2e:	465a      	mov	r2, fp
 800db30:	4631      	mov	r1, r6
 800db32:	4628      	mov	r0, r5
 800db34:	47b8      	blx	r7
 800db36:	3001      	adds	r0, #1
 800db38:	f43f af12 	beq.w	800d960 <_printf_float+0x98>
 800db3c:	f04f 0a00 	mov.w	sl, #0
 800db40:	f104 0b1a 	add.w	fp, r4, #26
 800db44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db46:	425b      	negs	r3, r3
 800db48:	4553      	cmp	r3, sl
 800db4a:	dc01      	bgt.n	800db50 <_printf_float+0x288>
 800db4c:	464b      	mov	r3, r9
 800db4e:	e794      	b.n	800da7a <_printf_float+0x1b2>
 800db50:	2301      	movs	r3, #1
 800db52:	465a      	mov	r2, fp
 800db54:	4631      	mov	r1, r6
 800db56:	4628      	mov	r0, r5
 800db58:	47b8      	blx	r7
 800db5a:	3001      	adds	r0, #1
 800db5c:	f43f af00 	beq.w	800d960 <_printf_float+0x98>
 800db60:	f10a 0a01 	add.w	sl, sl, #1
 800db64:	e7ee      	b.n	800db44 <_printf_float+0x27c>
 800db66:	bf00      	nop
 800db68:	ffffffff 	.word	0xffffffff
 800db6c:	7fefffff 	.word	0x7fefffff
 800db70:	08011201 	.word	0x08011201
 800db74:	080111fd 	.word	0x080111fd
 800db78:	08011209 	.word	0x08011209
 800db7c:	08011205 	.word	0x08011205
 800db80:	08011346 	.word	0x08011346
 800db84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800db86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800db8a:	4553      	cmp	r3, sl
 800db8c:	bfa8      	it	ge
 800db8e:	4653      	movge	r3, sl
 800db90:	2b00      	cmp	r3, #0
 800db92:	4699      	mov	r9, r3
 800db94:	dc37      	bgt.n	800dc06 <_printf_float+0x33e>
 800db96:	2300      	movs	r3, #0
 800db98:	9307      	str	r3, [sp, #28]
 800db9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db9e:	f104 021a 	add.w	r2, r4, #26
 800dba2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dba4:	9907      	ldr	r1, [sp, #28]
 800dba6:	9306      	str	r3, [sp, #24]
 800dba8:	eba3 0309 	sub.w	r3, r3, r9
 800dbac:	428b      	cmp	r3, r1
 800dbae:	dc31      	bgt.n	800dc14 <_printf_float+0x34c>
 800dbb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbb2:	459a      	cmp	sl, r3
 800dbb4:	dc3b      	bgt.n	800dc2e <_printf_float+0x366>
 800dbb6:	6823      	ldr	r3, [r4, #0]
 800dbb8:	07da      	lsls	r2, r3, #31
 800dbba:	d438      	bmi.n	800dc2e <_printf_float+0x366>
 800dbbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbbe:	ebaa 0903 	sub.w	r9, sl, r3
 800dbc2:	9b06      	ldr	r3, [sp, #24]
 800dbc4:	ebaa 0303 	sub.w	r3, sl, r3
 800dbc8:	4599      	cmp	r9, r3
 800dbca:	bfa8      	it	ge
 800dbcc:	4699      	movge	r9, r3
 800dbce:	f1b9 0f00 	cmp.w	r9, #0
 800dbd2:	dc34      	bgt.n	800dc3e <_printf_float+0x376>
 800dbd4:	f04f 0800 	mov.w	r8, #0
 800dbd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dbdc:	f104 0b1a 	add.w	fp, r4, #26
 800dbe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbe2:	ebaa 0303 	sub.w	r3, sl, r3
 800dbe6:	eba3 0309 	sub.w	r3, r3, r9
 800dbea:	4543      	cmp	r3, r8
 800dbec:	f77f af76 	ble.w	800dadc <_printf_float+0x214>
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	465a      	mov	r2, fp
 800dbf4:	4631      	mov	r1, r6
 800dbf6:	4628      	mov	r0, r5
 800dbf8:	47b8      	blx	r7
 800dbfa:	3001      	adds	r0, #1
 800dbfc:	f43f aeb0 	beq.w	800d960 <_printf_float+0x98>
 800dc00:	f108 0801 	add.w	r8, r8, #1
 800dc04:	e7ec      	b.n	800dbe0 <_printf_float+0x318>
 800dc06:	4642      	mov	r2, r8
 800dc08:	4631      	mov	r1, r6
 800dc0a:	4628      	mov	r0, r5
 800dc0c:	47b8      	blx	r7
 800dc0e:	3001      	adds	r0, #1
 800dc10:	d1c1      	bne.n	800db96 <_printf_float+0x2ce>
 800dc12:	e6a5      	b.n	800d960 <_printf_float+0x98>
 800dc14:	2301      	movs	r3, #1
 800dc16:	4631      	mov	r1, r6
 800dc18:	4628      	mov	r0, r5
 800dc1a:	9206      	str	r2, [sp, #24]
 800dc1c:	47b8      	blx	r7
 800dc1e:	3001      	adds	r0, #1
 800dc20:	f43f ae9e 	beq.w	800d960 <_printf_float+0x98>
 800dc24:	9b07      	ldr	r3, [sp, #28]
 800dc26:	9a06      	ldr	r2, [sp, #24]
 800dc28:	3301      	adds	r3, #1
 800dc2a:	9307      	str	r3, [sp, #28]
 800dc2c:	e7b9      	b.n	800dba2 <_printf_float+0x2da>
 800dc2e:	9b05      	ldr	r3, [sp, #20]
 800dc30:	465a      	mov	r2, fp
 800dc32:	4631      	mov	r1, r6
 800dc34:	4628      	mov	r0, r5
 800dc36:	47b8      	blx	r7
 800dc38:	3001      	adds	r0, #1
 800dc3a:	d1bf      	bne.n	800dbbc <_printf_float+0x2f4>
 800dc3c:	e690      	b.n	800d960 <_printf_float+0x98>
 800dc3e:	9a06      	ldr	r2, [sp, #24]
 800dc40:	464b      	mov	r3, r9
 800dc42:	4442      	add	r2, r8
 800dc44:	4631      	mov	r1, r6
 800dc46:	4628      	mov	r0, r5
 800dc48:	47b8      	blx	r7
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	d1c2      	bne.n	800dbd4 <_printf_float+0x30c>
 800dc4e:	e687      	b.n	800d960 <_printf_float+0x98>
 800dc50:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800dc54:	f1b9 0f01 	cmp.w	r9, #1
 800dc58:	dc01      	bgt.n	800dc5e <_printf_float+0x396>
 800dc5a:	07db      	lsls	r3, r3, #31
 800dc5c:	d536      	bpl.n	800dccc <_printf_float+0x404>
 800dc5e:	2301      	movs	r3, #1
 800dc60:	4642      	mov	r2, r8
 800dc62:	4631      	mov	r1, r6
 800dc64:	4628      	mov	r0, r5
 800dc66:	47b8      	blx	r7
 800dc68:	3001      	adds	r0, #1
 800dc6a:	f43f ae79 	beq.w	800d960 <_printf_float+0x98>
 800dc6e:	9b05      	ldr	r3, [sp, #20]
 800dc70:	465a      	mov	r2, fp
 800dc72:	4631      	mov	r1, r6
 800dc74:	4628      	mov	r0, r5
 800dc76:	47b8      	blx	r7
 800dc78:	3001      	adds	r0, #1
 800dc7a:	f43f ae71 	beq.w	800d960 <_printf_float+0x98>
 800dc7e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800dc82:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc8a:	f109 39ff 	add.w	r9, r9, #4294967295
 800dc8e:	d018      	beq.n	800dcc2 <_printf_float+0x3fa>
 800dc90:	464b      	mov	r3, r9
 800dc92:	f108 0201 	add.w	r2, r8, #1
 800dc96:	4631      	mov	r1, r6
 800dc98:	4628      	mov	r0, r5
 800dc9a:	47b8      	blx	r7
 800dc9c:	3001      	adds	r0, #1
 800dc9e:	d10c      	bne.n	800dcba <_printf_float+0x3f2>
 800dca0:	e65e      	b.n	800d960 <_printf_float+0x98>
 800dca2:	2301      	movs	r3, #1
 800dca4:	465a      	mov	r2, fp
 800dca6:	4631      	mov	r1, r6
 800dca8:	4628      	mov	r0, r5
 800dcaa:	47b8      	blx	r7
 800dcac:	3001      	adds	r0, #1
 800dcae:	f43f ae57 	beq.w	800d960 <_printf_float+0x98>
 800dcb2:	f108 0801 	add.w	r8, r8, #1
 800dcb6:	45c8      	cmp	r8, r9
 800dcb8:	dbf3      	blt.n	800dca2 <_printf_float+0x3da>
 800dcba:	4653      	mov	r3, sl
 800dcbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dcc0:	e6dc      	b.n	800da7c <_printf_float+0x1b4>
 800dcc2:	f04f 0800 	mov.w	r8, #0
 800dcc6:	f104 0b1a 	add.w	fp, r4, #26
 800dcca:	e7f4      	b.n	800dcb6 <_printf_float+0x3ee>
 800dccc:	2301      	movs	r3, #1
 800dcce:	4642      	mov	r2, r8
 800dcd0:	e7e1      	b.n	800dc96 <_printf_float+0x3ce>
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	464a      	mov	r2, r9
 800dcd6:	4631      	mov	r1, r6
 800dcd8:	4628      	mov	r0, r5
 800dcda:	47b8      	blx	r7
 800dcdc:	3001      	adds	r0, #1
 800dcde:	f43f ae3f 	beq.w	800d960 <_printf_float+0x98>
 800dce2:	f108 0801 	add.w	r8, r8, #1
 800dce6:	68e3      	ldr	r3, [r4, #12]
 800dce8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dcea:	1a5b      	subs	r3, r3, r1
 800dcec:	4543      	cmp	r3, r8
 800dcee:	dcf0      	bgt.n	800dcd2 <_printf_float+0x40a>
 800dcf0:	e6f8      	b.n	800dae4 <_printf_float+0x21c>
 800dcf2:	f04f 0800 	mov.w	r8, #0
 800dcf6:	f104 0919 	add.w	r9, r4, #25
 800dcfa:	e7f4      	b.n	800dce6 <_printf_float+0x41e>

0800dcfc <_printf_common>:
 800dcfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd00:	4616      	mov	r6, r2
 800dd02:	4698      	mov	r8, r3
 800dd04:	688a      	ldr	r2, [r1, #8]
 800dd06:	690b      	ldr	r3, [r1, #16]
 800dd08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dd0c:	4293      	cmp	r3, r2
 800dd0e:	bfb8      	it	lt
 800dd10:	4613      	movlt	r3, r2
 800dd12:	6033      	str	r3, [r6, #0]
 800dd14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dd18:	4607      	mov	r7, r0
 800dd1a:	460c      	mov	r4, r1
 800dd1c:	b10a      	cbz	r2, 800dd22 <_printf_common+0x26>
 800dd1e:	3301      	adds	r3, #1
 800dd20:	6033      	str	r3, [r6, #0]
 800dd22:	6823      	ldr	r3, [r4, #0]
 800dd24:	0699      	lsls	r1, r3, #26
 800dd26:	bf42      	ittt	mi
 800dd28:	6833      	ldrmi	r3, [r6, #0]
 800dd2a:	3302      	addmi	r3, #2
 800dd2c:	6033      	strmi	r3, [r6, #0]
 800dd2e:	6825      	ldr	r5, [r4, #0]
 800dd30:	f015 0506 	ands.w	r5, r5, #6
 800dd34:	d106      	bne.n	800dd44 <_printf_common+0x48>
 800dd36:	f104 0a19 	add.w	sl, r4, #25
 800dd3a:	68e3      	ldr	r3, [r4, #12]
 800dd3c:	6832      	ldr	r2, [r6, #0]
 800dd3e:	1a9b      	subs	r3, r3, r2
 800dd40:	42ab      	cmp	r3, r5
 800dd42:	dc26      	bgt.n	800dd92 <_printf_common+0x96>
 800dd44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dd48:	6822      	ldr	r2, [r4, #0]
 800dd4a:	3b00      	subs	r3, #0
 800dd4c:	bf18      	it	ne
 800dd4e:	2301      	movne	r3, #1
 800dd50:	0692      	lsls	r2, r2, #26
 800dd52:	d42b      	bmi.n	800ddac <_printf_common+0xb0>
 800dd54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dd58:	4641      	mov	r1, r8
 800dd5a:	4638      	mov	r0, r7
 800dd5c:	47c8      	blx	r9
 800dd5e:	3001      	adds	r0, #1
 800dd60:	d01e      	beq.n	800dda0 <_printf_common+0xa4>
 800dd62:	6823      	ldr	r3, [r4, #0]
 800dd64:	6922      	ldr	r2, [r4, #16]
 800dd66:	f003 0306 	and.w	r3, r3, #6
 800dd6a:	2b04      	cmp	r3, #4
 800dd6c:	bf02      	ittt	eq
 800dd6e:	68e5      	ldreq	r5, [r4, #12]
 800dd70:	6833      	ldreq	r3, [r6, #0]
 800dd72:	1aed      	subeq	r5, r5, r3
 800dd74:	68a3      	ldr	r3, [r4, #8]
 800dd76:	bf0c      	ite	eq
 800dd78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd7c:	2500      	movne	r5, #0
 800dd7e:	4293      	cmp	r3, r2
 800dd80:	bfc4      	itt	gt
 800dd82:	1a9b      	subgt	r3, r3, r2
 800dd84:	18ed      	addgt	r5, r5, r3
 800dd86:	2600      	movs	r6, #0
 800dd88:	341a      	adds	r4, #26
 800dd8a:	42b5      	cmp	r5, r6
 800dd8c:	d11a      	bne.n	800ddc4 <_printf_common+0xc8>
 800dd8e:	2000      	movs	r0, #0
 800dd90:	e008      	b.n	800dda4 <_printf_common+0xa8>
 800dd92:	2301      	movs	r3, #1
 800dd94:	4652      	mov	r2, sl
 800dd96:	4641      	mov	r1, r8
 800dd98:	4638      	mov	r0, r7
 800dd9a:	47c8      	blx	r9
 800dd9c:	3001      	adds	r0, #1
 800dd9e:	d103      	bne.n	800dda8 <_printf_common+0xac>
 800dda0:	f04f 30ff 	mov.w	r0, #4294967295
 800dda4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dda8:	3501      	adds	r5, #1
 800ddaa:	e7c6      	b.n	800dd3a <_printf_common+0x3e>
 800ddac:	18e1      	adds	r1, r4, r3
 800ddae:	1c5a      	adds	r2, r3, #1
 800ddb0:	2030      	movs	r0, #48	@ 0x30
 800ddb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ddb6:	4422      	add	r2, r4
 800ddb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ddbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ddc0:	3302      	adds	r3, #2
 800ddc2:	e7c7      	b.n	800dd54 <_printf_common+0x58>
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	4622      	mov	r2, r4
 800ddc8:	4641      	mov	r1, r8
 800ddca:	4638      	mov	r0, r7
 800ddcc:	47c8      	blx	r9
 800ddce:	3001      	adds	r0, #1
 800ddd0:	d0e6      	beq.n	800dda0 <_printf_common+0xa4>
 800ddd2:	3601      	adds	r6, #1
 800ddd4:	e7d9      	b.n	800dd8a <_printf_common+0x8e>
	...

0800ddd8 <_printf_i>:
 800ddd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dddc:	7e0f      	ldrb	r7, [r1, #24]
 800ddde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dde0:	2f78      	cmp	r7, #120	@ 0x78
 800dde2:	4691      	mov	r9, r2
 800dde4:	4680      	mov	r8, r0
 800dde6:	460c      	mov	r4, r1
 800dde8:	469a      	mov	sl, r3
 800ddea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ddee:	d807      	bhi.n	800de00 <_printf_i+0x28>
 800ddf0:	2f62      	cmp	r7, #98	@ 0x62
 800ddf2:	d80a      	bhi.n	800de0a <_printf_i+0x32>
 800ddf4:	2f00      	cmp	r7, #0
 800ddf6:	f000 80d1 	beq.w	800df9c <_printf_i+0x1c4>
 800ddfa:	2f58      	cmp	r7, #88	@ 0x58
 800ddfc:	f000 80b8 	beq.w	800df70 <_printf_i+0x198>
 800de00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800de04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800de08:	e03a      	b.n	800de80 <_printf_i+0xa8>
 800de0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800de0e:	2b15      	cmp	r3, #21
 800de10:	d8f6      	bhi.n	800de00 <_printf_i+0x28>
 800de12:	a101      	add	r1, pc, #4	@ (adr r1, 800de18 <_printf_i+0x40>)
 800de14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800de18:	0800de71 	.word	0x0800de71
 800de1c:	0800de85 	.word	0x0800de85
 800de20:	0800de01 	.word	0x0800de01
 800de24:	0800de01 	.word	0x0800de01
 800de28:	0800de01 	.word	0x0800de01
 800de2c:	0800de01 	.word	0x0800de01
 800de30:	0800de85 	.word	0x0800de85
 800de34:	0800de01 	.word	0x0800de01
 800de38:	0800de01 	.word	0x0800de01
 800de3c:	0800de01 	.word	0x0800de01
 800de40:	0800de01 	.word	0x0800de01
 800de44:	0800df83 	.word	0x0800df83
 800de48:	0800deaf 	.word	0x0800deaf
 800de4c:	0800df3d 	.word	0x0800df3d
 800de50:	0800de01 	.word	0x0800de01
 800de54:	0800de01 	.word	0x0800de01
 800de58:	0800dfa5 	.word	0x0800dfa5
 800de5c:	0800de01 	.word	0x0800de01
 800de60:	0800deaf 	.word	0x0800deaf
 800de64:	0800de01 	.word	0x0800de01
 800de68:	0800de01 	.word	0x0800de01
 800de6c:	0800df45 	.word	0x0800df45
 800de70:	6833      	ldr	r3, [r6, #0]
 800de72:	1d1a      	adds	r2, r3, #4
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	6032      	str	r2, [r6, #0]
 800de78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800de7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800de80:	2301      	movs	r3, #1
 800de82:	e09c      	b.n	800dfbe <_printf_i+0x1e6>
 800de84:	6833      	ldr	r3, [r6, #0]
 800de86:	6820      	ldr	r0, [r4, #0]
 800de88:	1d19      	adds	r1, r3, #4
 800de8a:	6031      	str	r1, [r6, #0]
 800de8c:	0606      	lsls	r6, r0, #24
 800de8e:	d501      	bpl.n	800de94 <_printf_i+0xbc>
 800de90:	681d      	ldr	r5, [r3, #0]
 800de92:	e003      	b.n	800de9c <_printf_i+0xc4>
 800de94:	0645      	lsls	r5, r0, #25
 800de96:	d5fb      	bpl.n	800de90 <_printf_i+0xb8>
 800de98:	f9b3 5000 	ldrsh.w	r5, [r3]
 800de9c:	2d00      	cmp	r5, #0
 800de9e:	da03      	bge.n	800dea8 <_printf_i+0xd0>
 800dea0:	232d      	movs	r3, #45	@ 0x2d
 800dea2:	426d      	negs	r5, r5
 800dea4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dea8:	4858      	ldr	r0, [pc, #352]	@ (800e00c <_printf_i+0x234>)
 800deaa:	230a      	movs	r3, #10
 800deac:	e011      	b.n	800ded2 <_printf_i+0xfa>
 800deae:	6821      	ldr	r1, [r4, #0]
 800deb0:	6833      	ldr	r3, [r6, #0]
 800deb2:	0608      	lsls	r0, r1, #24
 800deb4:	f853 5b04 	ldr.w	r5, [r3], #4
 800deb8:	d402      	bmi.n	800dec0 <_printf_i+0xe8>
 800deba:	0649      	lsls	r1, r1, #25
 800debc:	bf48      	it	mi
 800debe:	b2ad      	uxthmi	r5, r5
 800dec0:	2f6f      	cmp	r7, #111	@ 0x6f
 800dec2:	4852      	ldr	r0, [pc, #328]	@ (800e00c <_printf_i+0x234>)
 800dec4:	6033      	str	r3, [r6, #0]
 800dec6:	bf14      	ite	ne
 800dec8:	230a      	movne	r3, #10
 800deca:	2308      	moveq	r3, #8
 800decc:	2100      	movs	r1, #0
 800dece:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ded2:	6866      	ldr	r6, [r4, #4]
 800ded4:	60a6      	str	r6, [r4, #8]
 800ded6:	2e00      	cmp	r6, #0
 800ded8:	db05      	blt.n	800dee6 <_printf_i+0x10e>
 800deda:	6821      	ldr	r1, [r4, #0]
 800dedc:	432e      	orrs	r6, r5
 800dede:	f021 0104 	bic.w	r1, r1, #4
 800dee2:	6021      	str	r1, [r4, #0]
 800dee4:	d04b      	beq.n	800df7e <_printf_i+0x1a6>
 800dee6:	4616      	mov	r6, r2
 800dee8:	fbb5 f1f3 	udiv	r1, r5, r3
 800deec:	fb03 5711 	mls	r7, r3, r1, r5
 800def0:	5dc7      	ldrb	r7, [r0, r7]
 800def2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800def6:	462f      	mov	r7, r5
 800def8:	42bb      	cmp	r3, r7
 800defa:	460d      	mov	r5, r1
 800defc:	d9f4      	bls.n	800dee8 <_printf_i+0x110>
 800defe:	2b08      	cmp	r3, #8
 800df00:	d10b      	bne.n	800df1a <_printf_i+0x142>
 800df02:	6823      	ldr	r3, [r4, #0]
 800df04:	07df      	lsls	r7, r3, #31
 800df06:	d508      	bpl.n	800df1a <_printf_i+0x142>
 800df08:	6923      	ldr	r3, [r4, #16]
 800df0a:	6861      	ldr	r1, [r4, #4]
 800df0c:	4299      	cmp	r1, r3
 800df0e:	bfde      	ittt	le
 800df10:	2330      	movle	r3, #48	@ 0x30
 800df12:	f806 3c01 	strble.w	r3, [r6, #-1]
 800df16:	f106 36ff 	addle.w	r6, r6, #4294967295
 800df1a:	1b92      	subs	r2, r2, r6
 800df1c:	6122      	str	r2, [r4, #16]
 800df1e:	f8cd a000 	str.w	sl, [sp]
 800df22:	464b      	mov	r3, r9
 800df24:	aa03      	add	r2, sp, #12
 800df26:	4621      	mov	r1, r4
 800df28:	4640      	mov	r0, r8
 800df2a:	f7ff fee7 	bl	800dcfc <_printf_common>
 800df2e:	3001      	adds	r0, #1
 800df30:	d14a      	bne.n	800dfc8 <_printf_i+0x1f0>
 800df32:	f04f 30ff 	mov.w	r0, #4294967295
 800df36:	b004      	add	sp, #16
 800df38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df3c:	6823      	ldr	r3, [r4, #0]
 800df3e:	f043 0320 	orr.w	r3, r3, #32
 800df42:	6023      	str	r3, [r4, #0]
 800df44:	4832      	ldr	r0, [pc, #200]	@ (800e010 <_printf_i+0x238>)
 800df46:	2778      	movs	r7, #120	@ 0x78
 800df48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800df4c:	6823      	ldr	r3, [r4, #0]
 800df4e:	6831      	ldr	r1, [r6, #0]
 800df50:	061f      	lsls	r7, r3, #24
 800df52:	f851 5b04 	ldr.w	r5, [r1], #4
 800df56:	d402      	bmi.n	800df5e <_printf_i+0x186>
 800df58:	065f      	lsls	r7, r3, #25
 800df5a:	bf48      	it	mi
 800df5c:	b2ad      	uxthmi	r5, r5
 800df5e:	6031      	str	r1, [r6, #0]
 800df60:	07d9      	lsls	r1, r3, #31
 800df62:	bf44      	itt	mi
 800df64:	f043 0320 	orrmi.w	r3, r3, #32
 800df68:	6023      	strmi	r3, [r4, #0]
 800df6a:	b11d      	cbz	r5, 800df74 <_printf_i+0x19c>
 800df6c:	2310      	movs	r3, #16
 800df6e:	e7ad      	b.n	800decc <_printf_i+0xf4>
 800df70:	4826      	ldr	r0, [pc, #152]	@ (800e00c <_printf_i+0x234>)
 800df72:	e7e9      	b.n	800df48 <_printf_i+0x170>
 800df74:	6823      	ldr	r3, [r4, #0]
 800df76:	f023 0320 	bic.w	r3, r3, #32
 800df7a:	6023      	str	r3, [r4, #0]
 800df7c:	e7f6      	b.n	800df6c <_printf_i+0x194>
 800df7e:	4616      	mov	r6, r2
 800df80:	e7bd      	b.n	800defe <_printf_i+0x126>
 800df82:	6833      	ldr	r3, [r6, #0]
 800df84:	6825      	ldr	r5, [r4, #0]
 800df86:	6961      	ldr	r1, [r4, #20]
 800df88:	1d18      	adds	r0, r3, #4
 800df8a:	6030      	str	r0, [r6, #0]
 800df8c:	062e      	lsls	r6, r5, #24
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	d501      	bpl.n	800df96 <_printf_i+0x1be>
 800df92:	6019      	str	r1, [r3, #0]
 800df94:	e002      	b.n	800df9c <_printf_i+0x1c4>
 800df96:	0668      	lsls	r0, r5, #25
 800df98:	d5fb      	bpl.n	800df92 <_printf_i+0x1ba>
 800df9a:	8019      	strh	r1, [r3, #0]
 800df9c:	2300      	movs	r3, #0
 800df9e:	6123      	str	r3, [r4, #16]
 800dfa0:	4616      	mov	r6, r2
 800dfa2:	e7bc      	b.n	800df1e <_printf_i+0x146>
 800dfa4:	6833      	ldr	r3, [r6, #0]
 800dfa6:	1d1a      	adds	r2, r3, #4
 800dfa8:	6032      	str	r2, [r6, #0]
 800dfaa:	681e      	ldr	r6, [r3, #0]
 800dfac:	6862      	ldr	r2, [r4, #4]
 800dfae:	2100      	movs	r1, #0
 800dfb0:	4630      	mov	r0, r6
 800dfb2:	f7f2 f995 	bl	80002e0 <memchr>
 800dfb6:	b108      	cbz	r0, 800dfbc <_printf_i+0x1e4>
 800dfb8:	1b80      	subs	r0, r0, r6
 800dfba:	6060      	str	r0, [r4, #4]
 800dfbc:	6863      	ldr	r3, [r4, #4]
 800dfbe:	6123      	str	r3, [r4, #16]
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dfc6:	e7aa      	b.n	800df1e <_printf_i+0x146>
 800dfc8:	6923      	ldr	r3, [r4, #16]
 800dfca:	4632      	mov	r2, r6
 800dfcc:	4649      	mov	r1, r9
 800dfce:	4640      	mov	r0, r8
 800dfd0:	47d0      	blx	sl
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	d0ad      	beq.n	800df32 <_printf_i+0x15a>
 800dfd6:	6823      	ldr	r3, [r4, #0]
 800dfd8:	079b      	lsls	r3, r3, #30
 800dfda:	d413      	bmi.n	800e004 <_printf_i+0x22c>
 800dfdc:	68e0      	ldr	r0, [r4, #12]
 800dfde:	9b03      	ldr	r3, [sp, #12]
 800dfe0:	4298      	cmp	r0, r3
 800dfe2:	bfb8      	it	lt
 800dfe4:	4618      	movlt	r0, r3
 800dfe6:	e7a6      	b.n	800df36 <_printf_i+0x15e>
 800dfe8:	2301      	movs	r3, #1
 800dfea:	4632      	mov	r2, r6
 800dfec:	4649      	mov	r1, r9
 800dfee:	4640      	mov	r0, r8
 800dff0:	47d0      	blx	sl
 800dff2:	3001      	adds	r0, #1
 800dff4:	d09d      	beq.n	800df32 <_printf_i+0x15a>
 800dff6:	3501      	adds	r5, #1
 800dff8:	68e3      	ldr	r3, [r4, #12]
 800dffa:	9903      	ldr	r1, [sp, #12]
 800dffc:	1a5b      	subs	r3, r3, r1
 800dffe:	42ab      	cmp	r3, r5
 800e000:	dcf2      	bgt.n	800dfe8 <_printf_i+0x210>
 800e002:	e7eb      	b.n	800dfdc <_printf_i+0x204>
 800e004:	2500      	movs	r5, #0
 800e006:	f104 0619 	add.w	r6, r4, #25
 800e00a:	e7f5      	b.n	800dff8 <_printf_i+0x220>
 800e00c:	0801120d 	.word	0x0801120d
 800e010:	0801121e 	.word	0x0801121e

0800e014 <std>:
 800e014:	2300      	movs	r3, #0
 800e016:	b510      	push	{r4, lr}
 800e018:	4604      	mov	r4, r0
 800e01a:	e9c0 3300 	strd	r3, r3, [r0]
 800e01e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e022:	6083      	str	r3, [r0, #8]
 800e024:	8181      	strh	r1, [r0, #12]
 800e026:	6643      	str	r3, [r0, #100]	@ 0x64
 800e028:	81c2      	strh	r2, [r0, #14]
 800e02a:	6183      	str	r3, [r0, #24]
 800e02c:	4619      	mov	r1, r3
 800e02e:	2208      	movs	r2, #8
 800e030:	305c      	adds	r0, #92	@ 0x5c
 800e032:	f000 fa7f 	bl	800e534 <memset>
 800e036:	4b0d      	ldr	r3, [pc, #52]	@ (800e06c <std+0x58>)
 800e038:	6263      	str	r3, [r4, #36]	@ 0x24
 800e03a:	4b0d      	ldr	r3, [pc, #52]	@ (800e070 <std+0x5c>)
 800e03c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e03e:	4b0d      	ldr	r3, [pc, #52]	@ (800e074 <std+0x60>)
 800e040:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e042:	4b0d      	ldr	r3, [pc, #52]	@ (800e078 <std+0x64>)
 800e044:	6323      	str	r3, [r4, #48]	@ 0x30
 800e046:	4b0d      	ldr	r3, [pc, #52]	@ (800e07c <std+0x68>)
 800e048:	6224      	str	r4, [r4, #32]
 800e04a:	429c      	cmp	r4, r3
 800e04c:	d006      	beq.n	800e05c <std+0x48>
 800e04e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e052:	4294      	cmp	r4, r2
 800e054:	d002      	beq.n	800e05c <std+0x48>
 800e056:	33d0      	adds	r3, #208	@ 0xd0
 800e058:	429c      	cmp	r4, r3
 800e05a:	d105      	bne.n	800e068 <std+0x54>
 800e05c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e064:	f000 bb08 	b.w	800e678 <__retarget_lock_init_recursive>
 800e068:	bd10      	pop	{r4, pc}
 800e06a:	bf00      	nop
 800e06c:	0800e381 	.word	0x0800e381
 800e070:	0800e3a7 	.word	0x0800e3a7
 800e074:	0800e3df 	.word	0x0800e3df
 800e078:	0800e403 	.word	0x0800e403
 800e07c:	240008d0 	.word	0x240008d0

0800e080 <stdio_exit_handler>:
 800e080:	4a02      	ldr	r2, [pc, #8]	@ (800e08c <stdio_exit_handler+0xc>)
 800e082:	4903      	ldr	r1, [pc, #12]	@ (800e090 <stdio_exit_handler+0x10>)
 800e084:	4803      	ldr	r0, [pc, #12]	@ (800e094 <stdio_exit_handler+0x14>)
 800e086:	f000 b869 	b.w	800e15c <_fwalk_sglue>
 800e08a:	bf00      	nop
 800e08c:	2400005c 	.word	0x2400005c
 800e090:	080106b9 	.word	0x080106b9
 800e094:	240001d8 	.word	0x240001d8

0800e098 <cleanup_stdio>:
 800e098:	6841      	ldr	r1, [r0, #4]
 800e09a:	4b0c      	ldr	r3, [pc, #48]	@ (800e0cc <cleanup_stdio+0x34>)
 800e09c:	4299      	cmp	r1, r3
 800e09e:	b510      	push	{r4, lr}
 800e0a0:	4604      	mov	r4, r0
 800e0a2:	d001      	beq.n	800e0a8 <cleanup_stdio+0x10>
 800e0a4:	f002 fb08 	bl	80106b8 <_fflush_r>
 800e0a8:	68a1      	ldr	r1, [r4, #8]
 800e0aa:	4b09      	ldr	r3, [pc, #36]	@ (800e0d0 <cleanup_stdio+0x38>)
 800e0ac:	4299      	cmp	r1, r3
 800e0ae:	d002      	beq.n	800e0b6 <cleanup_stdio+0x1e>
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	f002 fb01 	bl	80106b8 <_fflush_r>
 800e0b6:	68e1      	ldr	r1, [r4, #12]
 800e0b8:	4b06      	ldr	r3, [pc, #24]	@ (800e0d4 <cleanup_stdio+0x3c>)
 800e0ba:	4299      	cmp	r1, r3
 800e0bc:	d004      	beq.n	800e0c8 <cleanup_stdio+0x30>
 800e0be:	4620      	mov	r0, r4
 800e0c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0c4:	f002 baf8 	b.w	80106b8 <_fflush_r>
 800e0c8:	bd10      	pop	{r4, pc}
 800e0ca:	bf00      	nop
 800e0cc:	240008d0 	.word	0x240008d0
 800e0d0:	24000938 	.word	0x24000938
 800e0d4:	240009a0 	.word	0x240009a0

0800e0d8 <global_stdio_init.part.0>:
 800e0d8:	b510      	push	{r4, lr}
 800e0da:	4b0b      	ldr	r3, [pc, #44]	@ (800e108 <global_stdio_init.part.0+0x30>)
 800e0dc:	4c0b      	ldr	r4, [pc, #44]	@ (800e10c <global_stdio_init.part.0+0x34>)
 800e0de:	4a0c      	ldr	r2, [pc, #48]	@ (800e110 <global_stdio_init.part.0+0x38>)
 800e0e0:	601a      	str	r2, [r3, #0]
 800e0e2:	4620      	mov	r0, r4
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	2104      	movs	r1, #4
 800e0e8:	f7ff ff94 	bl	800e014 <std>
 800e0ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e0f0:	2201      	movs	r2, #1
 800e0f2:	2109      	movs	r1, #9
 800e0f4:	f7ff ff8e 	bl	800e014 <std>
 800e0f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e0fc:	2202      	movs	r2, #2
 800e0fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e102:	2112      	movs	r1, #18
 800e104:	f7ff bf86 	b.w	800e014 <std>
 800e108:	24000a08 	.word	0x24000a08
 800e10c:	240008d0 	.word	0x240008d0
 800e110:	0800e081 	.word	0x0800e081

0800e114 <__sfp_lock_acquire>:
 800e114:	4801      	ldr	r0, [pc, #4]	@ (800e11c <__sfp_lock_acquire+0x8>)
 800e116:	f000 bab0 	b.w	800e67a <__retarget_lock_acquire_recursive>
 800e11a:	bf00      	nop
 800e11c:	24000a11 	.word	0x24000a11

0800e120 <__sfp_lock_release>:
 800e120:	4801      	ldr	r0, [pc, #4]	@ (800e128 <__sfp_lock_release+0x8>)
 800e122:	f000 baab 	b.w	800e67c <__retarget_lock_release_recursive>
 800e126:	bf00      	nop
 800e128:	24000a11 	.word	0x24000a11

0800e12c <__sinit>:
 800e12c:	b510      	push	{r4, lr}
 800e12e:	4604      	mov	r4, r0
 800e130:	f7ff fff0 	bl	800e114 <__sfp_lock_acquire>
 800e134:	6a23      	ldr	r3, [r4, #32]
 800e136:	b11b      	cbz	r3, 800e140 <__sinit+0x14>
 800e138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e13c:	f7ff bff0 	b.w	800e120 <__sfp_lock_release>
 800e140:	4b04      	ldr	r3, [pc, #16]	@ (800e154 <__sinit+0x28>)
 800e142:	6223      	str	r3, [r4, #32]
 800e144:	4b04      	ldr	r3, [pc, #16]	@ (800e158 <__sinit+0x2c>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d1f5      	bne.n	800e138 <__sinit+0xc>
 800e14c:	f7ff ffc4 	bl	800e0d8 <global_stdio_init.part.0>
 800e150:	e7f2      	b.n	800e138 <__sinit+0xc>
 800e152:	bf00      	nop
 800e154:	0800e099 	.word	0x0800e099
 800e158:	24000a08 	.word	0x24000a08

0800e15c <_fwalk_sglue>:
 800e15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e160:	4607      	mov	r7, r0
 800e162:	4688      	mov	r8, r1
 800e164:	4614      	mov	r4, r2
 800e166:	2600      	movs	r6, #0
 800e168:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e16c:	f1b9 0901 	subs.w	r9, r9, #1
 800e170:	d505      	bpl.n	800e17e <_fwalk_sglue+0x22>
 800e172:	6824      	ldr	r4, [r4, #0]
 800e174:	2c00      	cmp	r4, #0
 800e176:	d1f7      	bne.n	800e168 <_fwalk_sglue+0xc>
 800e178:	4630      	mov	r0, r6
 800e17a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e17e:	89ab      	ldrh	r3, [r5, #12]
 800e180:	2b01      	cmp	r3, #1
 800e182:	d907      	bls.n	800e194 <_fwalk_sglue+0x38>
 800e184:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e188:	3301      	adds	r3, #1
 800e18a:	d003      	beq.n	800e194 <_fwalk_sglue+0x38>
 800e18c:	4629      	mov	r1, r5
 800e18e:	4638      	mov	r0, r7
 800e190:	47c0      	blx	r8
 800e192:	4306      	orrs	r6, r0
 800e194:	3568      	adds	r5, #104	@ 0x68
 800e196:	e7e9      	b.n	800e16c <_fwalk_sglue+0x10>

0800e198 <iprintf>:
 800e198:	b40f      	push	{r0, r1, r2, r3}
 800e19a:	b507      	push	{r0, r1, r2, lr}
 800e19c:	4906      	ldr	r1, [pc, #24]	@ (800e1b8 <iprintf+0x20>)
 800e19e:	ab04      	add	r3, sp, #16
 800e1a0:	6808      	ldr	r0, [r1, #0]
 800e1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1a6:	6881      	ldr	r1, [r0, #8]
 800e1a8:	9301      	str	r3, [sp, #4]
 800e1aa:	f001 ff9b 	bl	80100e4 <_vfiprintf_r>
 800e1ae:	b003      	add	sp, #12
 800e1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b4:	b004      	add	sp, #16
 800e1b6:	4770      	bx	lr
 800e1b8:	240001d4 	.word	0x240001d4

0800e1bc <_puts_r>:
 800e1bc:	6a03      	ldr	r3, [r0, #32]
 800e1be:	b570      	push	{r4, r5, r6, lr}
 800e1c0:	6884      	ldr	r4, [r0, #8]
 800e1c2:	4605      	mov	r5, r0
 800e1c4:	460e      	mov	r6, r1
 800e1c6:	b90b      	cbnz	r3, 800e1cc <_puts_r+0x10>
 800e1c8:	f7ff ffb0 	bl	800e12c <__sinit>
 800e1cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1ce:	07db      	lsls	r3, r3, #31
 800e1d0:	d405      	bmi.n	800e1de <_puts_r+0x22>
 800e1d2:	89a3      	ldrh	r3, [r4, #12]
 800e1d4:	0598      	lsls	r0, r3, #22
 800e1d6:	d402      	bmi.n	800e1de <_puts_r+0x22>
 800e1d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e1da:	f000 fa4e 	bl	800e67a <__retarget_lock_acquire_recursive>
 800e1de:	89a3      	ldrh	r3, [r4, #12]
 800e1e0:	0719      	lsls	r1, r3, #28
 800e1e2:	d502      	bpl.n	800e1ea <_puts_r+0x2e>
 800e1e4:	6923      	ldr	r3, [r4, #16]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d135      	bne.n	800e256 <_puts_r+0x9a>
 800e1ea:	4621      	mov	r1, r4
 800e1ec:	4628      	mov	r0, r5
 800e1ee:	f000 f94b 	bl	800e488 <__swsetup_r>
 800e1f2:	b380      	cbz	r0, 800e256 <_puts_r+0x9a>
 800e1f4:	f04f 35ff 	mov.w	r5, #4294967295
 800e1f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e1fa:	07da      	lsls	r2, r3, #31
 800e1fc:	d405      	bmi.n	800e20a <_puts_r+0x4e>
 800e1fe:	89a3      	ldrh	r3, [r4, #12]
 800e200:	059b      	lsls	r3, r3, #22
 800e202:	d402      	bmi.n	800e20a <_puts_r+0x4e>
 800e204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e206:	f000 fa39 	bl	800e67c <__retarget_lock_release_recursive>
 800e20a:	4628      	mov	r0, r5
 800e20c:	bd70      	pop	{r4, r5, r6, pc}
 800e20e:	2b00      	cmp	r3, #0
 800e210:	da04      	bge.n	800e21c <_puts_r+0x60>
 800e212:	69a2      	ldr	r2, [r4, #24]
 800e214:	429a      	cmp	r2, r3
 800e216:	dc17      	bgt.n	800e248 <_puts_r+0x8c>
 800e218:	290a      	cmp	r1, #10
 800e21a:	d015      	beq.n	800e248 <_puts_r+0x8c>
 800e21c:	6823      	ldr	r3, [r4, #0]
 800e21e:	1c5a      	adds	r2, r3, #1
 800e220:	6022      	str	r2, [r4, #0]
 800e222:	7019      	strb	r1, [r3, #0]
 800e224:	68a3      	ldr	r3, [r4, #8]
 800e226:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e22a:	3b01      	subs	r3, #1
 800e22c:	60a3      	str	r3, [r4, #8]
 800e22e:	2900      	cmp	r1, #0
 800e230:	d1ed      	bne.n	800e20e <_puts_r+0x52>
 800e232:	2b00      	cmp	r3, #0
 800e234:	da11      	bge.n	800e25a <_puts_r+0x9e>
 800e236:	4622      	mov	r2, r4
 800e238:	210a      	movs	r1, #10
 800e23a:	4628      	mov	r0, r5
 800e23c:	f000 f8e5 	bl	800e40a <__swbuf_r>
 800e240:	3001      	adds	r0, #1
 800e242:	d0d7      	beq.n	800e1f4 <_puts_r+0x38>
 800e244:	250a      	movs	r5, #10
 800e246:	e7d7      	b.n	800e1f8 <_puts_r+0x3c>
 800e248:	4622      	mov	r2, r4
 800e24a:	4628      	mov	r0, r5
 800e24c:	f000 f8dd 	bl	800e40a <__swbuf_r>
 800e250:	3001      	adds	r0, #1
 800e252:	d1e7      	bne.n	800e224 <_puts_r+0x68>
 800e254:	e7ce      	b.n	800e1f4 <_puts_r+0x38>
 800e256:	3e01      	subs	r6, #1
 800e258:	e7e4      	b.n	800e224 <_puts_r+0x68>
 800e25a:	6823      	ldr	r3, [r4, #0]
 800e25c:	1c5a      	adds	r2, r3, #1
 800e25e:	6022      	str	r2, [r4, #0]
 800e260:	220a      	movs	r2, #10
 800e262:	701a      	strb	r2, [r3, #0]
 800e264:	e7ee      	b.n	800e244 <_puts_r+0x88>
	...

0800e268 <puts>:
 800e268:	4b02      	ldr	r3, [pc, #8]	@ (800e274 <puts+0xc>)
 800e26a:	4601      	mov	r1, r0
 800e26c:	6818      	ldr	r0, [r3, #0]
 800e26e:	f7ff bfa5 	b.w	800e1bc <_puts_r>
 800e272:	bf00      	nop
 800e274:	240001d4 	.word	0x240001d4

0800e278 <sniprintf>:
 800e278:	b40c      	push	{r2, r3}
 800e27a:	b530      	push	{r4, r5, lr}
 800e27c:	4b18      	ldr	r3, [pc, #96]	@ (800e2e0 <sniprintf+0x68>)
 800e27e:	1e0c      	subs	r4, r1, #0
 800e280:	681d      	ldr	r5, [r3, #0]
 800e282:	b09d      	sub	sp, #116	@ 0x74
 800e284:	da08      	bge.n	800e298 <sniprintf+0x20>
 800e286:	238b      	movs	r3, #139	@ 0x8b
 800e288:	602b      	str	r3, [r5, #0]
 800e28a:	f04f 30ff 	mov.w	r0, #4294967295
 800e28e:	b01d      	add	sp, #116	@ 0x74
 800e290:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e294:	b002      	add	sp, #8
 800e296:	4770      	bx	lr
 800e298:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e29c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e2a0:	f04f 0300 	mov.w	r3, #0
 800e2a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e2a6:	bf14      	ite	ne
 800e2a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e2ac:	4623      	moveq	r3, r4
 800e2ae:	9304      	str	r3, [sp, #16]
 800e2b0:	9307      	str	r3, [sp, #28]
 800e2b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e2b6:	9002      	str	r0, [sp, #8]
 800e2b8:	9006      	str	r0, [sp, #24]
 800e2ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e2be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e2c0:	ab21      	add	r3, sp, #132	@ 0x84
 800e2c2:	a902      	add	r1, sp, #8
 800e2c4:	4628      	mov	r0, r5
 800e2c6:	9301      	str	r3, [sp, #4]
 800e2c8:	f001 fc16 	bl	800faf8 <_svfiprintf_r>
 800e2cc:	1c43      	adds	r3, r0, #1
 800e2ce:	bfbc      	itt	lt
 800e2d0:	238b      	movlt	r3, #139	@ 0x8b
 800e2d2:	602b      	strlt	r3, [r5, #0]
 800e2d4:	2c00      	cmp	r4, #0
 800e2d6:	d0da      	beq.n	800e28e <sniprintf+0x16>
 800e2d8:	9b02      	ldr	r3, [sp, #8]
 800e2da:	2200      	movs	r2, #0
 800e2dc:	701a      	strb	r2, [r3, #0]
 800e2de:	e7d6      	b.n	800e28e <sniprintf+0x16>
 800e2e0:	240001d4 	.word	0x240001d4

0800e2e4 <siprintf>:
 800e2e4:	b40e      	push	{r1, r2, r3}
 800e2e6:	b510      	push	{r4, lr}
 800e2e8:	b09d      	sub	sp, #116	@ 0x74
 800e2ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e2ec:	9002      	str	r0, [sp, #8]
 800e2ee:	9006      	str	r0, [sp, #24]
 800e2f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e2f4:	480a      	ldr	r0, [pc, #40]	@ (800e320 <siprintf+0x3c>)
 800e2f6:	9107      	str	r1, [sp, #28]
 800e2f8:	9104      	str	r1, [sp, #16]
 800e2fa:	490a      	ldr	r1, [pc, #40]	@ (800e324 <siprintf+0x40>)
 800e2fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e300:	9105      	str	r1, [sp, #20]
 800e302:	2400      	movs	r4, #0
 800e304:	a902      	add	r1, sp, #8
 800e306:	6800      	ldr	r0, [r0, #0]
 800e308:	9301      	str	r3, [sp, #4]
 800e30a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e30c:	f001 fbf4 	bl	800faf8 <_svfiprintf_r>
 800e310:	9b02      	ldr	r3, [sp, #8]
 800e312:	701c      	strb	r4, [r3, #0]
 800e314:	b01d      	add	sp, #116	@ 0x74
 800e316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e31a:	b003      	add	sp, #12
 800e31c:	4770      	bx	lr
 800e31e:	bf00      	nop
 800e320:	240001d4 	.word	0x240001d4
 800e324:	ffff0208 	.word	0xffff0208

0800e328 <siscanf>:
 800e328:	b40e      	push	{r1, r2, r3}
 800e32a:	b570      	push	{r4, r5, r6, lr}
 800e32c:	b09d      	sub	sp, #116	@ 0x74
 800e32e:	ac21      	add	r4, sp, #132	@ 0x84
 800e330:	2500      	movs	r5, #0
 800e332:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800e336:	f854 6b04 	ldr.w	r6, [r4], #4
 800e33a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800e33e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800e340:	9002      	str	r0, [sp, #8]
 800e342:	9006      	str	r0, [sp, #24]
 800e344:	f7f2 f81c 	bl	8000380 <strlen>
 800e348:	4b0b      	ldr	r3, [pc, #44]	@ (800e378 <siscanf+0x50>)
 800e34a:	9003      	str	r0, [sp, #12]
 800e34c:	9007      	str	r0, [sp, #28]
 800e34e:	480b      	ldr	r0, [pc, #44]	@ (800e37c <siscanf+0x54>)
 800e350:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e352:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e356:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e35a:	4632      	mov	r2, r6
 800e35c:	4623      	mov	r3, r4
 800e35e:	a902      	add	r1, sp, #8
 800e360:	6800      	ldr	r0, [r0, #0]
 800e362:	950f      	str	r5, [sp, #60]	@ 0x3c
 800e364:	9514      	str	r5, [sp, #80]	@ 0x50
 800e366:	9401      	str	r4, [sp, #4]
 800e368:	f001 fd1c 	bl	800fda4 <__ssvfiscanf_r>
 800e36c:	b01d      	add	sp, #116	@ 0x74
 800e36e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e372:	b003      	add	sp, #12
 800e374:	4770      	bx	lr
 800e376:	bf00      	nop
 800e378:	0800e3a3 	.word	0x0800e3a3
 800e37c:	240001d4 	.word	0x240001d4

0800e380 <__sread>:
 800e380:	b510      	push	{r4, lr}
 800e382:	460c      	mov	r4, r1
 800e384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e388:	f000 f918 	bl	800e5bc <_read_r>
 800e38c:	2800      	cmp	r0, #0
 800e38e:	bfab      	itete	ge
 800e390:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e392:	89a3      	ldrhlt	r3, [r4, #12]
 800e394:	181b      	addge	r3, r3, r0
 800e396:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e39a:	bfac      	ite	ge
 800e39c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e39e:	81a3      	strhlt	r3, [r4, #12]
 800e3a0:	bd10      	pop	{r4, pc}

0800e3a2 <__seofread>:
 800e3a2:	2000      	movs	r0, #0
 800e3a4:	4770      	bx	lr

0800e3a6 <__swrite>:
 800e3a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3aa:	461f      	mov	r7, r3
 800e3ac:	898b      	ldrh	r3, [r1, #12]
 800e3ae:	05db      	lsls	r3, r3, #23
 800e3b0:	4605      	mov	r5, r0
 800e3b2:	460c      	mov	r4, r1
 800e3b4:	4616      	mov	r6, r2
 800e3b6:	d505      	bpl.n	800e3c4 <__swrite+0x1e>
 800e3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3bc:	2302      	movs	r3, #2
 800e3be:	2200      	movs	r2, #0
 800e3c0:	f000 f8ea 	bl	800e598 <_lseek_r>
 800e3c4:	89a3      	ldrh	r3, [r4, #12]
 800e3c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e3ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e3ce:	81a3      	strh	r3, [r4, #12]
 800e3d0:	4632      	mov	r2, r6
 800e3d2:	463b      	mov	r3, r7
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3da:	f000 b911 	b.w	800e600 <_write_r>

0800e3de <__sseek>:
 800e3de:	b510      	push	{r4, lr}
 800e3e0:	460c      	mov	r4, r1
 800e3e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3e6:	f000 f8d7 	bl	800e598 <_lseek_r>
 800e3ea:	1c43      	adds	r3, r0, #1
 800e3ec:	89a3      	ldrh	r3, [r4, #12]
 800e3ee:	bf15      	itete	ne
 800e3f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e3f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e3f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e3fa:	81a3      	strheq	r3, [r4, #12]
 800e3fc:	bf18      	it	ne
 800e3fe:	81a3      	strhne	r3, [r4, #12]
 800e400:	bd10      	pop	{r4, pc}

0800e402 <__sclose>:
 800e402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e406:	f000 b8b7 	b.w	800e578 <_close_r>

0800e40a <__swbuf_r>:
 800e40a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e40c:	460e      	mov	r6, r1
 800e40e:	4614      	mov	r4, r2
 800e410:	4605      	mov	r5, r0
 800e412:	b118      	cbz	r0, 800e41c <__swbuf_r+0x12>
 800e414:	6a03      	ldr	r3, [r0, #32]
 800e416:	b90b      	cbnz	r3, 800e41c <__swbuf_r+0x12>
 800e418:	f7ff fe88 	bl	800e12c <__sinit>
 800e41c:	69a3      	ldr	r3, [r4, #24]
 800e41e:	60a3      	str	r3, [r4, #8]
 800e420:	89a3      	ldrh	r3, [r4, #12]
 800e422:	071a      	lsls	r2, r3, #28
 800e424:	d501      	bpl.n	800e42a <__swbuf_r+0x20>
 800e426:	6923      	ldr	r3, [r4, #16]
 800e428:	b943      	cbnz	r3, 800e43c <__swbuf_r+0x32>
 800e42a:	4621      	mov	r1, r4
 800e42c:	4628      	mov	r0, r5
 800e42e:	f000 f82b 	bl	800e488 <__swsetup_r>
 800e432:	b118      	cbz	r0, 800e43c <__swbuf_r+0x32>
 800e434:	f04f 37ff 	mov.w	r7, #4294967295
 800e438:	4638      	mov	r0, r7
 800e43a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e43c:	6823      	ldr	r3, [r4, #0]
 800e43e:	6922      	ldr	r2, [r4, #16]
 800e440:	1a98      	subs	r0, r3, r2
 800e442:	6963      	ldr	r3, [r4, #20]
 800e444:	b2f6      	uxtb	r6, r6
 800e446:	4283      	cmp	r3, r0
 800e448:	4637      	mov	r7, r6
 800e44a:	dc05      	bgt.n	800e458 <__swbuf_r+0x4e>
 800e44c:	4621      	mov	r1, r4
 800e44e:	4628      	mov	r0, r5
 800e450:	f002 f932 	bl	80106b8 <_fflush_r>
 800e454:	2800      	cmp	r0, #0
 800e456:	d1ed      	bne.n	800e434 <__swbuf_r+0x2a>
 800e458:	68a3      	ldr	r3, [r4, #8]
 800e45a:	3b01      	subs	r3, #1
 800e45c:	60a3      	str	r3, [r4, #8]
 800e45e:	6823      	ldr	r3, [r4, #0]
 800e460:	1c5a      	adds	r2, r3, #1
 800e462:	6022      	str	r2, [r4, #0]
 800e464:	701e      	strb	r6, [r3, #0]
 800e466:	6962      	ldr	r2, [r4, #20]
 800e468:	1c43      	adds	r3, r0, #1
 800e46a:	429a      	cmp	r2, r3
 800e46c:	d004      	beq.n	800e478 <__swbuf_r+0x6e>
 800e46e:	89a3      	ldrh	r3, [r4, #12]
 800e470:	07db      	lsls	r3, r3, #31
 800e472:	d5e1      	bpl.n	800e438 <__swbuf_r+0x2e>
 800e474:	2e0a      	cmp	r6, #10
 800e476:	d1df      	bne.n	800e438 <__swbuf_r+0x2e>
 800e478:	4621      	mov	r1, r4
 800e47a:	4628      	mov	r0, r5
 800e47c:	f002 f91c 	bl	80106b8 <_fflush_r>
 800e480:	2800      	cmp	r0, #0
 800e482:	d0d9      	beq.n	800e438 <__swbuf_r+0x2e>
 800e484:	e7d6      	b.n	800e434 <__swbuf_r+0x2a>
	...

0800e488 <__swsetup_r>:
 800e488:	b538      	push	{r3, r4, r5, lr}
 800e48a:	4b29      	ldr	r3, [pc, #164]	@ (800e530 <__swsetup_r+0xa8>)
 800e48c:	4605      	mov	r5, r0
 800e48e:	6818      	ldr	r0, [r3, #0]
 800e490:	460c      	mov	r4, r1
 800e492:	b118      	cbz	r0, 800e49c <__swsetup_r+0x14>
 800e494:	6a03      	ldr	r3, [r0, #32]
 800e496:	b90b      	cbnz	r3, 800e49c <__swsetup_r+0x14>
 800e498:	f7ff fe48 	bl	800e12c <__sinit>
 800e49c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4a0:	0719      	lsls	r1, r3, #28
 800e4a2:	d422      	bmi.n	800e4ea <__swsetup_r+0x62>
 800e4a4:	06da      	lsls	r2, r3, #27
 800e4a6:	d407      	bmi.n	800e4b8 <__swsetup_r+0x30>
 800e4a8:	2209      	movs	r2, #9
 800e4aa:	602a      	str	r2, [r5, #0]
 800e4ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4b0:	81a3      	strh	r3, [r4, #12]
 800e4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e4b6:	e033      	b.n	800e520 <__swsetup_r+0x98>
 800e4b8:	0758      	lsls	r0, r3, #29
 800e4ba:	d512      	bpl.n	800e4e2 <__swsetup_r+0x5a>
 800e4bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e4be:	b141      	cbz	r1, 800e4d2 <__swsetup_r+0x4a>
 800e4c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4c4:	4299      	cmp	r1, r3
 800e4c6:	d002      	beq.n	800e4ce <__swsetup_r+0x46>
 800e4c8:	4628      	mov	r0, r5
 800e4ca:	f000 fecf 	bl	800f26c <_free_r>
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4d2:	89a3      	ldrh	r3, [r4, #12]
 800e4d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e4d8:	81a3      	strh	r3, [r4, #12]
 800e4da:	2300      	movs	r3, #0
 800e4dc:	6063      	str	r3, [r4, #4]
 800e4de:	6923      	ldr	r3, [r4, #16]
 800e4e0:	6023      	str	r3, [r4, #0]
 800e4e2:	89a3      	ldrh	r3, [r4, #12]
 800e4e4:	f043 0308 	orr.w	r3, r3, #8
 800e4e8:	81a3      	strh	r3, [r4, #12]
 800e4ea:	6923      	ldr	r3, [r4, #16]
 800e4ec:	b94b      	cbnz	r3, 800e502 <__swsetup_r+0x7a>
 800e4ee:	89a3      	ldrh	r3, [r4, #12]
 800e4f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e4f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e4f8:	d003      	beq.n	800e502 <__swsetup_r+0x7a>
 800e4fa:	4621      	mov	r1, r4
 800e4fc:	4628      	mov	r0, r5
 800e4fe:	f002 f929 	bl	8010754 <__smakebuf_r>
 800e502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e506:	f013 0201 	ands.w	r2, r3, #1
 800e50a:	d00a      	beq.n	800e522 <__swsetup_r+0x9a>
 800e50c:	2200      	movs	r2, #0
 800e50e:	60a2      	str	r2, [r4, #8]
 800e510:	6962      	ldr	r2, [r4, #20]
 800e512:	4252      	negs	r2, r2
 800e514:	61a2      	str	r2, [r4, #24]
 800e516:	6922      	ldr	r2, [r4, #16]
 800e518:	b942      	cbnz	r2, 800e52c <__swsetup_r+0xa4>
 800e51a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e51e:	d1c5      	bne.n	800e4ac <__swsetup_r+0x24>
 800e520:	bd38      	pop	{r3, r4, r5, pc}
 800e522:	0799      	lsls	r1, r3, #30
 800e524:	bf58      	it	pl
 800e526:	6962      	ldrpl	r2, [r4, #20]
 800e528:	60a2      	str	r2, [r4, #8]
 800e52a:	e7f4      	b.n	800e516 <__swsetup_r+0x8e>
 800e52c:	2000      	movs	r0, #0
 800e52e:	e7f7      	b.n	800e520 <__swsetup_r+0x98>
 800e530:	240001d4 	.word	0x240001d4

0800e534 <memset>:
 800e534:	4402      	add	r2, r0
 800e536:	4603      	mov	r3, r0
 800e538:	4293      	cmp	r3, r2
 800e53a:	d100      	bne.n	800e53e <memset+0xa>
 800e53c:	4770      	bx	lr
 800e53e:	f803 1b01 	strb.w	r1, [r3], #1
 800e542:	e7f9      	b.n	800e538 <memset+0x4>

0800e544 <strstr>:
 800e544:	780a      	ldrb	r2, [r1, #0]
 800e546:	b570      	push	{r4, r5, r6, lr}
 800e548:	b96a      	cbnz	r2, 800e566 <strstr+0x22>
 800e54a:	bd70      	pop	{r4, r5, r6, pc}
 800e54c:	429a      	cmp	r2, r3
 800e54e:	d109      	bne.n	800e564 <strstr+0x20>
 800e550:	460c      	mov	r4, r1
 800e552:	4605      	mov	r5, r0
 800e554:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d0f6      	beq.n	800e54a <strstr+0x6>
 800e55c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e560:	429e      	cmp	r6, r3
 800e562:	d0f7      	beq.n	800e554 <strstr+0x10>
 800e564:	3001      	adds	r0, #1
 800e566:	7803      	ldrb	r3, [r0, #0]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d1ef      	bne.n	800e54c <strstr+0x8>
 800e56c:	4618      	mov	r0, r3
 800e56e:	e7ec      	b.n	800e54a <strstr+0x6>

0800e570 <_localeconv_r>:
 800e570:	4800      	ldr	r0, [pc, #0]	@ (800e574 <_localeconv_r+0x4>)
 800e572:	4770      	bx	lr
 800e574:	24000158 	.word	0x24000158

0800e578 <_close_r>:
 800e578:	b538      	push	{r3, r4, r5, lr}
 800e57a:	4d06      	ldr	r5, [pc, #24]	@ (800e594 <_close_r+0x1c>)
 800e57c:	2300      	movs	r3, #0
 800e57e:	4604      	mov	r4, r0
 800e580:	4608      	mov	r0, r1
 800e582:	602b      	str	r3, [r5, #0]
 800e584:	f7f5 f9ea 	bl	800395c <_close>
 800e588:	1c43      	adds	r3, r0, #1
 800e58a:	d102      	bne.n	800e592 <_close_r+0x1a>
 800e58c:	682b      	ldr	r3, [r5, #0]
 800e58e:	b103      	cbz	r3, 800e592 <_close_r+0x1a>
 800e590:	6023      	str	r3, [r4, #0]
 800e592:	bd38      	pop	{r3, r4, r5, pc}
 800e594:	24000a0c 	.word	0x24000a0c

0800e598 <_lseek_r>:
 800e598:	b538      	push	{r3, r4, r5, lr}
 800e59a:	4d07      	ldr	r5, [pc, #28]	@ (800e5b8 <_lseek_r+0x20>)
 800e59c:	4604      	mov	r4, r0
 800e59e:	4608      	mov	r0, r1
 800e5a0:	4611      	mov	r1, r2
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	602a      	str	r2, [r5, #0]
 800e5a6:	461a      	mov	r2, r3
 800e5a8:	f7f5 f9ff 	bl	80039aa <_lseek>
 800e5ac:	1c43      	adds	r3, r0, #1
 800e5ae:	d102      	bne.n	800e5b6 <_lseek_r+0x1e>
 800e5b0:	682b      	ldr	r3, [r5, #0]
 800e5b2:	b103      	cbz	r3, 800e5b6 <_lseek_r+0x1e>
 800e5b4:	6023      	str	r3, [r4, #0]
 800e5b6:	bd38      	pop	{r3, r4, r5, pc}
 800e5b8:	24000a0c 	.word	0x24000a0c

0800e5bc <_read_r>:
 800e5bc:	b538      	push	{r3, r4, r5, lr}
 800e5be:	4d07      	ldr	r5, [pc, #28]	@ (800e5dc <_read_r+0x20>)
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	4608      	mov	r0, r1
 800e5c4:	4611      	mov	r1, r2
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	602a      	str	r2, [r5, #0]
 800e5ca:	461a      	mov	r2, r3
 800e5cc:	f7f5 f9a9 	bl	8003922 <_read>
 800e5d0:	1c43      	adds	r3, r0, #1
 800e5d2:	d102      	bne.n	800e5da <_read_r+0x1e>
 800e5d4:	682b      	ldr	r3, [r5, #0]
 800e5d6:	b103      	cbz	r3, 800e5da <_read_r+0x1e>
 800e5d8:	6023      	str	r3, [r4, #0]
 800e5da:	bd38      	pop	{r3, r4, r5, pc}
 800e5dc:	24000a0c 	.word	0x24000a0c

0800e5e0 <_sbrk_r>:
 800e5e0:	b538      	push	{r3, r4, r5, lr}
 800e5e2:	4d06      	ldr	r5, [pc, #24]	@ (800e5fc <_sbrk_r+0x1c>)
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	4604      	mov	r4, r0
 800e5e8:	4608      	mov	r0, r1
 800e5ea:	602b      	str	r3, [r5, #0]
 800e5ec:	f7f5 f9ea 	bl	80039c4 <_sbrk>
 800e5f0:	1c43      	adds	r3, r0, #1
 800e5f2:	d102      	bne.n	800e5fa <_sbrk_r+0x1a>
 800e5f4:	682b      	ldr	r3, [r5, #0]
 800e5f6:	b103      	cbz	r3, 800e5fa <_sbrk_r+0x1a>
 800e5f8:	6023      	str	r3, [r4, #0]
 800e5fa:	bd38      	pop	{r3, r4, r5, pc}
 800e5fc:	24000a0c 	.word	0x24000a0c

0800e600 <_write_r>:
 800e600:	b538      	push	{r3, r4, r5, lr}
 800e602:	4d07      	ldr	r5, [pc, #28]	@ (800e620 <_write_r+0x20>)
 800e604:	4604      	mov	r4, r0
 800e606:	4608      	mov	r0, r1
 800e608:	4611      	mov	r1, r2
 800e60a:	2200      	movs	r2, #0
 800e60c:	602a      	str	r2, [r5, #0]
 800e60e:	461a      	mov	r2, r3
 800e610:	f7f4 fe28 	bl	8003264 <_write>
 800e614:	1c43      	adds	r3, r0, #1
 800e616:	d102      	bne.n	800e61e <_write_r+0x1e>
 800e618:	682b      	ldr	r3, [r5, #0]
 800e61a:	b103      	cbz	r3, 800e61e <_write_r+0x1e>
 800e61c:	6023      	str	r3, [r4, #0]
 800e61e:	bd38      	pop	{r3, r4, r5, pc}
 800e620:	24000a0c 	.word	0x24000a0c

0800e624 <__errno>:
 800e624:	4b01      	ldr	r3, [pc, #4]	@ (800e62c <__errno+0x8>)
 800e626:	6818      	ldr	r0, [r3, #0]
 800e628:	4770      	bx	lr
 800e62a:	bf00      	nop
 800e62c:	240001d4 	.word	0x240001d4

0800e630 <__libc_init_array>:
 800e630:	b570      	push	{r4, r5, r6, lr}
 800e632:	4d0d      	ldr	r5, [pc, #52]	@ (800e668 <__libc_init_array+0x38>)
 800e634:	4c0d      	ldr	r4, [pc, #52]	@ (800e66c <__libc_init_array+0x3c>)
 800e636:	1b64      	subs	r4, r4, r5
 800e638:	10a4      	asrs	r4, r4, #2
 800e63a:	2600      	movs	r6, #0
 800e63c:	42a6      	cmp	r6, r4
 800e63e:	d109      	bne.n	800e654 <__libc_init_array+0x24>
 800e640:	4d0b      	ldr	r5, [pc, #44]	@ (800e670 <__libc_init_array+0x40>)
 800e642:	4c0c      	ldr	r4, [pc, #48]	@ (800e674 <__libc_init_array+0x44>)
 800e644:	f002 faee 	bl	8010c24 <_init>
 800e648:	1b64      	subs	r4, r4, r5
 800e64a:	10a4      	asrs	r4, r4, #2
 800e64c:	2600      	movs	r6, #0
 800e64e:	42a6      	cmp	r6, r4
 800e650:	d105      	bne.n	800e65e <__libc_init_array+0x2e>
 800e652:	bd70      	pop	{r4, r5, r6, pc}
 800e654:	f855 3b04 	ldr.w	r3, [r5], #4
 800e658:	4798      	blx	r3
 800e65a:	3601      	adds	r6, #1
 800e65c:	e7ee      	b.n	800e63c <__libc_init_array+0xc>
 800e65e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e662:	4798      	blx	r3
 800e664:	3601      	adds	r6, #1
 800e666:	e7f2      	b.n	800e64e <__libc_init_array+0x1e>
 800e668:	08011490 	.word	0x08011490
 800e66c:	08011490 	.word	0x08011490
 800e670:	08011490 	.word	0x08011490
 800e674:	08011494 	.word	0x08011494

0800e678 <__retarget_lock_init_recursive>:
 800e678:	4770      	bx	lr

0800e67a <__retarget_lock_acquire_recursive>:
 800e67a:	4770      	bx	lr

0800e67c <__retarget_lock_release_recursive>:
 800e67c:	4770      	bx	lr

0800e67e <memcpy>:
 800e67e:	440a      	add	r2, r1
 800e680:	4291      	cmp	r1, r2
 800e682:	f100 33ff 	add.w	r3, r0, #4294967295
 800e686:	d100      	bne.n	800e68a <memcpy+0xc>
 800e688:	4770      	bx	lr
 800e68a:	b510      	push	{r4, lr}
 800e68c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e690:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e694:	4291      	cmp	r1, r2
 800e696:	d1f9      	bne.n	800e68c <memcpy+0xe>
 800e698:	bd10      	pop	{r4, pc}

0800e69a <quorem>:
 800e69a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e69e:	6903      	ldr	r3, [r0, #16]
 800e6a0:	690c      	ldr	r4, [r1, #16]
 800e6a2:	42a3      	cmp	r3, r4
 800e6a4:	4607      	mov	r7, r0
 800e6a6:	db7e      	blt.n	800e7a6 <quorem+0x10c>
 800e6a8:	3c01      	subs	r4, #1
 800e6aa:	f101 0814 	add.w	r8, r1, #20
 800e6ae:	00a3      	lsls	r3, r4, #2
 800e6b0:	f100 0514 	add.w	r5, r0, #20
 800e6b4:	9300      	str	r3, [sp, #0]
 800e6b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e6ba:	9301      	str	r3, [sp, #4]
 800e6bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e6c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e6c4:	3301      	adds	r3, #1
 800e6c6:	429a      	cmp	r2, r3
 800e6c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e6cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800e6d0:	d32e      	bcc.n	800e730 <quorem+0x96>
 800e6d2:	f04f 0a00 	mov.w	sl, #0
 800e6d6:	46c4      	mov	ip, r8
 800e6d8:	46ae      	mov	lr, r5
 800e6da:	46d3      	mov	fp, sl
 800e6dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e6e0:	b298      	uxth	r0, r3
 800e6e2:	fb06 a000 	mla	r0, r6, r0, sl
 800e6e6:	0c02      	lsrs	r2, r0, #16
 800e6e8:	0c1b      	lsrs	r3, r3, #16
 800e6ea:	fb06 2303 	mla	r3, r6, r3, r2
 800e6ee:	f8de 2000 	ldr.w	r2, [lr]
 800e6f2:	b280      	uxth	r0, r0
 800e6f4:	b292      	uxth	r2, r2
 800e6f6:	1a12      	subs	r2, r2, r0
 800e6f8:	445a      	add	r2, fp
 800e6fa:	f8de 0000 	ldr.w	r0, [lr]
 800e6fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e702:	b29b      	uxth	r3, r3
 800e704:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e708:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e70c:	b292      	uxth	r2, r2
 800e70e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e712:	45e1      	cmp	r9, ip
 800e714:	f84e 2b04 	str.w	r2, [lr], #4
 800e718:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e71c:	d2de      	bcs.n	800e6dc <quorem+0x42>
 800e71e:	9b00      	ldr	r3, [sp, #0]
 800e720:	58eb      	ldr	r3, [r5, r3]
 800e722:	b92b      	cbnz	r3, 800e730 <quorem+0x96>
 800e724:	9b01      	ldr	r3, [sp, #4]
 800e726:	3b04      	subs	r3, #4
 800e728:	429d      	cmp	r5, r3
 800e72a:	461a      	mov	r2, r3
 800e72c:	d32f      	bcc.n	800e78e <quorem+0xf4>
 800e72e:	613c      	str	r4, [r7, #16]
 800e730:	4638      	mov	r0, r7
 800e732:	f001 f869 	bl	800f808 <__mcmp>
 800e736:	2800      	cmp	r0, #0
 800e738:	db25      	blt.n	800e786 <quorem+0xec>
 800e73a:	4629      	mov	r1, r5
 800e73c:	2000      	movs	r0, #0
 800e73e:	f858 2b04 	ldr.w	r2, [r8], #4
 800e742:	f8d1 c000 	ldr.w	ip, [r1]
 800e746:	fa1f fe82 	uxth.w	lr, r2
 800e74a:	fa1f f38c 	uxth.w	r3, ip
 800e74e:	eba3 030e 	sub.w	r3, r3, lr
 800e752:	4403      	add	r3, r0
 800e754:	0c12      	lsrs	r2, r2, #16
 800e756:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e75a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e75e:	b29b      	uxth	r3, r3
 800e760:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e764:	45c1      	cmp	r9, r8
 800e766:	f841 3b04 	str.w	r3, [r1], #4
 800e76a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e76e:	d2e6      	bcs.n	800e73e <quorem+0xa4>
 800e770:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e774:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e778:	b922      	cbnz	r2, 800e784 <quorem+0xea>
 800e77a:	3b04      	subs	r3, #4
 800e77c:	429d      	cmp	r5, r3
 800e77e:	461a      	mov	r2, r3
 800e780:	d30b      	bcc.n	800e79a <quorem+0x100>
 800e782:	613c      	str	r4, [r7, #16]
 800e784:	3601      	adds	r6, #1
 800e786:	4630      	mov	r0, r6
 800e788:	b003      	add	sp, #12
 800e78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e78e:	6812      	ldr	r2, [r2, #0]
 800e790:	3b04      	subs	r3, #4
 800e792:	2a00      	cmp	r2, #0
 800e794:	d1cb      	bne.n	800e72e <quorem+0x94>
 800e796:	3c01      	subs	r4, #1
 800e798:	e7c6      	b.n	800e728 <quorem+0x8e>
 800e79a:	6812      	ldr	r2, [r2, #0]
 800e79c:	3b04      	subs	r3, #4
 800e79e:	2a00      	cmp	r2, #0
 800e7a0:	d1ef      	bne.n	800e782 <quorem+0xe8>
 800e7a2:	3c01      	subs	r4, #1
 800e7a4:	e7ea      	b.n	800e77c <quorem+0xe2>
 800e7a6:	2000      	movs	r0, #0
 800e7a8:	e7ee      	b.n	800e788 <quorem+0xee>
 800e7aa:	0000      	movs	r0, r0
 800e7ac:	0000      	movs	r0, r0
	...

0800e7b0 <_dtoa_r>:
 800e7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7b4:	ed2d 8b02 	vpush	{d8}
 800e7b8:	69c7      	ldr	r7, [r0, #28]
 800e7ba:	b091      	sub	sp, #68	@ 0x44
 800e7bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e7c0:	ec55 4b10 	vmov	r4, r5, d0
 800e7c4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800e7c6:	9107      	str	r1, [sp, #28]
 800e7c8:	4681      	mov	r9, r0
 800e7ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7cc:	930d      	str	r3, [sp, #52]	@ 0x34
 800e7ce:	b97f      	cbnz	r7, 800e7f0 <_dtoa_r+0x40>
 800e7d0:	2010      	movs	r0, #16
 800e7d2:	f7fe fef5 	bl	800d5c0 <malloc>
 800e7d6:	4602      	mov	r2, r0
 800e7d8:	f8c9 001c 	str.w	r0, [r9, #28]
 800e7dc:	b920      	cbnz	r0, 800e7e8 <_dtoa_r+0x38>
 800e7de:	4ba0      	ldr	r3, [pc, #640]	@ (800ea60 <_dtoa_r+0x2b0>)
 800e7e0:	21ef      	movs	r1, #239	@ 0xef
 800e7e2:	48a0      	ldr	r0, [pc, #640]	@ (800ea64 <_dtoa_r+0x2b4>)
 800e7e4:	f002 f8a2 	bl	801092c <__assert_func>
 800e7e8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e7ec:	6007      	str	r7, [r0, #0]
 800e7ee:	60c7      	str	r7, [r0, #12]
 800e7f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e7f4:	6819      	ldr	r1, [r3, #0]
 800e7f6:	b159      	cbz	r1, 800e810 <_dtoa_r+0x60>
 800e7f8:	685a      	ldr	r2, [r3, #4]
 800e7fa:	604a      	str	r2, [r1, #4]
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	4093      	lsls	r3, r2
 800e800:	608b      	str	r3, [r1, #8]
 800e802:	4648      	mov	r0, r9
 800e804:	f000 fdce 	bl	800f3a4 <_Bfree>
 800e808:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e80c:	2200      	movs	r2, #0
 800e80e:	601a      	str	r2, [r3, #0]
 800e810:	1e2b      	subs	r3, r5, #0
 800e812:	bfbb      	ittet	lt
 800e814:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e818:	9303      	strlt	r3, [sp, #12]
 800e81a:	2300      	movge	r3, #0
 800e81c:	2201      	movlt	r2, #1
 800e81e:	bfac      	ite	ge
 800e820:	6033      	strge	r3, [r6, #0]
 800e822:	6032      	strlt	r2, [r6, #0]
 800e824:	4b90      	ldr	r3, [pc, #576]	@ (800ea68 <_dtoa_r+0x2b8>)
 800e826:	9e03      	ldr	r6, [sp, #12]
 800e828:	43b3      	bics	r3, r6
 800e82a:	d110      	bne.n	800e84e <_dtoa_r+0x9e>
 800e82c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e82e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e832:	6013      	str	r3, [r2, #0]
 800e834:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800e838:	4323      	orrs	r3, r4
 800e83a:	f000 84e6 	beq.w	800f20a <_dtoa_r+0xa5a>
 800e83e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e840:	4f8a      	ldr	r7, [pc, #552]	@ (800ea6c <_dtoa_r+0x2bc>)
 800e842:	2b00      	cmp	r3, #0
 800e844:	f000 84e8 	beq.w	800f218 <_dtoa_r+0xa68>
 800e848:	1cfb      	adds	r3, r7, #3
 800e84a:	f000 bce3 	b.w	800f214 <_dtoa_r+0xa64>
 800e84e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800e852:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e85a:	d10a      	bne.n	800e872 <_dtoa_r+0xc2>
 800e85c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e85e:	2301      	movs	r3, #1
 800e860:	6013      	str	r3, [r2, #0]
 800e862:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e864:	b113      	cbz	r3, 800e86c <_dtoa_r+0xbc>
 800e866:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e868:	4b81      	ldr	r3, [pc, #516]	@ (800ea70 <_dtoa_r+0x2c0>)
 800e86a:	6013      	str	r3, [r2, #0]
 800e86c:	4f81      	ldr	r7, [pc, #516]	@ (800ea74 <_dtoa_r+0x2c4>)
 800e86e:	f000 bcd3 	b.w	800f218 <_dtoa_r+0xa68>
 800e872:	aa0e      	add	r2, sp, #56	@ 0x38
 800e874:	a90f      	add	r1, sp, #60	@ 0x3c
 800e876:	4648      	mov	r0, r9
 800e878:	eeb0 0b48 	vmov.f64	d0, d8
 800e87c:	f001 f874 	bl	800f968 <__d2b>
 800e880:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800e884:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e886:	9001      	str	r0, [sp, #4]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d045      	beq.n	800e918 <_dtoa_r+0x168>
 800e88c:	eeb0 7b48 	vmov.f64	d7, d8
 800e890:	ee18 1a90 	vmov	r1, s17
 800e894:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e898:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800e89c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e8a0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e8a4:	2500      	movs	r5, #0
 800e8a6:	ee07 1a90 	vmov	s15, r1
 800e8aa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800e8ae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ea48 <_dtoa_r+0x298>
 800e8b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e8b6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ea50 <_dtoa_r+0x2a0>
 800e8ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e8be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ea58 <_dtoa_r+0x2a8>
 800e8c2:	ee07 3a90 	vmov	s15, r3
 800e8c6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e8ca:	eeb0 7b46 	vmov.f64	d7, d6
 800e8ce:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e8d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e8d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e8da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8de:	ee16 8a90 	vmov	r8, s13
 800e8e2:	d508      	bpl.n	800e8f6 <_dtoa_r+0x146>
 800e8e4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e8e8:	eeb4 6b47 	vcmp.f64	d6, d7
 800e8ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8f0:	bf18      	it	ne
 800e8f2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800e8f6:	f1b8 0f16 	cmp.w	r8, #22
 800e8fa:	d82b      	bhi.n	800e954 <_dtoa_r+0x1a4>
 800e8fc:	495e      	ldr	r1, [pc, #376]	@ (800ea78 <_dtoa_r+0x2c8>)
 800e8fe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800e902:	ed91 7b00 	vldr	d7, [r1]
 800e906:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e90e:	d501      	bpl.n	800e914 <_dtoa_r+0x164>
 800e910:	f108 38ff 	add.w	r8, r8, #4294967295
 800e914:	2100      	movs	r1, #0
 800e916:	e01e      	b.n	800e956 <_dtoa_r+0x1a6>
 800e918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e91a:	4413      	add	r3, r2
 800e91c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800e920:	2920      	cmp	r1, #32
 800e922:	bfc1      	itttt	gt
 800e924:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800e928:	408e      	lslgt	r6, r1
 800e92a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800e92e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800e932:	bfd6      	itet	le
 800e934:	f1c1 0120 	rsble	r1, r1, #32
 800e938:	4331      	orrgt	r1, r6
 800e93a:	fa04 f101 	lslle.w	r1, r4, r1
 800e93e:	ee07 1a90 	vmov	s15, r1
 800e942:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e946:	3b01      	subs	r3, #1
 800e948:	ee17 1a90 	vmov	r1, s15
 800e94c:	2501      	movs	r5, #1
 800e94e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800e952:	e7a8      	b.n	800e8a6 <_dtoa_r+0xf6>
 800e954:	2101      	movs	r1, #1
 800e956:	1ad2      	subs	r2, r2, r3
 800e958:	1e53      	subs	r3, r2, #1
 800e95a:	9306      	str	r3, [sp, #24]
 800e95c:	bf45      	ittet	mi
 800e95e:	f1c2 0301 	rsbmi	r3, r2, #1
 800e962:	9304      	strmi	r3, [sp, #16]
 800e964:	2300      	movpl	r3, #0
 800e966:	2300      	movmi	r3, #0
 800e968:	bf4c      	ite	mi
 800e96a:	9306      	strmi	r3, [sp, #24]
 800e96c:	9304      	strpl	r3, [sp, #16]
 800e96e:	f1b8 0f00 	cmp.w	r8, #0
 800e972:	910c      	str	r1, [sp, #48]	@ 0x30
 800e974:	db18      	blt.n	800e9a8 <_dtoa_r+0x1f8>
 800e976:	9b06      	ldr	r3, [sp, #24]
 800e978:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800e97c:	4443      	add	r3, r8
 800e97e:	9306      	str	r3, [sp, #24]
 800e980:	2300      	movs	r3, #0
 800e982:	9a07      	ldr	r2, [sp, #28]
 800e984:	2a09      	cmp	r2, #9
 800e986:	d845      	bhi.n	800ea14 <_dtoa_r+0x264>
 800e988:	2a05      	cmp	r2, #5
 800e98a:	bfc4      	itt	gt
 800e98c:	3a04      	subgt	r2, #4
 800e98e:	9207      	strgt	r2, [sp, #28]
 800e990:	9a07      	ldr	r2, [sp, #28]
 800e992:	f1a2 0202 	sub.w	r2, r2, #2
 800e996:	bfcc      	ite	gt
 800e998:	2400      	movgt	r4, #0
 800e99a:	2401      	movle	r4, #1
 800e99c:	2a03      	cmp	r2, #3
 800e99e:	d844      	bhi.n	800ea2a <_dtoa_r+0x27a>
 800e9a0:	e8df f002 	tbb	[pc, r2]
 800e9a4:	0b173634 	.word	0x0b173634
 800e9a8:	9b04      	ldr	r3, [sp, #16]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	eba3 0308 	sub.w	r3, r3, r8
 800e9b0:	9304      	str	r3, [sp, #16]
 800e9b2:	920a      	str	r2, [sp, #40]	@ 0x28
 800e9b4:	f1c8 0300 	rsb	r3, r8, #0
 800e9b8:	e7e3      	b.n	800e982 <_dtoa_r+0x1d2>
 800e9ba:	2201      	movs	r2, #1
 800e9bc:	9208      	str	r2, [sp, #32]
 800e9be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9c0:	eb08 0b02 	add.w	fp, r8, r2
 800e9c4:	f10b 0a01 	add.w	sl, fp, #1
 800e9c8:	4652      	mov	r2, sl
 800e9ca:	2a01      	cmp	r2, #1
 800e9cc:	bfb8      	it	lt
 800e9ce:	2201      	movlt	r2, #1
 800e9d0:	e006      	b.n	800e9e0 <_dtoa_r+0x230>
 800e9d2:	2201      	movs	r2, #1
 800e9d4:	9208      	str	r2, [sp, #32]
 800e9d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9d8:	2a00      	cmp	r2, #0
 800e9da:	dd29      	ble.n	800ea30 <_dtoa_r+0x280>
 800e9dc:	4693      	mov	fp, r2
 800e9de:	4692      	mov	sl, r2
 800e9e0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800e9e4:	2100      	movs	r1, #0
 800e9e6:	2004      	movs	r0, #4
 800e9e8:	f100 0614 	add.w	r6, r0, #20
 800e9ec:	4296      	cmp	r6, r2
 800e9ee:	d926      	bls.n	800ea3e <_dtoa_r+0x28e>
 800e9f0:	6079      	str	r1, [r7, #4]
 800e9f2:	4648      	mov	r0, r9
 800e9f4:	9305      	str	r3, [sp, #20]
 800e9f6:	f000 fc95 	bl	800f324 <_Balloc>
 800e9fa:	9b05      	ldr	r3, [sp, #20]
 800e9fc:	4607      	mov	r7, r0
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	d13e      	bne.n	800ea80 <_dtoa_r+0x2d0>
 800ea02:	4b1e      	ldr	r3, [pc, #120]	@ (800ea7c <_dtoa_r+0x2cc>)
 800ea04:	4602      	mov	r2, r0
 800ea06:	f240 11af 	movw	r1, #431	@ 0x1af
 800ea0a:	e6ea      	b.n	800e7e2 <_dtoa_r+0x32>
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	e7e1      	b.n	800e9d4 <_dtoa_r+0x224>
 800ea10:	2200      	movs	r2, #0
 800ea12:	e7d3      	b.n	800e9bc <_dtoa_r+0x20c>
 800ea14:	2401      	movs	r4, #1
 800ea16:	2200      	movs	r2, #0
 800ea18:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ea1c:	f04f 3bff 	mov.w	fp, #4294967295
 800ea20:	2100      	movs	r1, #0
 800ea22:	46da      	mov	sl, fp
 800ea24:	2212      	movs	r2, #18
 800ea26:	9109      	str	r1, [sp, #36]	@ 0x24
 800ea28:	e7da      	b.n	800e9e0 <_dtoa_r+0x230>
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	9208      	str	r2, [sp, #32]
 800ea2e:	e7f5      	b.n	800ea1c <_dtoa_r+0x26c>
 800ea30:	f04f 0b01 	mov.w	fp, #1
 800ea34:	46da      	mov	sl, fp
 800ea36:	465a      	mov	r2, fp
 800ea38:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800ea3c:	e7d0      	b.n	800e9e0 <_dtoa_r+0x230>
 800ea3e:	3101      	adds	r1, #1
 800ea40:	0040      	lsls	r0, r0, #1
 800ea42:	e7d1      	b.n	800e9e8 <_dtoa_r+0x238>
 800ea44:	f3af 8000 	nop.w
 800ea48:	636f4361 	.word	0x636f4361
 800ea4c:	3fd287a7 	.word	0x3fd287a7
 800ea50:	8b60c8b3 	.word	0x8b60c8b3
 800ea54:	3fc68a28 	.word	0x3fc68a28
 800ea58:	509f79fb 	.word	0x509f79fb
 800ea5c:	3fd34413 	.word	0x3fd34413
 800ea60:	08011246 	.word	0x08011246
 800ea64:	0801125d 	.word	0x0801125d
 800ea68:	7ff00000 	.word	0x7ff00000
 800ea6c:	08011242 	.word	0x08011242
 800ea70:	08011347 	.word	0x08011347
 800ea74:	08011346 	.word	0x08011346
 800ea78:	080113c0 	.word	0x080113c0
 800ea7c:	080112b5 	.word	0x080112b5
 800ea80:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800ea84:	f1ba 0f0e 	cmp.w	sl, #14
 800ea88:	6010      	str	r0, [r2, #0]
 800ea8a:	d86e      	bhi.n	800eb6a <_dtoa_r+0x3ba>
 800ea8c:	2c00      	cmp	r4, #0
 800ea8e:	d06c      	beq.n	800eb6a <_dtoa_r+0x3ba>
 800ea90:	f1b8 0f00 	cmp.w	r8, #0
 800ea94:	f340 80b4 	ble.w	800ec00 <_dtoa_r+0x450>
 800ea98:	4ac8      	ldr	r2, [pc, #800]	@ (800edbc <_dtoa_r+0x60c>)
 800ea9a:	f008 010f 	and.w	r1, r8, #15
 800ea9e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800eaa2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800eaa6:	ed92 7b00 	vldr	d7, [r2]
 800eaaa:	ea4f 1128 	mov.w	r1, r8, asr #4
 800eaae:	f000 809b 	beq.w	800ebe8 <_dtoa_r+0x438>
 800eab2:	4ac3      	ldr	r2, [pc, #780]	@ (800edc0 <_dtoa_r+0x610>)
 800eab4:	ed92 6b08 	vldr	d6, [r2, #32]
 800eab8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800eabc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800eac0:	f001 010f 	and.w	r1, r1, #15
 800eac4:	2203      	movs	r2, #3
 800eac6:	48be      	ldr	r0, [pc, #760]	@ (800edc0 <_dtoa_r+0x610>)
 800eac8:	2900      	cmp	r1, #0
 800eaca:	f040 808f 	bne.w	800ebec <_dtoa_r+0x43c>
 800eace:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ead2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ead6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eada:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800eadc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eae0:	2900      	cmp	r1, #0
 800eae2:	f000 80b3 	beq.w	800ec4c <_dtoa_r+0x49c>
 800eae6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800eaea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eaee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaf2:	f140 80ab 	bpl.w	800ec4c <_dtoa_r+0x49c>
 800eaf6:	f1ba 0f00 	cmp.w	sl, #0
 800eafa:	f000 80a7 	beq.w	800ec4c <_dtoa_r+0x49c>
 800eafe:	f1bb 0f00 	cmp.w	fp, #0
 800eb02:	dd30      	ble.n	800eb66 <_dtoa_r+0x3b6>
 800eb04:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800eb08:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eb0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb10:	f108 31ff 	add.w	r1, r8, #4294967295
 800eb14:	9105      	str	r1, [sp, #20]
 800eb16:	3201      	adds	r2, #1
 800eb18:	465c      	mov	r4, fp
 800eb1a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800eb1e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800eb22:	ee07 2a90 	vmov	s15, r2
 800eb26:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800eb2a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800eb2e:	ee15 2a90 	vmov	r2, s11
 800eb32:	ec51 0b15 	vmov	r0, r1, d5
 800eb36:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800eb3a:	2c00      	cmp	r4, #0
 800eb3c:	f040 808a 	bne.w	800ec54 <_dtoa_r+0x4a4>
 800eb40:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800eb44:	ee36 6b47 	vsub.f64	d6, d6, d7
 800eb48:	ec41 0b17 	vmov	d7, r0, r1
 800eb4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb54:	f300 826a 	bgt.w	800f02c <_dtoa_r+0x87c>
 800eb58:	eeb1 7b47 	vneg.f64	d7, d7
 800eb5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eb60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb64:	d423      	bmi.n	800ebae <_dtoa_r+0x3fe>
 800eb66:	ed8d 8b02 	vstr	d8, [sp, #8]
 800eb6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800eb6c:	2a00      	cmp	r2, #0
 800eb6e:	f2c0 8129 	blt.w	800edc4 <_dtoa_r+0x614>
 800eb72:	f1b8 0f0e 	cmp.w	r8, #14
 800eb76:	f300 8125 	bgt.w	800edc4 <_dtoa_r+0x614>
 800eb7a:	4b90      	ldr	r3, [pc, #576]	@ (800edbc <_dtoa_r+0x60c>)
 800eb7c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800eb80:	ed93 6b00 	vldr	d6, [r3]
 800eb84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	f280 80c8 	bge.w	800ed1c <_dtoa_r+0x56c>
 800eb8c:	f1ba 0f00 	cmp.w	sl, #0
 800eb90:	f300 80c4 	bgt.w	800ed1c <_dtoa_r+0x56c>
 800eb94:	d10b      	bne.n	800ebae <_dtoa_r+0x3fe>
 800eb96:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800eb9a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800eb9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eba2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebaa:	f2c0 823c 	blt.w	800f026 <_dtoa_r+0x876>
 800ebae:	2400      	movs	r4, #0
 800ebb0:	4625      	mov	r5, r4
 800ebb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebb4:	43db      	mvns	r3, r3
 800ebb6:	9305      	str	r3, [sp, #20]
 800ebb8:	463e      	mov	r6, r7
 800ebba:	f04f 0800 	mov.w	r8, #0
 800ebbe:	4621      	mov	r1, r4
 800ebc0:	4648      	mov	r0, r9
 800ebc2:	f000 fbef 	bl	800f3a4 <_Bfree>
 800ebc6:	2d00      	cmp	r5, #0
 800ebc8:	f000 80a2 	beq.w	800ed10 <_dtoa_r+0x560>
 800ebcc:	f1b8 0f00 	cmp.w	r8, #0
 800ebd0:	d005      	beq.n	800ebde <_dtoa_r+0x42e>
 800ebd2:	45a8      	cmp	r8, r5
 800ebd4:	d003      	beq.n	800ebde <_dtoa_r+0x42e>
 800ebd6:	4641      	mov	r1, r8
 800ebd8:	4648      	mov	r0, r9
 800ebda:	f000 fbe3 	bl	800f3a4 <_Bfree>
 800ebde:	4629      	mov	r1, r5
 800ebe0:	4648      	mov	r0, r9
 800ebe2:	f000 fbdf 	bl	800f3a4 <_Bfree>
 800ebe6:	e093      	b.n	800ed10 <_dtoa_r+0x560>
 800ebe8:	2202      	movs	r2, #2
 800ebea:	e76c      	b.n	800eac6 <_dtoa_r+0x316>
 800ebec:	07cc      	lsls	r4, r1, #31
 800ebee:	d504      	bpl.n	800ebfa <_dtoa_r+0x44a>
 800ebf0:	ed90 6b00 	vldr	d6, [r0]
 800ebf4:	3201      	adds	r2, #1
 800ebf6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ebfa:	1049      	asrs	r1, r1, #1
 800ebfc:	3008      	adds	r0, #8
 800ebfe:	e763      	b.n	800eac8 <_dtoa_r+0x318>
 800ec00:	d022      	beq.n	800ec48 <_dtoa_r+0x498>
 800ec02:	f1c8 0100 	rsb	r1, r8, #0
 800ec06:	4a6d      	ldr	r2, [pc, #436]	@ (800edbc <_dtoa_r+0x60c>)
 800ec08:	f001 000f 	and.w	r0, r1, #15
 800ec0c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ec10:	ed92 7b00 	vldr	d7, [r2]
 800ec14:	ee28 7b07 	vmul.f64	d7, d8, d7
 800ec18:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ec1c:	4868      	ldr	r0, [pc, #416]	@ (800edc0 <_dtoa_r+0x610>)
 800ec1e:	1109      	asrs	r1, r1, #4
 800ec20:	2400      	movs	r4, #0
 800ec22:	2202      	movs	r2, #2
 800ec24:	b929      	cbnz	r1, 800ec32 <_dtoa_r+0x482>
 800ec26:	2c00      	cmp	r4, #0
 800ec28:	f43f af57 	beq.w	800eada <_dtoa_r+0x32a>
 800ec2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ec30:	e753      	b.n	800eada <_dtoa_r+0x32a>
 800ec32:	07ce      	lsls	r6, r1, #31
 800ec34:	d505      	bpl.n	800ec42 <_dtoa_r+0x492>
 800ec36:	ed90 6b00 	vldr	d6, [r0]
 800ec3a:	3201      	adds	r2, #1
 800ec3c:	2401      	movs	r4, #1
 800ec3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ec42:	1049      	asrs	r1, r1, #1
 800ec44:	3008      	adds	r0, #8
 800ec46:	e7ed      	b.n	800ec24 <_dtoa_r+0x474>
 800ec48:	2202      	movs	r2, #2
 800ec4a:	e746      	b.n	800eada <_dtoa_r+0x32a>
 800ec4c:	f8cd 8014 	str.w	r8, [sp, #20]
 800ec50:	4654      	mov	r4, sl
 800ec52:	e762      	b.n	800eb1a <_dtoa_r+0x36a>
 800ec54:	4a59      	ldr	r2, [pc, #356]	@ (800edbc <_dtoa_r+0x60c>)
 800ec56:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ec5a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ec5e:	9a08      	ldr	r2, [sp, #32]
 800ec60:	ec41 0b17 	vmov	d7, r0, r1
 800ec64:	443c      	add	r4, r7
 800ec66:	b34a      	cbz	r2, 800ecbc <_dtoa_r+0x50c>
 800ec68:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800ec6c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800ec70:	463e      	mov	r6, r7
 800ec72:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ec76:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ec7a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ec7e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ec82:	ee14 2a90 	vmov	r2, s9
 800ec86:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ec8a:	3230      	adds	r2, #48	@ 0x30
 800ec8c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ec90:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ec94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec98:	f806 2b01 	strb.w	r2, [r6], #1
 800ec9c:	d438      	bmi.n	800ed10 <_dtoa_r+0x560>
 800ec9e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800eca2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800eca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecaa:	d46e      	bmi.n	800ed8a <_dtoa_r+0x5da>
 800ecac:	42a6      	cmp	r6, r4
 800ecae:	f43f af5a 	beq.w	800eb66 <_dtoa_r+0x3b6>
 800ecb2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ecb6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ecba:	e7e0      	b.n	800ec7e <_dtoa_r+0x4ce>
 800ecbc:	4621      	mov	r1, r4
 800ecbe:	463e      	mov	r6, r7
 800ecc0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ecc4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ecc8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800eccc:	ee14 2a90 	vmov	r2, s9
 800ecd0:	3230      	adds	r2, #48	@ 0x30
 800ecd2:	f806 2b01 	strb.w	r2, [r6], #1
 800ecd6:	42a6      	cmp	r6, r4
 800ecd8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ecdc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ece0:	d119      	bne.n	800ed16 <_dtoa_r+0x566>
 800ece2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800ece6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ecea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ecee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecf2:	dc4a      	bgt.n	800ed8a <_dtoa_r+0x5da>
 800ecf4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ecf8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800ecfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed00:	f57f af31 	bpl.w	800eb66 <_dtoa_r+0x3b6>
 800ed04:	460e      	mov	r6, r1
 800ed06:	3901      	subs	r1, #1
 800ed08:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ed0c:	2b30      	cmp	r3, #48	@ 0x30
 800ed0e:	d0f9      	beq.n	800ed04 <_dtoa_r+0x554>
 800ed10:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ed14:	e027      	b.n	800ed66 <_dtoa_r+0x5b6>
 800ed16:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ed1a:	e7d5      	b.n	800ecc8 <_dtoa_r+0x518>
 800ed1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ed20:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800ed24:	463e      	mov	r6, r7
 800ed26:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ed2a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ed2e:	ee15 3a10 	vmov	r3, s10
 800ed32:	3330      	adds	r3, #48	@ 0x30
 800ed34:	f806 3b01 	strb.w	r3, [r6], #1
 800ed38:	1bf3      	subs	r3, r6, r7
 800ed3a:	459a      	cmp	sl, r3
 800ed3c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ed40:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ed44:	d132      	bne.n	800edac <_dtoa_r+0x5fc>
 800ed46:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ed4a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ed4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed52:	dc18      	bgt.n	800ed86 <_dtoa_r+0x5d6>
 800ed54:	eeb4 7b46 	vcmp.f64	d7, d6
 800ed58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed5c:	d103      	bne.n	800ed66 <_dtoa_r+0x5b6>
 800ed5e:	ee15 3a10 	vmov	r3, s10
 800ed62:	07db      	lsls	r3, r3, #31
 800ed64:	d40f      	bmi.n	800ed86 <_dtoa_r+0x5d6>
 800ed66:	9901      	ldr	r1, [sp, #4]
 800ed68:	4648      	mov	r0, r9
 800ed6a:	f000 fb1b 	bl	800f3a4 <_Bfree>
 800ed6e:	2300      	movs	r3, #0
 800ed70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ed72:	7033      	strb	r3, [r6, #0]
 800ed74:	f108 0301 	add.w	r3, r8, #1
 800ed78:	6013      	str	r3, [r2, #0]
 800ed7a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	f000 824b 	beq.w	800f218 <_dtoa_r+0xa68>
 800ed82:	601e      	str	r6, [r3, #0]
 800ed84:	e248      	b.n	800f218 <_dtoa_r+0xa68>
 800ed86:	f8cd 8014 	str.w	r8, [sp, #20]
 800ed8a:	4633      	mov	r3, r6
 800ed8c:	461e      	mov	r6, r3
 800ed8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ed92:	2a39      	cmp	r2, #57	@ 0x39
 800ed94:	d106      	bne.n	800eda4 <_dtoa_r+0x5f4>
 800ed96:	429f      	cmp	r7, r3
 800ed98:	d1f8      	bne.n	800ed8c <_dtoa_r+0x5dc>
 800ed9a:	9a05      	ldr	r2, [sp, #20]
 800ed9c:	3201      	adds	r2, #1
 800ed9e:	9205      	str	r2, [sp, #20]
 800eda0:	2230      	movs	r2, #48	@ 0x30
 800eda2:	703a      	strb	r2, [r7, #0]
 800eda4:	781a      	ldrb	r2, [r3, #0]
 800eda6:	3201      	adds	r2, #1
 800eda8:	701a      	strb	r2, [r3, #0]
 800edaa:	e7b1      	b.n	800ed10 <_dtoa_r+0x560>
 800edac:	ee27 7b04 	vmul.f64	d7, d7, d4
 800edb0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800edb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edb8:	d1b5      	bne.n	800ed26 <_dtoa_r+0x576>
 800edba:	e7d4      	b.n	800ed66 <_dtoa_r+0x5b6>
 800edbc:	080113c0 	.word	0x080113c0
 800edc0:	08011398 	.word	0x08011398
 800edc4:	9908      	ldr	r1, [sp, #32]
 800edc6:	2900      	cmp	r1, #0
 800edc8:	f000 80e9 	beq.w	800ef9e <_dtoa_r+0x7ee>
 800edcc:	9907      	ldr	r1, [sp, #28]
 800edce:	2901      	cmp	r1, #1
 800edd0:	f300 80cb 	bgt.w	800ef6a <_dtoa_r+0x7ba>
 800edd4:	2d00      	cmp	r5, #0
 800edd6:	f000 80c4 	beq.w	800ef62 <_dtoa_r+0x7b2>
 800edda:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800edde:	9e04      	ldr	r6, [sp, #16]
 800ede0:	461c      	mov	r4, r3
 800ede2:	9305      	str	r3, [sp, #20]
 800ede4:	9b04      	ldr	r3, [sp, #16]
 800ede6:	4413      	add	r3, r2
 800ede8:	9304      	str	r3, [sp, #16]
 800edea:	9b06      	ldr	r3, [sp, #24]
 800edec:	2101      	movs	r1, #1
 800edee:	4413      	add	r3, r2
 800edf0:	4648      	mov	r0, r9
 800edf2:	9306      	str	r3, [sp, #24]
 800edf4:	f000 fb8a 	bl	800f50c <__i2b>
 800edf8:	9b05      	ldr	r3, [sp, #20]
 800edfa:	4605      	mov	r5, r0
 800edfc:	b166      	cbz	r6, 800ee18 <_dtoa_r+0x668>
 800edfe:	9a06      	ldr	r2, [sp, #24]
 800ee00:	2a00      	cmp	r2, #0
 800ee02:	dd09      	ble.n	800ee18 <_dtoa_r+0x668>
 800ee04:	42b2      	cmp	r2, r6
 800ee06:	9904      	ldr	r1, [sp, #16]
 800ee08:	bfa8      	it	ge
 800ee0a:	4632      	movge	r2, r6
 800ee0c:	1a89      	subs	r1, r1, r2
 800ee0e:	9104      	str	r1, [sp, #16]
 800ee10:	9906      	ldr	r1, [sp, #24]
 800ee12:	1ab6      	subs	r6, r6, r2
 800ee14:	1a8a      	subs	r2, r1, r2
 800ee16:	9206      	str	r2, [sp, #24]
 800ee18:	b30b      	cbz	r3, 800ee5e <_dtoa_r+0x6ae>
 800ee1a:	9a08      	ldr	r2, [sp, #32]
 800ee1c:	2a00      	cmp	r2, #0
 800ee1e:	f000 80c5 	beq.w	800efac <_dtoa_r+0x7fc>
 800ee22:	2c00      	cmp	r4, #0
 800ee24:	f000 80bf 	beq.w	800efa6 <_dtoa_r+0x7f6>
 800ee28:	4629      	mov	r1, r5
 800ee2a:	4622      	mov	r2, r4
 800ee2c:	4648      	mov	r0, r9
 800ee2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ee30:	f000 fc24 	bl	800f67c <__pow5mult>
 800ee34:	9a01      	ldr	r2, [sp, #4]
 800ee36:	4601      	mov	r1, r0
 800ee38:	4605      	mov	r5, r0
 800ee3a:	4648      	mov	r0, r9
 800ee3c:	f000 fb7c 	bl	800f538 <__multiply>
 800ee40:	9901      	ldr	r1, [sp, #4]
 800ee42:	9005      	str	r0, [sp, #20]
 800ee44:	4648      	mov	r0, r9
 800ee46:	f000 faad 	bl	800f3a4 <_Bfree>
 800ee4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee4c:	1b1b      	subs	r3, r3, r4
 800ee4e:	f000 80b0 	beq.w	800efb2 <_dtoa_r+0x802>
 800ee52:	9905      	ldr	r1, [sp, #20]
 800ee54:	461a      	mov	r2, r3
 800ee56:	4648      	mov	r0, r9
 800ee58:	f000 fc10 	bl	800f67c <__pow5mult>
 800ee5c:	9001      	str	r0, [sp, #4]
 800ee5e:	2101      	movs	r1, #1
 800ee60:	4648      	mov	r0, r9
 800ee62:	f000 fb53 	bl	800f50c <__i2b>
 800ee66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee68:	4604      	mov	r4, r0
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	f000 81da 	beq.w	800f224 <_dtoa_r+0xa74>
 800ee70:	461a      	mov	r2, r3
 800ee72:	4601      	mov	r1, r0
 800ee74:	4648      	mov	r0, r9
 800ee76:	f000 fc01 	bl	800f67c <__pow5mult>
 800ee7a:	9b07      	ldr	r3, [sp, #28]
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	4604      	mov	r4, r0
 800ee80:	f300 80a0 	bgt.w	800efc4 <_dtoa_r+0x814>
 800ee84:	9b02      	ldr	r3, [sp, #8]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	f040 8096 	bne.w	800efb8 <_dtoa_r+0x808>
 800ee8c:	9b03      	ldr	r3, [sp, #12]
 800ee8e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ee92:	2a00      	cmp	r2, #0
 800ee94:	f040 8092 	bne.w	800efbc <_dtoa_r+0x80c>
 800ee98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ee9c:	0d12      	lsrs	r2, r2, #20
 800ee9e:	0512      	lsls	r2, r2, #20
 800eea0:	2a00      	cmp	r2, #0
 800eea2:	f000 808d 	beq.w	800efc0 <_dtoa_r+0x810>
 800eea6:	9b04      	ldr	r3, [sp, #16]
 800eea8:	3301      	adds	r3, #1
 800eeaa:	9304      	str	r3, [sp, #16]
 800eeac:	9b06      	ldr	r3, [sp, #24]
 800eeae:	3301      	adds	r3, #1
 800eeb0:	9306      	str	r3, [sp, #24]
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eeb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	f000 81b9 	beq.w	800f230 <_dtoa_r+0xa80>
 800eebe:	6922      	ldr	r2, [r4, #16]
 800eec0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800eec4:	6910      	ldr	r0, [r2, #16]
 800eec6:	f000 fad5 	bl	800f474 <__hi0bits>
 800eeca:	f1c0 0020 	rsb	r0, r0, #32
 800eece:	9b06      	ldr	r3, [sp, #24]
 800eed0:	4418      	add	r0, r3
 800eed2:	f010 001f 	ands.w	r0, r0, #31
 800eed6:	f000 8081 	beq.w	800efdc <_dtoa_r+0x82c>
 800eeda:	f1c0 0220 	rsb	r2, r0, #32
 800eede:	2a04      	cmp	r2, #4
 800eee0:	dd73      	ble.n	800efca <_dtoa_r+0x81a>
 800eee2:	9b04      	ldr	r3, [sp, #16]
 800eee4:	f1c0 001c 	rsb	r0, r0, #28
 800eee8:	4403      	add	r3, r0
 800eeea:	9304      	str	r3, [sp, #16]
 800eeec:	9b06      	ldr	r3, [sp, #24]
 800eeee:	4406      	add	r6, r0
 800eef0:	4403      	add	r3, r0
 800eef2:	9306      	str	r3, [sp, #24]
 800eef4:	9b04      	ldr	r3, [sp, #16]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	dd05      	ble.n	800ef06 <_dtoa_r+0x756>
 800eefa:	9901      	ldr	r1, [sp, #4]
 800eefc:	461a      	mov	r2, r3
 800eefe:	4648      	mov	r0, r9
 800ef00:	f000 fc16 	bl	800f730 <__lshift>
 800ef04:	9001      	str	r0, [sp, #4]
 800ef06:	9b06      	ldr	r3, [sp, #24]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	dd05      	ble.n	800ef18 <_dtoa_r+0x768>
 800ef0c:	4621      	mov	r1, r4
 800ef0e:	461a      	mov	r2, r3
 800ef10:	4648      	mov	r0, r9
 800ef12:	f000 fc0d 	bl	800f730 <__lshift>
 800ef16:	4604      	mov	r4, r0
 800ef18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d060      	beq.n	800efe0 <_dtoa_r+0x830>
 800ef1e:	9801      	ldr	r0, [sp, #4]
 800ef20:	4621      	mov	r1, r4
 800ef22:	f000 fc71 	bl	800f808 <__mcmp>
 800ef26:	2800      	cmp	r0, #0
 800ef28:	da5a      	bge.n	800efe0 <_dtoa_r+0x830>
 800ef2a:	f108 33ff 	add.w	r3, r8, #4294967295
 800ef2e:	9305      	str	r3, [sp, #20]
 800ef30:	9901      	ldr	r1, [sp, #4]
 800ef32:	2300      	movs	r3, #0
 800ef34:	220a      	movs	r2, #10
 800ef36:	4648      	mov	r0, r9
 800ef38:	f000 fa56 	bl	800f3e8 <__multadd>
 800ef3c:	9b08      	ldr	r3, [sp, #32]
 800ef3e:	9001      	str	r0, [sp, #4]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	f000 8177 	beq.w	800f234 <_dtoa_r+0xa84>
 800ef46:	4629      	mov	r1, r5
 800ef48:	2300      	movs	r3, #0
 800ef4a:	220a      	movs	r2, #10
 800ef4c:	4648      	mov	r0, r9
 800ef4e:	f000 fa4b 	bl	800f3e8 <__multadd>
 800ef52:	f1bb 0f00 	cmp.w	fp, #0
 800ef56:	4605      	mov	r5, r0
 800ef58:	dc6e      	bgt.n	800f038 <_dtoa_r+0x888>
 800ef5a:	9b07      	ldr	r3, [sp, #28]
 800ef5c:	2b02      	cmp	r3, #2
 800ef5e:	dc48      	bgt.n	800eff2 <_dtoa_r+0x842>
 800ef60:	e06a      	b.n	800f038 <_dtoa_r+0x888>
 800ef62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef64:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ef68:	e739      	b.n	800edde <_dtoa_r+0x62e>
 800ef6a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800ef6e:	42a3      	cmp	r3, r4
 800ef70:	db07      	blt.n	800ef82 <_dtoa_r+0x7d2>
 800ef72:	f1ba 0f00 	cmp.w	sl, #0
 800ef76:	eba3 0404 	sub.w	r4, r3, r4
 800ef7a:	db0b      	blt.n	800ef94 <_dtoa_r+0x7e4>
 800ef7c:	9e04      	ldr	r6, [sp, #16]
 800ef7e:	4652      	mov	r2, sl
 800ef80:	e72f      	b.n	800ede2 <_dtoa_r+0x632>
 800ef82:	1ae2      	subs	r2, r4, r3
 800ef84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef86:	9e04      	ldr	r6, [sp, #16]
 800ef88:	4413      	add	r3, r2
 800ef8a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef8c:	4652      	mov	r2, sl
 800ef8e:	4623      	mov	r3, r4
 800ef90:	2400      	movs	r4, #0
 800ef92:	e726      	b.n	800ede2 <_dtoa_r+0x632>
 800ef94:	9a04      	ldr	r2, [sp, #16]
 800ef96:	eba2 060a 	sub.w	r6, r2, sl
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	e721      	b.n	800ede2 <_dtoa_r+0x632>
 800ef9e:	9e04      	ldr	r6, [sp, #16]
 800efa0:	9d08      	ldr	r5, [sp, #32]
 800efa2:	461c      	mov	r4, r3
 800efa4:	e72a      	b.n	800edfc <_dtoa_r+0x64c>
 800efa6:	9a01      	ldr	r2, [sp, #4]
 800efa8:	9205      	str	r2, [sp, #20]
 800efaa:	e752      	b.n	800ee52 <_dtoa_r+0x6a2>
 800efac:	9901      	ldr	r1, [sp, #4]
 800efae:	461a      	mov	r2, r3
 800efb0:	e751      	b.n	800ee56 <_dtoa_r+0x6a6>
 800efb2:	9b05      	ldr	r3, [sp, #20]
 800efb4:	9301      	str	r3, [sp, #4]
 800efb6:	e752      	b.n	800ee5e <_dtoa_r+0x6ae>
 800efb8:	2300      	movs	r3, #0
 800efba:	e77b      	b.n	800eeb4 <_dtoa_r+0x704>
 800efbc:	9b02      	ldr	r3, [sp, #8]
 800efbe:	e779      	b.n	800eeb4 <_dtoa_r+0x704>
 800efc0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800efc2:	e778      	b.n	800eeb6 <_dtoa_r+0x706>
 800efc4:	2300      	movs	r3, #0
 800efc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800efc8:	e779      	b.n	800eebe <_dtoa_r+0x70e>
 800efca:	d093      	beq.n	800eef4 <_dtoa_r+0x744>
 800efcc:	9b04      	ldr	r3, [sp, #16]
 800efce:	321c      	adds	r2, #28
 800efd0:	4413      	add	r3, r2
 800efd2:	9304      	str	r3, [sp, #16]
 800efd4:	9b06      	ldr	r3, [sp, #24]
 800efd6:	4416      	add	r6, r2
 800efd8:	4413      	add	r3, r2
 800efda:	e78a      	b.n	800eef2 <_dtoa_r+0x742>
 800efdc:	4602      	mov	r2, r0
 800efde:	e7f5      	b.n	800efcc <_dtoa_r+0x81c>
 800efe0:	f1ba 0f00 	cmp.w	sl, #0
 800efe4:	f8cd 8014 	str.w	r8, [sp, #20]
 800efe8:	46d3      	mov	fp, sl
 800efea:	dc21      	bgt.n	800f030 <_dtoa_r+0x880>
 800efec:	9b07      	ldr	r3, [sp, #28]
 800efee:	2b02      	cmp	r3, #2
 800eff0:	dd1e      	ble.n	800f030 <_dtoa_r+0x880>
 800eff2:	f1bb 0f00 	cmp.w	fp, #0
 800eff6:	f47f addc 	bne.w	800ebb2 <_dtoa_r+0x402>
 800effa:	4621      	mov	r1, r4
 800effc:	465b      	mov	r3, fp
 800effe:	2205      	movs	r2, #5
 800f000:	4648      	mov	r0, r9
 800f002:	f000 f9f1 	bl	800f3e8 <__multadd>
 800f006:	4601      	mov	r1, r0
 800f008:	4604      	mov	r4, r0
 800f00a:	9801      	ldr	r0, [sp, #4]
 800f00c:	f000 fbfc 	bl	800f808 <__mcmp>
 800f010:	2800      	cmp	r0, #0
 800f012:	f77f adce 	ble.w	800ebb2 <_dtoa_r+0x402>
 800f016:	463e      	mov	r6, r7
 800f018:	2331      	movs	r3, #49	@ 0x31
 800f01a:	f806 3b01 	strb.w	r3, [r6], #1
 800f01e:	9b05      	ldr	r3, [sp, #20]
 800f020:	3301      	adds	r3, #1
 800f022:	9305      	str	r3, [sp, #20]
 800f024:	e5c9      	b.n	800ebba <_dtoa_r+0x40a>
 800f026:	f8cd 8014 	str.w	r8, [sp, #20]
 800f02a:	4654      	mov	r4, sl
 800f02c:	4625      	mov	r5, r4
 800f02e:	e7f2      	b.n	800f016 <_dtoa_r+0x866>
 800f030:	9b08      	ldr	r3, [sp, #32]
 800f032:	2b00      	cmp	r3, #0
 800f034:	f000 8102 	beq.w	800f23c <_dtoa_r+0xa8c>
 800f038:	2e00      	cmp	r6, #0
 800f03a:	dd05      	ble.n	800f048 <_dtoa_r+0x898>
 800f03c:	4629      	mov	r1, r5
 800f03e:	4632      	mov	r2, r6
 800f040:	4648      	mov	r0, r9
 800f042:	f000 fb75 	bl	800f730 <__lshift>
 800f046:	4605      	mov	r5, r0
 800f048:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d058      	beq.n	800f100 <_dtoa_r+0x950>
 800f04e:	6869      	ldr	r1, [r5, #4]
 800f050:	4648      	mov	r0, r9
 800f052:	f000 f967 	bl	800f324 <_Balloc>
 800f056:	4606      	mov	r6, r0
 800f058:	b928      	cbnz	r0, 800f066 <_dtoa_r+0x8b6>
 800f05a:	4b82      	ldr	r3, [pc, #520]	@ (800f264 <_dtoa_r+0xab4>)
 800f05c:	4602      	mov	r2, r0
 800f05e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f062:	f7ff bbbe 	b.w	800e7e2 <_dtoa_r+0x32>
 800f066:	692a      	ldr	r2, [r5, #16]
 800f068:	3202      	adds	r2, #2
 800f06a:	0092      	lsls	r2, r2, #2
 800f06c:	f105 010c 	add.w	r1, r5, #12
 800f070:	300c      	adds	r0, #12
 800f072:	f7ff fb04 	bl	800e67e <memcpy>
 800f076:	2201      	movs	r2, #1
 800f078:	4631      	mov	r1, r6
 800f07a:	4648      	mov	r0, r9
 800f07c:	f000 fb58 	bl	800f730 <__lshift>
 800f080:	1c7b      	adds	r3, r7, #1
 800f082:	9304      	str	r3, [sp, #16]
 800f084:	eb07 030b 	add.w	r3, r7, fp
 800f088:	9309      	str	r3, [sp, #36]	@ 0x24
 800f08a:	9b02      	ldr	r3, [sp, #8]
 800f08c:	f003 0301 	and.w	r3, r3, #1
 800f090:	46a8      	mov	r8, r5
 800f092:	9308      	str	r3, [sp, #32]
 800f094:	4605      	mov	r5, r0
 800f096:	9b04      	ldr	r3, [sp, #16]
 800f098:	9801      	ldr	r0, [sp, #4]
 800f09a:	4621      	mov	r1, r4
 800f09c:	f103 3bff 	add.w	fp, r3, #4294967295
 800f0a0:	f7ff fafb 	bl	800e69a <quorem>
 800f0a4:	4641      	mov	r1, r8
 800f0a6:	9002      	str	r0, [sp, #8]
 800f0a8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f0ac:	9801      	ldr	r0, [sp, #4]
 800f0ae:	f000 fbab 	bl	800f808 <__mcmp>
 800f0b2:	462a      	mov	r2, r5
 800f0b4:	9006      	str	r0, [sp, #24]
 800f0b6:	4621      	mov	r1, r4
 800f0b8:	4648      	mov	r0, r9
 800f0ba:	f000 fbc1 	bl	800f840 <__mdiff>
 800f0be:	68c2      	ldr	r2, [r0, #12]
 800f0c0:	4606      	mov	r6, r0
 800f0c2:	b9fa      	cbnz	r2, 800f104 <_dtoa_r+0x954>
 800f0c4:	4601      	mov	r1, r0
 800f0c6:	9801      	ldr	r0, [sp, #4]
 800f0c8:	f000 fb9e 	bl	800f808 <__mcmp>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	4631      	mov	r1, r6
 800f0d0:	4648      	mov	r0, r9
 800f0d2:	920a      	str	r2, [sp, #40]	@ 0x28
 800f0d4:	f000 f966 	bl	800f3a4 <_Bfree>
 800f0d8:	9b07      	ldr	r3, [sp, #28]
 800f0da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f0dc:	9e04      	ldr	r6, [sp, #16]
 800f0de:	ea42 0103 	orr.w	r1, r2, r3
 800f0e2:	9b08      	ldr	r3, [sp, #32]
 800f0e4:	4319      	orrs	r1, r3
 800f0e6:	d10f      	bne.n	800f108 <_dtoa_r+0x958>
 800f0e8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f0ec:	d028      	beq.n	800f140 <_dtoa_r+0x990>
 800f0ee:	9b06      	ldr	r3, [sp, #24]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	dd02      	ble.n	800f0fa <_dtoa_r+0x94a>
 800f0f4:	9b02      	ldr	r3, [sp, #8]
 800f0f6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f0fa:	f88b a000 	strb.w	sl, [fp]
 800f0fe:	e55e      	b.n	800ebbe <_dtoa_r+0x40e>
 800f100:	4628      	mov	r0, r5
 800f102:	e7bd      	b.n	800f080 <_dtoa_r+0x8d0>
 800f104:	2201      	movs	r2, #1
 800f106:	e7e2      	b.n	800f0ce <_dtoa_r+0x91e>
 800f108:	9b06      	ldr	r3, [sp, #24]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	db04      	blt.n	800f118 <_dtoa_r+0x968>
 800f10e:	9907      	ldr	r1, [sp, #28]
 800f110:	430b      	orrs	r3, r1
 800f112:	9908      	ldr	r1, [sp, #32]
 800f114:	430b      	orrs	r3, r1
 800f116:	d120      	bne.n	800f15a <_dtoa_r+0x9aa>
 800f118:	2a00      	cmp	r2, #0
 800f11a:	ddee      	ble.n	800f0fa <_dtoa_r+0x94a>
 800f11c:	9901      	ldr	r1, [sp, #4]
 800f11e:	2201      	movs	r2, #1
 800f120:	4648      	mov	r0, r9
 800f122:	f000 fb05 	bl	800f730 <__lshift>
 800f126:	4621      	mov	r1, r4
 800f128:	9001      	str	r0, [sp, #4]
 800f12a:	f000 fb6d 	bl	800f808 <__mcmp>
 800f12e:	2800      	cmp	r0, #0
 800f130:	dc03      	bgt.n	800f13a <_dtoa_r+0x98a>
 800f132:	d1e2      	bne.n	800f0fa <_dtoa_r+0x94a>
 800f134:	f01a 0f01 	tst.w	sl, #1
 800f138:	d0df      	beq.n	800f0fa <_dtoa_r+0x94a>
 800f13a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f13e:	d1d9      	bne.n	800f0f4 <_dtoa_r+0x944>
 800f140:	2339      	movs	r3, #57	@ 0x39
 800f142:	f88b 3000 	strb.w	r3, [fp]
 800f146:	4633      	mov	r3, r6
 800f148:	461e      	mov	r6, r3
 800f14a:	3b01      	subs	r3, #1
 800f14c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f150:	2a39      	cmp	r2, #57	@ 0x39
 800f152:	d052      	beq.n	800f1fa <_dtoa_r+0xa4a>
 800f154:	3201      	adds	r2, #1
 800f156:	701a      	strb	r2, [r3, #0]
 800f158:	e531      	b.n	800ebbe <_dtoa_r+0x40e>
 800f15a:	2a00      	cmp	r2, #0
 800f15c:	dd07      	ble.n	800f16e <_dtoa_r+0x9be>
 800f15e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f162:	d0ed      	beq.n	800f140 <_dtoa_r+0x990>
 800f164:	f10a 0301 	add.w	r3, sl, #1
 800f168:	f88b 3000 	strb.w	r3, [fp]
 800f16c:	e527      	b.n	800ebbe <_dtoa_r+0x40e>
 800f16e:	9b04      	ldr	r3, [sp, #16]
 800f170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f172:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f176:	4293      	cmp	r3, r2
 800f178:	d029      	beq.n	800f1ce <_dtoa_r+0xa1e>
 800f17a:	9901      	ldr	r1, [sp, #4]
 800f17c:	2300      	movs	r3, #0
 800f17e:	220a      	movs	r2, #10
 800f180:	4648      	mov	r0, r9
 800f182:	f000 f931 	bl	800f3e8 <__multadd>
 800f186:	45a8      	cmp	r8, r5
 800f188:	9001      	str	r0, [sp, #4]
 800f18a:	f04f 0300 	mov.w	r3, #0
 800f18e:	f04f 020a 	mov.w	r2, #10
 800f192:	4641      	mov	r1, r8
 800f194:	4648      	mov	r0, r9
 800f196:	d107      	bne.n	800f1a8 <_dtoa_r+0x9f8>
 800f198:	f000 f926 	bl	800f3e8 <__multadd>
 800f19c:	4680      	mov	r8, r0
 800f19e:	4605      	mov	r5, r0
 800f1a0:	9b04      	ldr	r3, [sp, #16]
 800f1a2:	3301      	adds	r3, #1
 800f1a4:	9304      	str	r3, [sp, #16]
 800f1a6:	e776      	b.n	800f096 <_dtoa_r+0x8e6>
 800f1a8:	f000 f91e 	bl	800f3e8 <__multadd>
 800f1ac:	4629      	mov	r1, r5
 800f1ae:	4680      	mov	r8, r0
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	220a      	movs	r2, #10
 800f1b4:	4648      	mov	r0, r9
 800f1b6:	f000 f917 	bl	800f3e8 <__multadd>
 800f1ba:	4605      	mov	r5, r0
 800f1bc:	e7f0      	b.n	800f1a0 <_dtoa_r+0x9f0>
 800f1be:	f1bb 0f00 	cmp.w	fp, #0
 800f1c2:	bfcc      	ite	gt
 800f1c4:	465e      	movgt	r6, fp
 800f1c6:	2601      	movle	r6, #1
 800f1c8:	443e      	add	r6, r7
 800f1ca:	f04f 0800 	mov.w	r8, #0
 800f1ce:	9901      	ldr	r1, [sp, #4]
 800f1d0:	2201      	movs	r2, #1
 800f1d2:	4648      	mov	r0, r9
 800f1d4:	f000 faac 	bl	800f730 <__lshift>
 800f1d8:	4621      	mov	r1, r4
 800f1da:	9001      	str	r0, [sp, #4]
 800f1dc:	f000 fb14 	bl	800f808 <__mcmp>
 800f1e0:	2800      	cmp	r0, #0
 800f1e2:	dcb0      	bgt.n	800f146 <_dtoa_r+0x996>
 800f1e4:	d102      	bne.n	800f1ec <_dtoa_r+0xa3c>
 800f1e6:	f01a 0f01 	tst.w	sl, #1
 800f1ea:	d1ac      	bne.n	800f146 <_dtoa_r+0x996>
 800f1ec:	4633      	mov	r3, r6
 800f1ee:	461e      	mov	r6, r3
 800f1f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f1f4:	2a30      	cmp	r2, #48	@ 0x30
 800f1f6:	d0fa      	beq.n	800f1ee <_dtoa_r+0xa3e>
 800f1f8:	e4e1      	b.n	800ebbe <_dtoa_r+0x40e>
 800f1fa:	429f      	cmp	r7, r3
 800f1fc:	d1a4      	bne.n	800f148 <_dtoa_r+0x998>
 800f1fe:	9b05      	ldr	r3, [sp, #20]
 800f200:	3301      	adds	r3, #1
 800f202:	9305      	str	r3, [sp, #20]
 800f204:	2331      	movs	r3, #49	@ 0x31
 800f206:	703b      	strb	r3, [r7, #0]
 800f208:	e4d9      	b.n	800ebbe <_dtoa_r+0x40e>
 800f20a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f20c:	4f16      	ldr	r7, [pc, #88]	@ (800f268 <_dtoa_r+0xab8>)
 800f20e:	b11b      	cbz	r3, 800f218 <_dtoa_r+0xa68>
 800f210:	f107 0308 	add.w	r3, r7, #8
 800f214:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f216:	6013      	str	r3, [r2, #0]
 800f218:	4638      	mov	r0, r7
 800f21a:	b011      	add	sp, #68	@ 0x44
 800f21c:	ecbd 8b02 	vpop	{d8}
 800f220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f224:	9b07      	ldr	r3, [sp, #28]
 800f226:	2b01      	cmp	r3, #1
 800f228:	f77f ae2c 	ble.w	800ee84 <_dtoa_r+0x6d4>
 800f22c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f22e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f230:	2001      	movs	r0, #1
 800f232:	e64c      	b.n	800eece <_dtoa_r+0x71e>
 800f234:	f1bb 0f00 	cmp.w	fp, #0
 800f238:	f77f aed8 	ble.w	800efec <_dtoa_r+0x83c>
 800f23c:	463e      	mov	r6, r7
 800f23e:	9801      	ldr	r0, [sp, #4]
 800f240:	4621      	mov	r1, r4
 800f242:	f7ff fa2a 	bl	800e69a <quorem>
 800f246:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f24a:	f806 ab01 	strb.w	sl, [r6], #1
 800f24e:	1bf2      	subs	r2, r6, r7
 800f250:	4593      	cmp	fp, r2
 800f252:	ddb4      	ble.n	800f1be <_dtoa_r+0xa0e>
 800f254:	9901      	ldr	r1, [sp, #4]
 800f256:	2300      	movs	r3, #0
 800f258:	220a      	movs	r2, #10
 800f25a:	4648      	mov	r0, r9
 800f25c:	f000 f8c4 	bl	800f3e8 <__multadd>
 800f260:	9001      	str	r0, [sp, #4]
 800f262:	e7ec      	b.n	800f23e <_dtoa_r+0xa8e>
 800f264:	080112b5 	.word	0x080112b5
 800f268:	08011239 	.word	0x08011239

0800f26c <_free_r>:
 800f26c:	b538      	push	{r3, r4, r5, lr}
 800f26e:	4605      	mov	r5, r0
 800f270:	2900      	cmp	r1, #0
 800f272:	d041      	beq.n	800f2f8 <_free_r+0x8c>
 800f274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f278:	1f0c      	subs	r4, r1, #4
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	bfb8      	it	lt
 800f27e:	18e4      	addlt	r4, r4, r3
 800f280:	f7fe fa50 	bl	800d724 <__malloc_lock>
 800f284:	4a1d      	ldr	r2, [pc, #116]	@ (800f2fc <_free_r+0x90>)
 800f286:	6813      	ldr	r3, [r2, #0]
 800f288:	b933      	cbnz	r3, 800f298 <_free_r+0x2c>
 800f28a:	6063      	str	r3, [r4, #4]
 800f28c:	6014      	str	r4, [r2, #0]
 800f28e:	4628      	mov	r0, r5
 800f290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f294:	f7fe ba4c 	b.w	800d730 <__malloc_unlock>
 800f298:	42a3      	cmp	r3, r4
 800f29a:	d908      	bls.n	800f2ae <_free_r+0x42>
 800f29c:	6820      	ldr	r0, [r4, #0]
 800f29e:	1821      	adds	r1, r4, r0
 800f2a0:	428b      	cmp	r3, r1
 800f2a2:	bf01      	itttt	eq
 800f2a4:	6819      	ldreq	r1, [r3, #0]
 800f2a6:	685b      	ldreq	r3, [r3, #4]
 800f2a8:	1809      	addeq	r1, r1, r0
 800f2aa:	6021      	streq	r1, [r4, #0]
 800f2ac:	e7ed      	b.n	800f28a <_free_r+0x1e>
 800f2ae:	461a      	mov	r2, r3
 800f2b0:	685b      	ldr	r3, [r3, #4]
 800f2b2:	b10b      	cbz	r3, 800f2b8 <_free_r+0x4c>
 800f2b4:	42a3      	cmp	r3, r4
 800f2b6:	d9fa      	bls.n	800f2ae <_free_r+0x42>
 800f2b8:	6811      	ldr	r1, [r2, #0]
 800f2ba:	1850      	adds	r0, r2, r1
 800f2bc:	42a0      	cmp	r0, r4
 800f2be:	d10b      	bne.n	800f2d8 <_free_r+0x6c>
 800f2c0:	6820      	ldr	r0, [r4, #0]
 800f2c2:	4401      	add	r1, r0
 800f2c4:	1850      	adds	r0, r2, r1
 800f2c6:	4283      	cmp	r3, r0
 800f2c8:	6011      	str	r1, [r2, #0]
 800f2ca:	d1e0      	bne.n	800f28e <_free_r+0x22>
 800f2cc:	6818      	ldr	r0, [r3, #0]
 800f2ce:	685b      	ldr	r3, [r3, #4]
 800f2d0:	6053      	str	r3, [r2, #4]
 800f2d2:	4408      	add	r0, r1
 800f2d4:	6010      	str	r0, [r2, #0]
 800f2d6:	e7da      	b.n	800f28e <_free_r+0x22>
 800f2d8:	d902      	bls.n	800f2e0 <_free_r+0x74>
 800f2da:	230c      	movs	r3, #12
 800f2dc:	602b      	str	r3, [r5, #0]
 800f2de:	e7d6      	b.n	800f28e <_free_r+0x22>
 800f2e0:	6820      	ldr	r0, [r4, #0]
 800f2e2:	1821      	adds	r1, r4, r0
 800f2e4:	428b      	cmp	r3, r1
 800f2e6:	bf04      	itt	eq
 800f2e8:	6819      	ldreq	r1, [r3, #0]
 800f2ea:	685b      	ldreq	r3, [r3, #4]
 800f2ec:	6063      	str	r3, [r4, #4]
 800f2ee:	bf04      	itt	eq
 800f2f0:	1809      	addeq	r1, r1, r0
 800f2f2:	6021      	streq	r1, [r4, #0]
 800f2f4:	6054      	str	r4, [r2, #4]
 800f2f6:	e7ca      	b.n	800f28e <_free_r+0x22>
 800f2f8:	bd38      	pop	{r3, r4, r5, pc}
 800f2fa:	bf00      	nop
 800f2fc:	240008cc 	.word	0x240008cc

0800f300 <__ascii_mbtowc>:
 800f300:	b082      	sub	sp, #8
 800f302:	b901      	cbnz	r1, 800f306 <__ascii_mbtowc+0x6>
 800f304:	a901      	add	r1, sp, #4
 800f306:	b142      	cbz	r2, 800f31a <__ascii_mbtowc+0x1a>
 800f308:	b14b      	cbz	r3, 800f31e <__ascii_mbtowc+0x1e>
 800f30a:	7813      	ldrb	r3, [r2, #0]
 800f30c:	600b      	str	r3, [r1, #0]
 800f30e:	7812      	ldrb	r2, [r2, #0]
 800f310:	1e10      	subs	r0, r2, #0
 800f312:	bf18      	it	ne
 800f314:	2001      	movne	r0, #1
 800f316:	b002      	add	sp, #8
 800f318:	4770      	bx	lr
 800f31a:	4610      	mov	r0, r2
 800f31c:	e7fb      	b.n	800f316 <__ascii_mbtowc+0x16>
 800f31e:	f06f 0001 	mvn.w	r0, #1
 800f322:	e7f8      	b.n	800f316 <__ascii_mbtowc+0x16>

0800f324 <_Balloc>:
 800f324:	b570      	push	{r4, r5, r6, lr}
 800f326:	69c6      	ldr	r6, [r0, #28]
 800f328:	4604      	mov	r4, r0
 800f32a:	460d      	mov	r5, r1
 800f32c:	b976      	cbnz	r6, 800f34c <_Balloc+0x28>
 800f32e:	2010      	movs	r0, #16
 800f330:	f7fe f946 	bl	800d5c0 <malloc>
 800f334:	4602      	mov	r2, r0
 800f336:	61e0      	str	r0, [r4, #28]
 800f338:	b920      	cbnz	r0, 800f344 <_Balloc+0x20>
 800f33a:	4b18      	ldr	r3, [pc, #96]	@ (800f39c <_Balloc+0x78>)
 800f33c:	4818      	ldr	r0, [pc, #96]	@ (800f3a0 <_Balloc+0x7c>)
 800f33e:	216b      	movs	r1, #107	@ 0x6b
 800f340:	f001 faf4 	bl	801092c <__assert_func>
 800f344:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f348:	6006      	str	r6, [r0, #0]
 800f34a:	60c6      	str	r6, [r0, #12]
 800f34c:	69e6      	ldr	r6, [r4, #28]
 800f34e:	68f3      	ldr	r3, [r6, #12]
 800f350:	b183      	cbz	r3, 800f374 <_Balloc+0x50>
 800f352:	69e3      	ldr	r3, [r4, #28]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f35a:	b9b8      	cbnz	r0, 800f38c <_Balloc+0x68>
 800f35c:	2101      	movs	r1, #1
 800f35e:	fa01 f605 	lsl.w	r6, r1, r5
 800f362:	1d72      	adds	r2, r6, #5
 800f364:	0092      	lsls	r2, r2, #2
 800f366:	4620      	mov	r0, r4
 800f368:	f001 fafe 	bl	8010968 <_calloc_r>
 800f36c:	b160      	cbz	r0, 800f388 <_Balloc+0x64>
 800f36e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f372:	e00e      	b.n	800f392 <_Balloc+0x6e>
 800f374:	2221      	movs	r2, #33	@ 0x21
 800f376:	2104      	movs	r1, #4
 800f378:	4620      	mov	r0, r4
 800f37a:	f001 faf5 	bl	8010968 <_calloc_r>
 800f37e:	69e3      	ldr	r3, [r4, #28]
 800f380:	60f0      	str	r0, [r6, #12]
 800f382:	68db      	ldr	r3, [r3, #12]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d1e4      	bne.n	800f352 <_Balloc+0x2e>
 800f388:	2000      	movs	r0, #0
 800f38a:	bd70      	pop	{r4, r5, r6, pc}
 800f38c:	6802      	ldr	r2, [r0, #0]
 800f38e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f392:	2300      	movs	r3, #0
 800f394:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f398:	e7f7      	b.n	800f38a <_Balloc+0x66>
 800f39a:	bf00      	nop
 800f39c:	08011246 	.word	0x08011246
 800f3a0:	080112c6 	.word	0x080112c6

0800f3a4 <_Bfree>:
 800f3a4:	b570      	push	{r4, r5, r6, lr}
 800f3a6:	69c6      	ldr	r6, [r0, #28]
 800f3a8:	4605      	mov	r5, r0
 800f3aa:	460c      	mov	r4, r1
 800f3ac:	b976      	cbnz	r6, 800f3cc <_Bfree+0x28>
 800f3ae:	2010      	movs	r0, #16
 800f3b0:	f7fe f906 	bl	800d5c0 <malloc>
 800f3b4:	4602      	mov	r2, r0
 800f3b6:	61e8      	str	r0, [r5, #28]
 800f3b8:	b920      	cbnz	r0, 800f3c4 <_Bfree+0x20>
 800f3ba:	4b09      	ldr	r3, [pc, #36]	@ (800f3e0 <_Bfree+0x3c>)
 800f3bc:	4809      	ldr	r0, [pc, #36]	@ (800f3e4 <_Bfree+0x40>)
 800f3be:	218f      	movs	r1, #143	@ 0x8f
 800f3c0:	f001 fab4 	bl	801092c <__assert_func>
 800f3c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f3c8:	6006      	str	r6, [r0, #0]
 800f3ca:	60c6      	str	r6, [r0, #12]
 800f3cc:	b13c      	cbz	r4, 800f3de <_Bfree+0x3a>
 800f3ce:	69eb      	ldr	r3, [r5, #28]
 800f3d0:	6862      	ldr	r2, [r4, #4]
 800f3d2:	68db      	ldr	r3, [r3, #12]
 800f3d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f3d8:	6021      	str	r1, [r4, #0]
 800f3da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f3de:	bd70      	pop	{r4, r5, r6, pc}
 800f3e0:	08011246 	.word	0x08011246
 800f3e4:	080112c6 	.word	0x080112c6

0800f3e8 <__multadd>:
 800f3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3ec:	690d      	ldr	r5, [r1, #16]
 800f3ee:	4607      	mov	r7, r0
 800f3f0:	460c      	mov	r4, r1
 800f3f2:	461e      	mov	r6, r3
 800f3f4:	f101 0c14 	add.w	ip, r1, #20
 800f3f8:	2000      	movs	r0, #0
 800f3fa:	f8dc 3000 	ldr.w	r3, [ip]
 800f3fe:	b299      	uxth	r1, r3
 800f400:	fb02 6101 	mla	r1, r2, r1, r6
 800f404:	0c1e      	lsrs	r6, r3, #16
 800f406:	0c0b      	lsrs	r3, r1, #16
 800f408:	fb02 3306 	mla	r3, r2, r6, r3
 800f40c:	b289      	uxth	r1, r1
 800f40e:	3001      	adds	r0, #1
 800f410:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f414:	4285      	cmp	r5, r0
 800f416:	f84c 1b04 	str.w	r1, [ip], #4
 800f41a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f41e:	dcec      	bgt.n	800f3fa <__multadd+0x12>
 800f420:	b30e      	cbz	r6, 800f466 <__multadd+0x7e>
 800f422:	68a3      	ldr	r3, [r4, #8]
 800f424:	42ab      	cmp	r3, r5
 800f426:	dc19      	bgt.n	800f45c <__multadd+0x74>
 800f428:	6861      	ldr	r1, [r4, #4]
 800f42a:	4638      	mov	r0, r7
 800f42c:	3101      	adds	r1, #1
 800f42e:	f7ff ff79 	bl	800f324 <_Balloc>
 800f432:	4680      	mov	r8, r0
 800f434:	b928      	cbnz	r0, 800f442 <__multadd+0x5a>
 800f436:	4602      	mov	r2, r0
 800f438:	4b0c      	ldr	r3, [pc, #48]	@ (800f46c <__multadd+0x84>)
 800f43a:	480d      	ldr	r0, [pc, #52]	@ (800f470 <__multadd+0x88>)
 800f43c:	21ba      	movs	r1, #186	@ 0xba
 800f43e:	f001 fa75 	bl	801092c <__assert_func>
 800f442:	6922      	ldr	r2, [r4, #16]
 800f444:	3202      	adds	r2, #2
 800f446:	f104 010c 	add.w	r1, r4, #12
 800f44a:	0092      	lsls	r2, r2, #2
 800f44c:	300c      	adds	r0, #12
 800f44e:	f7ff f916 	bl	800e67e <memcpy>
 800f452:	4621      	mov	r1, r4
 800f454:	4638      	mov	r0, r7
 800f456:	f7ff ffa5 	bl	800f3a4 <_Bfree>
 800f45a:	4644      	mov	r4, r8
 800f45c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f460:	3501      	adds	r5, #1
 800f462:	615e      	str	r6, [r3, #20]
 800f464:	6125      	str	r5, [r4, #16]
 800f466:	4620      	mov	r0, r4
 800f468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f46c:	080112b5 	.word	0x080112b5
 800f470:	080112c6 	.word	0x080112c6

0800f474 <__hi0bits>:
 800f474:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f478:	4603      	mov	r3, r0
 800f47a:	bf36      	itet	cc
 800f47c:	0403      	lslcc	r3, r0, #16
 800f47e:	2000      	movcs	r0, #0
 800f480:	2010      	movcc	r0, #16
 800f482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f486:	bf3c      	itt	cc
 800f488:	021b      	lslcc	r3, r3, #8
 800f48a:	3008      	addcc	r0, #8
 800f48c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f490:	bf3c      	itt	cc
 800f492:	011b      	lslcc	r3, r3, #4
 800f494:	3004      	addcc	r0, #4
 800f496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f49a:	bf3c      	itt	cc
 800f49c:	009b      	lslcc	r3, r3, #2
 800f49e:	3002      	addcc	r0, #2
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	db05      	blt.n	800f4b0 <__hi0bits+0x3c>
 800f4a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f4a8:	f100 0001 	add.w	r0, r0, #1
 800f4ac:	bf08      	it	eq
 800f4ae:	2020      	moveq	r0, #32
 800f4b0:	4770      	bx	lr

0800f4b2 <__lo0bits>:
 800f4b2:	6803      	ldr	r3, [r0, #0]
 800f4b4:	4602      	mov	r2, r0
 800f4b6:	f013 0007 	ands.w	r0, r3, #7
 800f4ba:	d00b      	beq.n	800f4d4 <__lo0bits+0x22>
 800f4bc:	07d9      	lsls	r1, r3, #31
 800f4be:	d421      	bmi.n	800f504 <__lo0bits+0x52>
 800f4c0:	0798      	lsls	r0, r3, #30
 800f4c2:	bf49      	itett	mi
 800f4c4:	085b      	lsrmi	r3, r3, #1
 800f4c6:	089b      	lsrpl	r3, r3, #2
 800f4c8:	2001      	movmi	r0, #1
 800f4ca:	6013      	strmi	r3, [r2, #0]
 800f4cc:	bf5c      	itt	pl
 800f4ce:	6013      	strpl	r3, [r2, #0]
 800f4d0:	2002      	movpl	r0, #2
 800f4d2:	4770      	bx	lr
 800f4d4:	b299      	uxth	r1, r3
 800f4d6:	b909      	cbnz	r1, 800f4dc <__lo0bits+0x2a>
 800f4d8:	0c1b      	lsrs	r3, r3, #16
 800f4da:	2010      	movs	r0, #16
 800f4dc:	b2d9      	uxtb	r1, r3
 800f4de:	b909      	cbnz	r1, 800f4e4 <__lo0bits+0x32>
 800f4e0:	3008      	adds	r0, #8
 800f4e2:	0a1b      	lsrs	r3, r3, #8
 800f4e4:	0719      	lsls	r1, r3, #28
 800f4e6:	bf04      	itt	eq
 800f4e8:	091b      	lsreq	r3, r3, #4
 800f4ea:	3004      	addeq	r0, #4
 800f4ec:	0799      	lsls	r1, r3, #30
 800f4ee:	bf04      	itt	eq
 800f4f0:	089b      	lsreq	r3, r3, #2
 800f4f2:	3002      	addeq	r0, #2
 800f4f4:	07d9      	lsls	r1, r3, #31
 800f4f6:	d403      	bmi.n	800f500 <__lo0bits+0x4e>
 800f4f8:	085b      	lsrs	r3, r3, #1
 800f4fa:	f100 0001 	add.w	r0, r0, #1
 800f4fe:	d003      	beq.n	800f508 <__lo0bits+0x56>
 800f500:	6013      	str	r3, [r2, #0]
 800f502:	4770      	bx	lr
 800f504:	2000      	movs	r0, #0
 800f506:	4770      	bx	lr
 800f508:	2020      	movs	r0, #32
 800f50a:	4770      	bx	lr

0800f50c <__i2b>:
 800f50c:	b510      	push	{r4, lr}
 800f50e:	460c      	mov	r4, r1
 800f510:	2101      	movs	r1, #1
 800f512:	f7ff ff07 	bl	800f324 <_Balloc>
 800f516:	4602      	mov	r2, r0
 800f518:	b928      	cbnz	r0, 800f526 <__i2b+0x1a>
 800f51a:	4b05      	ldr	r3, [pc, #20]	@ (800f530 <__i2b+0x24>)
 800f51c:	4805      	ldr	r0, [pc, #20]	@ (800f534 <__i2b+0x28>)
 800f51e:	f240 1145 	movw	r1, #325	@ 0x145
 800f522:	f001 fa03 	bl	801092c <__assert_func>
 800f526:	2301      	movs	r3, #1
 800f528:	6144      	str	r4, [r0, #20]
 800f52a:	6103      	str	r3, [r0, #16]
 800f52c:	bd10      	pop	{r4, pc}
 800f52e:	bf00      	nop
 800f530:	080112b5 	.word	0x080112b5
 800f534:	080112c6 	.word	0x080112c6

0800f538 <__multiply>:
 800f538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f53c:	4617      	mov	r7, r2
 800f53e:	690a      	ldr	r2, [r1, #16]
 800f540:	693b      	ldr	r3, [r7, #16]
 800f542:	429a      	cmp	r2, r3
 800f544:	bfa8      	it	ge
 800f546:	463b      	movge	r3, r7
 800f548:	4689      	mov	r9, r1
 800f54a:	bfa4      	itt	ge
 800f54c:	460f      	movge	r7, r1
 800f54e:	4699      	movge	r9, r3
 800f550:	693d      	ldr	r5, [r7, #16]
 800f552:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	6879      	ldr	r1, [r7, #4]
 800f55a:	eb05 060a 	add.w	r6, r5, sl
 800f55e:	42b3      	cmp	r3, r6
 800f560:	b085      	sub	sp, #20
 800f562:	bfb8      	it	lt
 800f564:	3101      	addlt	r1, #1
 800f566:	f7ff fedd 	bl	800f324 <_Balloc>
 800f56a:	b930      	cbnz	r0, 800f57a <__multiply+0x42>
 800f56c:	4602      	mov	r2, r0
 800f56e:	4b41      	ldr	r3, [pc, #260]	@ (800f674 <__multiply+0x13c>)
 800f570:	4841      	ldr	r0, [pc, #260]	@ (800f678 <__multiply+0x140>)
 800f572:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f576:	f001 f9d9 	bl	801092c <__assert_func>
 800f57a:	f100 0414 	add.w	r4, r0, #20
 800f57e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f582:	4623      	mov	r3, r4
 800f584:	2200      	movs	r2, #0
 800f586:	4573      	cmp	r3, lr
 800f588:	d320      	bcc.n	800f5cc <__multiply+0x94>
 800f58a:	f107 0814 	add.w	r8, r7, #20
 800f58e:	f109 0114 	add.w	r1, r9, #20
 800f592:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f596:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f59a:	9302      	str	r3, [sp, #8]
 800f59c:	1beb      	subs	r3, r5, r7
 800f59e:	3b15      	subs	r3, #21
 800f5a0:	f023 0303 	bic.w	r3, r3, #3
 800f5a4:	3304      	adds	r3, #4
 800f5a6:	3715      	adds	r7, #21
 800f5a8:	42bd      	cmp	r5, r7
 800f5aa:	bf38      	it	cc
 800f5ac:	2304      	movcc	r3, #4
 800f5ae:	9301      	str	r3, [sp, #4]
 800f5b0:	9b02      	ldr	r3, [sp, #8]
 800f5b2:	9103      	str	r1, [sp, #12]
 800f5b4:	428b      	cmp	r3, r1
 800f5b6:	d80c      	bhi.n	800f5d2 <__multiply+0x9a>
 800f5b8:	2e00      	cmp	r6, #0
 800f5ba:	dd03      	ble.n	800f5c4 <__multiply+0x8c>
 800f5bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d055      	beq.n	800f670 <__multiply+0x138>
 800f5c4:	6106      	str	r6, [r0, #16]
 800f5c6:	b005      	add	sp, #20
 800f5c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5cc:	f843 2b04 	str.w	r2, [r3], #4
 800f5d0:	e7d9      	b.n	800f586 <__multiply+0x4e>
 800f5d2:	f8b1 a000 	ldrh.w	sl, [r1]
 800f5d6:	f1ba 0f00 	cmp.w	sl, #0
 800f5da:	d01f      	beq.n	800f61c <__multiply+0xe4>
 800f5dc:	46c4      	mov	ip, r8
 800f5de:	46a1      	mov	r9, r4
 800f5e0:	2700      	movs	r7, #0
 800f5e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f5e6:	f8d9 3000 	ldr.w	r3, [r9]
 800f5ea:	fa1f fb82 	uxth.w	fp, r2
 800f5ee:	b29b      	uxth	r3, r3
 800f5f0:	fb0a 330b 	mla	r3, sl, fp, r3
 800f5f4:	443b      	add	r3, r7
 800f5f6:	f8d9 7000 	ldr.w	r7, [r9]
 800f5fa:	0c12      	lsrs	r2, r2, #16
 800f5fc:	0c3f      	lsrs	r7, r7, #16
 800f5fe:	fb0a 7202 	mla	r2, sl, r2, r7
 800f602:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f606:	b29b      	uxth	r3, r3
 800f608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f60c:	4565      	cmp	r5, ip
 800f60e:	f849 3b04 	str.w	r3, [r9], #4
 800f612:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f616:	d8e4      	bhi.n	800f5e2 <__multiply+0xaa>
 800f618:	9b01      	ldr	r3, [sp, #4]
 800f61a:	50e7      	str	r7, [r4, r3]
 800f61c:	9b03      	ldr	r3, [sp, #12]
 800f61e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f622:	3104      	adds	r1, #4
 800f624:	f1b9 0f00 	cmp.w	r9, #0
 800f628:	d020      	beq.n	800f66c <__multiply+0x134>
 800f62a:	6823      	ldr	r3, [r4, #0]
 800f62c:	4647      	mov	r7, r8
 800f62e:	46a4      	mov	ip, r4
 800f630:	f04f 0a00 	mov.w	sl, #0
 800f634:	f8b7 b000 	ldrh.w	fp, [r7]
 800f638:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f63c:	fb09 220b 	mla	r2, r9, fp, r2
 800f640:	4452      	add	r2, sl
 800f642:	b29b      	uxth	r3, r3
 800f644:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f648:	f84c 3b04 	str.w	r3, [ip], #4
 800f64c:	f857 3b04 	ldr.w	r3, [r7], #4
 800f650:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f654:	f8bc 3000 	ldrh.w	r3, [ip]
 800f658:	fb09 330a 	mla	r3, r9, sl, r3
 800f65c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f660:	42bd      	cmp	r5, r7
 800f662:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f666:	d8e5      	bhi.n	800f634 <__multiply+0xfc>
 800f668:	9a01      	ldr	r2, [sp, #4]
 800f66a:	50a3      	str	r3, [r4, r2]
 800f66c:	3404      	adds	r4, #4
 800f66e:	e79f      	b.n	800f5b0 <__multiply+0x78>
 800f670:	3e01      	subs	r6, #1
 800f672:	e7a1      	b.n	800f5b8 <__multiply+0x80>
 800f674:	080112b5 	.word	0x080112b5
 800f678:	080112c6 	.word	0x080112c6

0800f67c <__pow5mult>:
 800f67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f680:	4615      	mov	r5, r2
 800f682:	f012 0203 	ands.w	r2, r2, #3
 800f686:	4607      	mov	r7, r0
 800f688:	460e      	mov	r6, r1
 800f68a:	d007      	beq.n	800f69c <__pow5mult+0x20>
 800f68c:	4c25      	ldr	r4, [pc, #148]	@ (800f724 <__pow5mult+0xa8>)
 800f68e:	3a01      	subs	r2, #1
 800f690:	2300      	movs	r3, #0
 800f692:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f696:	f7ff fea7 	bl	800f3e8 <__multadd>
 800f69a:	4606      	mov	r6, r0
 800f69c:	10ad      	asrs	r5, r5, #2
 800f69e:	d03d      	beq.n	800f71c <__pow5mult+0xa0>
 800f6a0:	69fc      	ldr	r4, [r7, #28]
 800f6a2:	b97c      	cbnz	r4, 800f6c4 <__pow5mult+0x48>
 800f6a4:	2010      	movs	r0, #16
 800f6a6:	f7fd ff8b 	bl	800d5c0 <malloc>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	61f8      	str	r0, [r7, #28]
 800f6ae:	b928      	cbnz	r0, 800f6bc <__pow5mult+0x40>
 800f6b0:	4b1d      	ldr	r3, [pc, #116]	@ (800f728 <__pow5mult+0xac>)
 800f6b2:	481e      	ldr	r0, [pc, #120]	@ (800f72c <__pow5mult+0xb0>)
 800f6b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f6b8:	f001 f938 	bl	801092c <__assert_func>
 800f6bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f6c0:	6004      	str	r4, [r0, #0]
 800f6c2:	60c4      	str	r4, [r0, #12]
 800f6c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f6c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f6cc:	b94c      	cbnz	r4, 800f6e2 <__pow5mult+0x66>
 800f6ce:	f240 2171 	movw	r1, #625	@ 0x271
 800f6d2:	4638      	mov	r0, r7
 800f6d4:	f7ff ff1a 	bl	800f50c <__i2b>
 800f6d8:	2300      	movs	r3, #0
 800f6da:	f8c8 0008 	str.w	r0, [r8, #8]
 800f6de:	4604      	mov	r4, r0
 800f6e0:	6003      	str	r3, [r0, #0]
 800f6e2:	f04f 0900 	mov.w	r9, #0
 800f6e6:	07eb      	lsls	r3, r5, #31
 800f6e8:	d50a      	bpl.n	800f700 <__pow5mult+0x84>
 800f6ea:	4631      	mov	r1, r6
 800f6ec:	4622      	mov	r2, r4
 800f6ee:	4638      	mov	r0, r7
 800f6f0:	f7ff ff22 	bl	800f538 <__multiply>
 800f6f4:	4631      	mov	r1, r6
 800f6f6:	4680      	mov	r8, r0
 800f6f8:	4638      	mov	r0, r7
 800f6fa:	f7ff fe53 	bl	800f3a4 <_Bfree>
 800f6fe:	4646      	mov	r6, r8
 800f700:	106d      	asrs	r5, r5, #1
 800f702:	d00b      	beq.n	800f71c <__pow5mult+0xa0>
 800f704:	6820      	ldr	r0, [r4, #0]
 800f706:	b938      	cbnz	r0, 800f718 <__pow5mult+0x9c>
 800f708:	4622      	mov	r2, r4
 800f70a:	4621      	mov	r1, r4
 800f70c:	4638      	mov	r0, r7
 800f70e:	f7ff ff13 	bl	800f538 <__multiply>
 800f712:	6020      	str	r0, [r4, #0]
 800f714:	f8c0 9000 	str.w	r9, [r0]
 800f718:	4604      	mov	r4, r0
 800f71a:	e7e4      	b.n	800f6e6 <__pow5mult+0x6a>
 800f71c:	4630      	mov	r0, r6
 800f71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f722:	bf00      	nop
 800f724:	08011388 	.word	0x08011388
 800f728:	08011246 	.word	0x08011246
 800f72c:	080112c6 	.word	0x080112c6

0800f730 <__lshift>:
 800f730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f734:	460c      	mov	r4, r1
 800f736:	6849      	ldr	r1, [r1, #4]
 800f738:	6923      	ldr	r3, [r4, #16]
 800f73a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f73e:	68a3      	ldr	r3, [r4, #8]
 800f740:	4607      	mov	r7, r0
 800f742:	4691      	mov	r9, r2
 800f744:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f748:	f108 0601 	add.w	r6, r8, #1
 800f74c:	42b3      	cmp	r3, r6
 800f74e:	db0b      	blt.n	800f768 <__lshift+0x38>
 800f750:	4638      	mov	r0, r7
 800f752:	f7ff fde7 	bl	800f324 <_Balloc>
 800f756:	4605      	mov	r5, r0
 800f758:	b948      	cbnz	r0, 800f76e <__lshift+0x3e>
 800f75a:	4602      	mov	r2, r0
 800f75c:	4b28      	ldr	r3, [pc, #160]	@ (800f800 <__lshift+0xd0>)
 800f75e:	4829      	ldr	r0, [pc, #164]	@ (800f804 <__lshift+0xd4>)
 800f760:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f764:	f001 f8e2 	bl	801092c <__assert_func>
 800f768:	3101      	adds	r1, #1
 800f76a:	005b      	lsls	r3, r3, #1
 800f76c:	e7ee      	b.n	800f74c <__lshift+0x1c>
 800f76e:	2300      	movs	r3, #0
 800f770:	f100 0114 	add.w	r1, r0, #20
 800f774:	f100 0210 	add.w	r2, r0, #16
 800f778:	4618      	mov	r0, r3
 800f77a:	4553      	cmp	r3, sl
 800f77c:	db33      	blt.n	800f7e6 <__lshift+0xb6>
 800f77e:	6920      	ldr	r0, [r4, #16]
 800f780:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f784:	f104 0314 	add.w	r3, r4, #20
 800f788:	f019 091f 	ands.w	r9, r9, #31
 800f78c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f790:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f794:	d02b      	beq.n	800f7ee <__lshift+0xbe>
 800f796:	f1c9 0e20 	rsb	lr, r9, #32
 800f79a:	468a      	mov	sl, r1
 800f79c:	2200      	movs	r2, #0
 800f79e:	6818      	ldr	r0, [r3, #0]
 800f7a0:	fa00 f009 	lsl.w	r0, r0, r9
 800f7a4:	4310      	orrs	r0, r2
 800f7a6:	f84a 0b04 	str.w	r0, [sl], #4
 800f7aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7ae:	459c      	cmp	ip, r3
 800f7b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800f7b4:	d8f3      	bhi.n	800f79e <__lshift+0x6e>
 800f7b6:	ebac 0304 	sub.w	r3, ip, r4
 800f7ba:	3b15      	subs	r3, #21
 800f7bc:	f023 0303 	bic.w	r3, r3, #3
 800f7c0:	3304      	adds	r3, #4
 800f7c2:	f104 0015 	add.w	r0, r4, #21
 800f7c6:	4560      	cmp	r0, ip
 800f7c8:	bf88      	it	hi
 800f7ca:	2304      	movhi	r3, #4
 800f7cc:	50ca      	str	r2, [r1, r3]
 800f7ce:	b10a      	cbz	r2, 800f7d4 <__lshift+0xa4>
 800f7d0:	f108 0602 	add.w	r6, r8, #2
 800f7d4:	3e01      	subs	r6, #1
 800f7d6:	4638      	mov	r0, r7
 800f7d8:	612e      	str	r6, [r5, #16]
 800f7da:	4621      	mov	r1, r4
 800f7dc:	f7ff fde2 	bl	800f3a4 <_Bfree>
 800f7e0:	4628      	mov	r0, r5
 800f7e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f7ea:	3301      	adds	r3, #1
 800f7ec:	e7c5      	b.n	800f77a <__lshift+0x4a>
 800f7ee:	3904      	subs	r1, #4
 800f7f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800f7f8:	459c      	cmp	ip, r3
 800f7fa:	d8f9      	bhi.n	800f7f0 <__lshift+0xc0>
 800f7fc:	e7ea      	b.n	800f7d4 <__lshift+0xa4>
 800f7fe:	bf00      	nop
 800f800:	080112b5 	.word	0x080112b5
 800f804:	080112c6 	.word	0x080112c6

0800f808 <__mcmp>:
 800f808:	690a      	ldr	r2, [r1, #16]
 800f80a:	4603      	mov	r3, r0
 800f80c:	6900      	ldr	r0, [r0, #16]
 800f80e:	1a80      	subs	r0, r0, r2
 800f810:	b530      	push	{r4, r5, lr}
 800f812:	d10e      	bne.n	800f832 <__mcmp+0x2a>
 800f814:	3314      	adds	r3, #20
 800f816:	3114      	adds	r1, #20
 800f818:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f81c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f820:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f824:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f828:	4295      	cmp	r5, r2
 800f82a:	d003      	beq.n	800f834 <__mcmp+0x2c>
 800f82c:	d205      	bcs.n	800f83a <__mcmp+0x32>
 800f82e:	f04f 30ff 	mov.w	r0, #4294967295
 800f832:	bd30      	pop	{r4, r5, pc}
 800f834:	42a3      	cmp	r3, r4
 800f836:	d3f3      	bcc.n	800f820 <__mcmp+0x18>
 800f838:	e7fb      	b.n	800f832 <__mcmp+0x2a>
 800f83a:	2001      	movs	r0, #1
 800f83c:	e7f9      	b.n	800f832 <__mcmp+0x2a>
	...

0800f840 <__mdiff>:
 800f840:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f844:	4689      	mov	r9, r1
 800f846:	4606      	mov	r6, r0
 800f848:	4611      	mov	r1, r2
 800f84a:	4648      	mov	r0, r9
 800f84c:	4614      	mov	r4, r2
 800f84e:	f7ff ffdb 	bl	800f808 <__mcmp>
 800f852:	1e05      	subs	r5, r0, #0
 800f854:	d112      	bne.n	800f87c <__mdiff+0x3c>
 800f856:	4629      	mov	r1, r5
 800f858:	4630      	mov	r0, r6
 800f85a:	f7ff fd63 	bl	800f324 <_Balloc>
 800f85e:	4602      	mov	r2, r0
 800f860:	b928      	cbnz	r0, 800f86e <__mdiff+0x2e>
 800f862:	4b3f      	ldr	r3, [pc, #252]	@ (800f960 <__mdiff+0x120>)
 800f864:	f240 2137 	movw	r1, #567	@ 0x237
 800f868:	483e      	ldr	r0, [pc, #248]	@ (800f964 <__mdiff+0x124>)
 800f86a:	f001 f85f 	bl	801092c <__assert_func>
 800f86e:	2301      	movs	r3, #1
 800f870:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f874:	4610      	mov	r0, r2
 800f876:	b003      	add	sp, #12
 800f878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f87c:	bfbc      	itt	lt
 800f87e:	464b      	movlt	r3, r9
 800f880:	46a1      	movlt	r9, r4
 800f882:	4630      	mov	r0, r6
 800f884:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f888:	bfba      	itte	lt
 800f88a:	461c      	movlt	r4, r3
 800f88c:	2501      	movlt	r5, #1
 800f88e:	2500      	movge	r5, #0
 800f890:	f7ff fd48 	bl	800f324 <_Balloc>
 800f894:	4602      	mov	r2, r0
 800f896:	b918      	cbnz	r0, 800f8a0 <__mdiff+0x60>
 800f898:	4b31      	ldr	r3, [pc, #196]	@ (800f960 <__mdiff+0x120>)
 800f89a:	f240 2145 	movw	r1, #581	@ 0x245
 800f89e:	e7e3      	b.n	800f868 <__mdiff+0x28>
 800f8a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f8a4:	6926      	ldr	r6, [r4, #16]
 800f8a6:	60c5      	str	r5, [r0, #12]
 800f8a8:	f109 0310 	add.w	r3, r9, #16
 800f8ac:	f109 0514 	add.w	r5, r9, #20
 800f8b0:	f104 0e14 	add.w	lr, r4, #20
 800f8b4:	f100 0b14 	add.w	fp, r0, #20
 800f8b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f8bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f8c0:	9301      	str	r3, [sp, #4]
 800f8c2:	46d9      	mov	r9, fp
 800f8c4:	f04f 0c00 	mov.w	ip, #0
 800f8c8:	9b01      	ldr	r3, [sp, #4]
 800f8ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f8ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f8d2:	9301      	str	r3, [sp, #4]
 800f8d4:	fa1f f38a 	uxth.w	r3, sl
 800f8d8:	4619      	mov	r1, r3
 800f8da:	b283      	uxth	r3, r0
 800f8dc:	1acb      	subs	r3, r1, r3
 800f8de:	0c00      	lsrs	r0, r0, #16
 800f8e0:	4463      	add	r3, ip
 800f8e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f8e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f8ea:	b29b      	uxth	r3, r3
 800f8ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f8f0:	4576      	cmp	r6, lr
 800f8f2:	f849 3b04 	str.w	r3, [r9], #4
 800f8f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f8fa:	d8e5      	bhi.n	800f8c8 <__mdiff+0x88>
 800f8fc:	1b33      	subs	r3, r6, r4
 800f8fe:	3b15      	subs	r3, #21
 800f900:	f023 0303 	bic.w	r3, r3, #3
 800f904:	3415      	adds	r4, #21
 800f906:	3304      	adds	r3, #4
 800f908:	42a6      	cmp	r6, r4
 800f90a:	bf38      	it	cc
 800f90c:	2304      	movcc	r3, #4
 800f90e:	441d      	add	r5, r3
 800f910:	445b      	add	r3, fp
 800f912:	461e      	mov	r6, r3
 800f914:	462c      	mov	r4, r5
 800f916:	4544      	cmp	r4, r8
 800f918:	d30e      	bcc.n	800f938 <__mdiff+0xf8>
 800f91a:	f108 0103 	add.w	r1, r8, #3
 800f91e:	1b49      	subs	r1, r1, r5
 800f920:	f021 0103 	bic.w	r1, r1, #3
 800f924:	3d03      	subs	r5, #3
 800f926:	45a8      	cmp	r8, r5
 800f928:	bf38      	it	cc
 800f92a:	2100      	movcc	r1, #0
 800f92c:	440b      	add	r3, r1
 800f92e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f932:	b191      	cbz	r1, 800f95a <__mdiff+0x11a>
 800f934:	6117      	str	r7, [r2, #16]
 800f936:	e79d      	b.n	800f874 <__mdiff+0x34>
 800f938:	f854 1b04 	ldr.w	r1, [r4], #4
 800f93c:	46e6      	mov	lr, ip
 800f93e:	0c08      	lsrs	r0, r1, #16
 800f940:	fa1c fc81 	uxtah	ip, ip, r1
 800f944:	4471      	add	r1, lr
 800f946:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f94a:	b289      	uxth	r1, r1
 800f94c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f950:	f846 1b04 	str.w	r1, [r6], #4
 800f954:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f958:	e7dd      	b.n	800f916 <__mdiff+0xd6>
 800f95a:	3f01      	subs	r7, #1
 800f95c:	e7e7      	b.n	800f92e <__mdiff+0xee>
 800f95e:	bf00      	nop
 800f960:	080112b5 	.word	0x080112b5
 800f964:	080112c6 	.word	0x080112c6

0800f968 <__d2b>:
 800f968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f96c:	460f      	mov	r7, r1
 800f96e:	2101      	movs	r1, #1
 800f970:	ec59 8b10 	vmov	r8, r9, d0
 800f974:	4616      	mov	r6, r2
 800f976:	f7ff fcd5 	bl	800f324 <_Balloc>
 800f97a:	4604      	mov	r4, r0
 800f97c:	b930      	cbnz	r0, 800f98c <__d2b+0x24>
 800f97e:	4602      	mov	r2, r0
 800f980:	4b23      	ldr	r3, [pc, #140]	@ (800fa10 <__d2b+0xa8>)
 800f982:	4824      	ldr	r0, [pc, #144]	@ (800fa14 <__d2b+0xac>)
 800f984:	f240 310f 	movw	r1, #783	@ 0x30f
 800f988:	f000 ffd0 	bl	801092c <__assert_func>
 800f98c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f990:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f994:	b10d      	cbz	r5, 800f99a <__d2b+0x32>
 800f996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f99a:	9301      	str	r3, [sp, #4]
 800f99c:	f1b8 0300 	subs.w	r3, r8, #0
 800f9a0:	d023      	beq.n	800f9ea <__d2b+0x82>
 800f9a2:	4668      	mov	r0, sp
 800f9a4:	9300      	str	r3, [sp, #0]
 800f9a6:	f7ff fd84 	bl	800f4b2 <__lo0bits>
 800f9aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f9ae:	b1d0      	cbz	r0, 800f9e6 <__d2b+0x7e>
 800f9b0:	f1c0 0320 	rsb	r3, r0, #32
 800f9b4:	fa02 f303 	lsl.w	r3, r2, r3
 800f9b8:	430b      	orrs	r3, r1
 800f9ba:	40c2      	lsrs	r2, r0
 800f9bc:	6163      	str	r3, [r4, #20]
 800f9be:	9201      	str	r2, [sp, #4]
 800f9c0:	9b01      	ldr	r3, [sp, #4]
 800f9c2:	61a3      	str	r3, [r4, #24]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	bf0c      	ite	eq
 800f9c8:	2201      	moveq	r2, #1
 800f9ca:	2202      	movne	r2, #2
 800f9cc:	6122      	str	r2, [r4, #16]
 800f9ce:	b1a5      	cbz	r5, 800f9fa <__d2b+0x92>
 800f9d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f9d4:	4405      	add	r5, r0
 800f9d6:	603d      	str	r5, [r7, #0]
 800f9d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f9dc:	6030      	str	r0, [r6, #0]
 800f9de:	4620      	mov	r0, r4
 800f9e0:	b003      	add	sp, #12
 800f9e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9e6:	6161      	str	r1, [r4, #20]
 800f9e8:	e7ea      	b.n	800f9c0 <__d2b+0x58>
 800f9ea:	a801      	add	r0, sp, #4
 800f9ec:	f7ff fd61 	bl	800f4b2 <__lo0bits>
 800f9f0:	9b01      	ldr	r3, [sp, #4]
 800f9f2:	6163      	str	r3, [r4, #20]
 800f9f4:	3020      	adds	r0, #32
 800f9f6:	2201      	movs	r2, #1
 800f9f8:	e7e8      	b.n	800f9cc <__d2b+0x64>
 800f9fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f9fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fa02:	6038      	str	r0, [r7, #0]
 800fa04:	6918      	ldr	r0, [r3, #16]
 800fa06:	f7ff fd35 	bl	800f474 <__hi0bits>
 800fa0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fa0e:	e7e5      	b.n	800f9dc <__d2b+0x74>
 800fa10:	080112b5 	.word	0x080112b5
 800fa14:	080112c6 	.word	0x080112c6

0800fa18 <_malloc_usable_size_r>:
 800fa18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa1c:	1f18      	subs	r0, r3, #4
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	bfbc      	itt	lt
 800fa22:	580b      	ldrlt	r3, [r1, r0]
 800fa24:	18c0      	addlt	r0, r0, r3
 800fa26:	4770      	bx	lr

0800fa28 <__ascii_wctomb>:
 800fa28:	4603      	mov	r3, r0
 800fa2a:	4608      	mov	r0, r1
 800fa2c:	b141      	cbz	r1, 800fa40 <__ascii_wctomb+0x18>
 800fa2e:	2aff      	cmp	r2, #255	@ 0xff
 800fa30:	d904      	bls.n	800fa3c <__ascii_wctomb+0x14>
 800fa32:	228a      	movs	r2, #138	@ 0x8a
 800fa34:	601a      	str	r2, [r3, #0]
 800fa36:	f04f 30ff 	mov.w	r0, #4294967295
 800fa3a:	4770      	bx	lr
 800fa3c:	700a      	strb	r2, [r1, #0]
 800fa3e:	2001      	movs	r0, #1
 800fa40:	4770      	bx	lr

0800fa42 <__ssputs_r>:
 800fa42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa46:	688e      	ldr	r6, [r1, #8]
 800fa48:	461f      	mov	r7, r3
 800fa4a:	42be      	cmp	r6, r7
 800fa4c:	680b      	ldr	r3, [r1, #0]
 800fa4e:	4682      	mov	sl, r0
 800fa50:	460c      	mov	r4, r1
 800fa52:	4690      	mov	r8, r2
 800fa54:	d82d      	bhi.n	800fab2 <__ssputs_r+0x70>
 800fa56:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fa5a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fa5e:	d026      	beq.n	800faae <__ssputs_r+0x6c>
 800fa60:	6965      	ldr	r5, [r4, #20]
 800fa62:	6909      	ldr	r1, [r1, #16]
 800fa64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fa68:	eba3 0901 	sub.w	r9, r3, r1
 800fa6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fa70:	1c7b      	adds	r3, r7, #1
 800fa72:	444b      	add	r3, r9
 800fa74:	106d      	asrs	r5, r5, #1
 800fa76:	429d      	cmp	r5, r3
 800fa78:	bf38      	it	cc
 800fa7a:	461d      	movcc	r5, r3
 800fa7c:	0553      	lsls	r3, r2, #21
 800fa7e:	d527      	bpl.n	800fad0 <__ssputs_r+0x8e>
 800fa80:	4629      	mov	r1, r5
 800fa82:	f7fd fdcf 	bl	800d624 <_malloc_r>
 800fa86:	4606      	mov	r6, r0
 800fa88:	b360      	cbz	r0, 800fae4 <__ssputs_r+0xa2>
 800fa8a:	6921      	ldr	r1, [r4, #16]
 800fa8c:	464a      	mov	r2, r9
 800fa8e:	f7fe fdf6 	bl	800e67e <memcpy>
 800fa92:	89a3      	ldrh	r3, [r4, #12]
 800fa94:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fa98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa9c:	81a3      	strh	r3, [r4, #12]
 800fa9e:	6126      	str	r6, [r4, #16]
 800faa0:	6165      	str	r5, [r4, #20]
 800faa2:	444e      	add	r6, r9
 800faa4:	eba5 0509 	sub.w	r5, r5, r9
 800faa8:	6026      	str	r6, [r4, #0]
 800faaa:	60a5      	str	r5, [r4, #8]
 800faac:	463e      	mov	r6, r7
 800faae:	42be      	cmp	r6, r7
 800fab0:	d900      	bls.n	800fab4 <__ssputs_r+0x72>
 800fab2:	463e      	mov	r6, r7
 800fab4:	6820      	ldr	r0, [r4, #0]
 800fab6:	4632      	mov	r2, r6
 800fab8:	4641      	mov	r1, r8
 800faba:	f000 fefa 	bl	80108b2 <memmove>
 800fabe:	68a3      	ldr	r3, [r4, #8]
 800fac0:	1b9b      	subs	r3, r3, r6
 800fac2:	60a3      	str	r3, [r4, #8]
 800fac4:	6823      	ldr	r3, [r4, #0]
 800fac6:	4433      	add	r3, r6
 800fac8:	6023      	str	r3, [r4, #0]
 800faca:	2000      	movs	r0, #0
 800facc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fad0:	462a      	mov	r2, r5
 800fad2:	f7fd fe3b 	bl	800d74c <_realloc_r>
 800fad6:	4606      	mov	r6, r0
 800fad8:	2800      	cmp	r0, #0
 800fada:	d1e0      	bne.n	800fa9e <__ssputs_r+0x5c>
 800fadc:	6921      	ldr	r1, [r4, #16]
 800fade:	4650      	mov	r0, sl
 800fae0:	f7ff fbc4 	bl	800f26c <_free_r>
 800fae4:	230c      	movs	r3, #12
 800fae6:	f8ca 3000 	str.w	r3, [sl]
 800faea:	89a3      	ldrh	r3, [r4, #12]
 800faec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800faf0:	81a3      	strh	r3, [r4, #12]
 800faf2:	f04f 30ff 	mov.w	r0, #4294967295
 800faf6:	e7e9      	b.n	800facc <__ssputs_r+0x8a>

0800faf8 <_svfiprintf_r>:
 800faf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fafc:	4698      	mov	r8, r3
 800fafe:	898b      	ldrh	r3, [r1, #12]
 800fb00:	061b      	lsls	r3, r3, #24
 800fb02:	b09d      	sub	sp, #116	@ 0x74
 800fb04:	4607      	mov	r7, r0
 800fb06:	460d      	mov	r5, r1
 800fb08:	4614      	mov	r4, r2
 800fb0a:	d510      	bpl.n	800fb2e <_svfiprintf_r+0x36>
 800fb0c:	690b      	ldr	r3, [r1, #16]
 800fb0e:	b973      	cbnz	r3, 800fb2e <_svfiprintf_r+0x36>
 800fb10:	2140      	movs	r1, #64	@ 0x40
 800fb12:	f7fd fd87 	bl	800d624 <_malloc_r>
 800fb16:	6028      	str	r0, [r5, #0]
 800fb18:	6128      	str	r0, [r5, #16]
 800fb1a:	b930      	cbnz	r0, 800fb2a <_svfiprintf_r+0x32>
 800fb1c:	230c      	movs	r3, #12
 800fb1e:	603b      	str	r3, [r7, #0]
 800fb20:	f04f 30ff 	mov.w	r0, #4294967295
 800fb24:	b01d      	add	sp, #116	@ 0x74
 800fb26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb2a:	2340      	movs	r3, #64	@ 0x40
 800fb2c:	616b      	str	r3, [r5, #20]
 800fb2e:	2300      	movs	r3, #0
 800fb30:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb32:	2320      	movs	r3, #32
 800fb34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb38:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb3c:	2330      	movs	r3, #48	@ 0x30
 800fb3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fcdc <_svfiprintf_r+0x1e4>
 800fb42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fb46:	f04f 0901 	mov.w	r9, #1
 800fb4a:	4623      	mov	r3, r4
 800fb4c:	469a      	mov	sl, r3
 800fb4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb52:	b10a      	cbz	r2, 800fb58 <_svfiprintf_r+0x60>
 800fb54:	2a25      	cmp	r2, #37	@ 0x25
 800fb56:	d1f9      	bne.n	800fb4c <_svfiprintf_r+0x54>
 800fb58:	ebba 0b04 	subs.w	fp, sl, r4
 800fb5c:	d00b      	beq.n	800fb76 <_svfiprintf_r+0x7e>
 800fb5e:	465b      	mov	r3, fp
 800fb60:	4622      	mov	r2, r4
 800fb62:	4629      	mov	r1, r5
 800fb64:	4638      	mov	r0, r7
 800fb66:	f7ff ff6c 	bl	800fa42 <__ssputs_r>
 800fb6a:	3001      	adds	r0, #1
 800fb6c:	f000 80a7 	beq.w	800fcbe <_svfiprintf_r+0x1c6>
 800fb70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb72:	445a      	add	r2, fp
 800fb74:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb76:	f89a 3000 	ldrb.w	r3, [sl]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	f000 809f 	beq.w	800fcbe <_svfiprintf_r+0x1c6>
 800fb80:	2300      	movs	r3, #0
 800fb82:	f04f 32ff 	mov.w	r2, #4294967295
 800fb86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb8a:	f10a 0a01 	add.w	sl, sl, #1
 800fb8e:	9304      	str	r3, [sp, #16]
 800fb90:	9307      	str	r3, [sp, #28]
 800fb92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fb96:	931a      	str	r3, [sp, #104]	@ 0x68
 800fb98:	4654      	mov	r4, sl
 800fb9a:	2205      	movs	r2, #5
 800fb9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fba0:	484e      	ldr	r0, [pc, #312]	@ (800fcdc <_svfiprintf_r+0x1e4>)
 800fba2:	f7f0 fb9d 	bl	80002e0 <memchr>
 800fba6:	9a04      	ldr	r2, [sp, #16]
 800fba8:	b9d8      	cbnz	r0, 800fbe2 <_svfiprintf_r+0xea>
 800fbaa:	06d0      	lsls	r0, r2, #27
 800fbac:	bf44      	itt	mi
 800fbae:	2320      	movmi	r3, #32
 800fbb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fbb4:	0711      	lsls	r1, r2, #28
 800fbb6:	bf44      	itt	mi
 800fbb8:	232b      	movmi	r3, #43	@ 0x2b
 800fbba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fbbe:	f89a 3000 	ldrb.w	r3, [sl]
 800fbc2:	2b2a      	cmp	r3, #42	@ 0x2a
 800fbc4:	d015      	beq.n	800fbf2 <_svfiprintf_r+0xfa>
 800fbc6:	9a07      	ldr	r2, [sp, #28]
 800fbc8:	4654      	mov	r4, sl
 800fbca:	2000      	movs	r0, #0
 800fbcc:	f04f 0c0a 	mov.w	ip, #10
 800fbd0:	4621      	mov	r1, r4
 800fbd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fbd6:	3b30      	subs	r3, #48	@ 0x30
 800fbd8:	2b09      	cmp	r3, #9
 800fbda:	d94b      	bls.n	800fc74 <_svfiprintf_r+0x17c>
 800fbdc:	b1b0      	cbz	r0, 800fc0c <_svfiprintf_r+0x114>
 800fbde:	9207      	str	r2, [sp, #28]
 800fbe0:	e014      	b.n	800fc0c <_svfiprintf_r+0x114>
 800fbe2:	eba0 0308 	sub.w	r3, r0, r8
 800fbe6:	fa09 f303 	lsl.w	r3, r9, r3
 800fbea:	4313      	orrs	r3, r2
 800fbec:	9304      	str	r3, [sp, #16]
 800fbee:	46a2      	mov	sl, r4
 800fbf0:	e7d2      	b.n	800fb98 <_svfiprintf_r+0xa0>
 800fbf2:	9b03      	ldr	r3, [sp, #12]
 800fbf4:	1d19      	adds	r1, r3, #4
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	9103      	str	r1, [sp, #12]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	bfbb      	ittet	lt
 800fbfe:	425b      	neglt	r3, r3
 800fc00:	f042 0202 	orrlt.w	r2, r2, #2
 800fc04:	9307      	strge	r3, [sp, #28]
 800fc06:	9307      	strlt	r3, [sp, #28]
 800fc08:	bfb8      	it	lt
 800fc0a:	9204      	strlt	r2, [sp, #16]
 800fc0c:	7823      	ldrb	r3, [r4, #0]
 800fc0e:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc10:	d10a      	bne.n	800fc28 <_svfiprintf_r+0x130>
 800fc12:	7863      	ldrb	r3, [r4, #1]
 800fc14:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc16:	d132      	bne.n	800fc7e <_svfiprintf_r+0x186>
 800fc18:	9b03      	ldr	r3, [sp, #12]
 800fc1a:	1d1a      	adds	r2, r3, #4
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	9203      	str	r2, [sp, #12]
 800fc20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc24:	3402      	adds	r4, #2
 800fc26:	9305      	str	r3, [sp, #20]
 800fc28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fcec <_svfiprintf_r+0x1f4>
 800fc2c:	7821      	ldrb	r1, [r4, #0]
 800fc2e:	2203      	movs	r2, #3
 800fc30:	4650      	mov	r0, sl
 800fc32:	f7f0 fb55 	bl	80002e0 <memchr>
 800fc36:	b138      	cbz	r0, 800fc48 <_svfiprintf_r+0x150>
 800fc38:	9b04      	ldr	r3, [sp, #16]
 800fc3a:	eba0 000a 	sub.w	r0, r0, sl
 800fc3e:	2240      	movs	r2, #64	@ 0x40
 800fc40:	4082      	lsls	r2, r0
 800fc42:	4313      	orrs	r3, r2
 800fc44:	3401      	adds	r4, #1
 800fc46:	9304      	str	r3, [sp, #16]
 800fc48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc4c:	4824      	ldr	r0, [pc, #144]	@ (800fce0 <_svfiprintf_r+0x1e8>)
 800fc4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fc52:	2206      	movs	r2, #6
 800fc54:	f7f0 fb44 	bl	80002e0 <memchr>
 800fc58:	2800      	cmp	r0, #0
 800fc5a:	d036      	beq.n	800fcca <_svfiprintf_r+0x1d2>
 800fc5c:	4b21      	ldr	r3, [pc, #132]	@ (800fce4 <_svfiprintf_r+0x1ec>)
 800fc5e:	bb1b      	cbnz	r3, 800fca8 <_svfiprintf_r+0x1b0>
 800fc60:	9b03      	ldr	r3, [sp, #12]
 800fc62:	3307      	adds	r3, #7
 800fc64:	f023 0307 	bic.w	r3, r3, #7
 800fc68:	3308      	adds	r3, #8
 800fc6a:	9303      	str	r3, [sp, #12]
 800fc6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc6e:	4433      	add	r3, r6
 800fc70:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc72:	e76a      	b.n	800fb4a <_svfiprintf_r+0x52>
 800fc74:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc78:	460c      	mov	r4, r1
 800fc7a:	2001      	movs	r0, #1
 800fc7c:	e7a8      	b.n	800fbd0 <_svfiprintf_r+0xd8>
 800fc7e:	2300      	movs	r3, #0
 800fc80:	3401      	adds	r4, #1
 800fc82:	9305      	str	r3, [sp, #20]
 800fc84:	4619      	mov	r1, r3
 800fc86:	f04f 0c0a 	mov.w	ip, #10
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc90:	3a30      	subs	r2, #48	@ 0x30
 800fc92:	2a09      	cmp	r2, #9
 800fc94:	d903      	bls.n	800fc9e <_svfiprintf_r+0x1a6>
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d0c6      	beq.n	800fc28 <_svfiprintf_r+0x130>
 800fc9a:	9105      	str	r1, [sp, #20]
 800fc9c:	e7c4      	b.n	800fc28 <_svfiprintf_r+0x130>
 800fc9e:	fb0c 2101 	mla	r1, ip, r1, r2
 800fca2:	4604      	mov	r4, r0
 800fca4:	2301      	movs	r3, #1
 800fca6:	e7f0      	b.n	800fc8a <_svfiprintf_r+0x192>
 800fca8:	ab03      	add	r3, sp, #12
 800fcaa:	9300      	str	r3, [sp, #0]
 800fcac:	462a      	mov	r2, r5
 800fcae:	4b0e      	ldr	r3, [pc, #56]	@ (800fce8 <_svfiprintf_r+0x1f0>)
 800fcb0:	a904      	add	r1, sp, #16
 800fcb2:	4638      	mov	r0, r7
 800fcb4:	f7fd fe08 	bl	800d8c8 <_printf_float>
 800fcb8:	1c42      	adds	r2, r0, #1
 800fcba:	4606      	mov	r6, r0
 800fcbc:	d1d6      	bne.n	800fc6c <_svfiprintf_r+0x174>
 800fcbe:	89ab      	ldrh	r3, [r5, #12]
 800fcc0:	065b      	lsls	r3, r3, #25
 800fcc2:	f53f af2d 	bmi.w	800fb20 <_svfiprintf_r+0x28>
 800fcc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fcc8:	e72c      	b.n	800fb24 <_svfiprintf_r+0x2c>
 800fcca:	ab03      	add	r3, sp, #12
 800fccc:	9300      	str	r3, [sp, #0]
 800fcce:	462a      	mov	r2, r5
 800fcd0:	4b05      	ldr	r3, [pc, #20]	@ (800fce8 <_svfiprintf_r+0x1f0>)
 800fcd2:	a904      	add	r1, sp, #16
 800fcd4:	4638      	mov	r0, r7
 800fcd6:	f7fe f87f 	bl	800ddd8 <_printf_i>
 800fcda:	e7ed      	b.n	800fcb8 <_svfiprintf_r+0x1c0>
 800fcdc:	0801131f 	.word	0x0801131f
 800fce0:	08011329 	.word	0x08011329
 800fce4:	0800d8c9 	.word	0x0800d8c9
 800fce8:	0800fa43 	.word	0x0800fa43
 800fcec:	08011325 	.word	0x08011325

0800fcf0 <_sungetc_r>:
 800fcf0:	b538      	push	{r3, r4, r5, lr}
 800fcf2:	1c4b      	adds	r3, r1, #1
 800fcf4:	4614      	mov	r4, r2
 800fcf6:	d103      	bne.n	800fd00 <_sungetc_r+0x10>
 800fcf8:	f04f 35ff 	mov.w	r5, #4294967295
 800fcfc:	4628      	mov	r0, r5
 800fcfe:	bd38      	pop	{r3, r4, r5, pc}
 800fd00:	8993      	ldrh	r3, [r2, #12]
 800fd02:	f023 0320 	bic.w	r3, r3, #32
 800fd06:	8193      	strh	r3, [r2, #12]
 800fd08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd0a:	6852      	ldr	r2, [r2, #4]
 800fd0c:	b2cd      	uxtb	r5, r1
 800fd0e:	b18b      	cbz	r3, 800fd34 <_sungetc_r+0x44>
 800fd10:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800fd12:	4293      	cmp	r3, r2
 800fd14:	dd08      	ble.n	800fd28 <_sungetc_r+0x38>
 800fd16:	6823      	ldr	r3, [r4, #0]
 800fd18:	1e5a      	subs	r2, r3, #1
 800fd1a:	6022      	str	r2, [r4, #0]
 800fd1c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800fd20:	6863      	ldr	r3, [r4, #4]
 800fd22:	3301      	adds	r3, #1
 800fd24:	6063      	str	r3, [r4, #4]
 800fd26:	e7e9      	b.n	800fcfc <_sungetc_r+0xc>
 800fd28:	4621      	mov	r1, r4
 800fd2a:	f000 fd88 	bl	801083e <__submore>
 800fd2e:	2800      	cmp	r0, #0
 800fd30:	d0f1      	beq.n	800fd16 <_sungetc_r+0x26>
 800fd32:	e7e1      	b.n	800fcf8 <_sungetc_r+0x8>
 800fd34:	6921      	ldr	r1, [r4, #16]
 800fd36:	6823      	ldr	r3, [r4, #0]
 800fd38:	b151      	cbz	r1, 800fd50 <_sungetc_r+0x60>
 800fd3a:	4299      	cmp	r1, r3
 800fd3c:	d208      	bcs.n	800fd50 <_sungetc_r+0x60>
 800fd3e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800fd42:	42a9      	cmp	r1, r5
 800fd44:	d104      	bne.n	800fd50 <_sungetc_r+0x60>
 800fd46:	3b01      	subs	r3, #1
 800fd48:	3201      	adds	r2, #1
 800fd4a:	6023      	str	r3, [r4, #0]
 800fd4c:	6062      	str	r2, [r4, #4]
 800fd4e:	e7d5      	b.n	800fcfc <_sungetc_r+0xc>
 800fd50:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800fd54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd58:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd5a:	2303      	movs	r3, #3
 800fd5c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800fd5e:	4623      	mov	r3, r4
 800fd60:	f803 5f46 	strb.w	r5, [r3, #70]!
 800fd64:	6023      	str	r3, [r4, #0]
 800fd66:	2301      	movs	r3, #1
 800fd68:	e7dc      	b.n	800fd24 <_sungetc_r+0x34>

0800fd6a <__ssrefill_r>:
 800fd6a:	b510      	push	{r4, lr}
 800fd6c:	460c      	mov	r4, r1
 800fd6e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800fd70:	b169      	cbz	r1, 800fd8e <__ssrefill_r+0x24>
 800fd72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd76:	4299      	cmp	r1, r3
 800fd78:	d001      	beq.n	800fd7e <__ssrefill_r+0x14>
 800fd7a:	f7ff fa77 	bl	800f26c <_free_r>
 800fd7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd80:	6063      	str	r3, [r4, #4]
 800fd82:	2000      	movs	r0, #0
 800fd84:	6360      	str	r0, [r4, #52]	@ 0x34
 800fd86:	b113      	cbz	r3, 800fd8e <__ssrefill_r+0x24>
 800fd88:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800fd8a:	6023      	str	r3, [r4, #0]
 800fd8c:	bd10      	pop	{r4, pc}
 800fd8e:	6923      	ldr	r3, [r4, #16]
 800fd90:	6023      	str	r3, [r4, #0]
 800fd92:	2300      	movs	r3, #0
 800fd94:	6063      	str	r3, [r4, #4]
 800fd96:	89a3      	ldrh	r3, [r4, #12]
 800fd98:	f043 0320 	orr.w	r3, r3, #32
 800fd9c:	81a3      	strh	r3, [r4, #12]
 800fd9e:	f04f 30ff 	mov.w	r0, #4294967295
 800fda2:	e7f3      	b.n	800fd8c <__ssrefill_r+0x22>

0800fda4 <__ssvfiscanf_r>:
 800fda4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fda8:	460c      	mov	r4, r1
 800fdaa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800fdae:	2100      	movs	r1, #0
 800fdb0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800fdb4:	49a6      	ldr	r1, [pc, #664]	@ (8010050 <__ssvfiscanf_r+0x2ac>)
 800fdb6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800fdb8:	f10d 0804 	add.w	r8, sp, #4
 800fdbc:	49a5      	ldr	r1, [pc, #660]	@ (8010054 <__ssvfiscanf_r+0x2b0>)
 800fdbe:	4fa6      	ldr	r7, [pc, #664]	@ (8010058 <__ssvfiscanf_r+0x2b4>)
 800fdc0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800fdc4:	4606      	mov	r6, r0
 800fdc6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800fdc8:	9300      	str	r3, [sp, #0]
 800fdca:	f892 9000 	ldrb.w	r9, [r2]
 800fdce:	f1b9 0f00 	cmp.w	r9, #0
 800fdd2:	f000 8158 	beq.w	8010086 <__ssvfiscanf_r+0x2e2>
 800fdd6:	f817 3009 	ldrb.w	r3, [r7, r9]
 800fdda:	f013 0308 	ands.w	r3, r3, #8
 800fdde:	f102 0501 	add.w	r5, r2, #1
 800fde2:	d019      	beq.n	800fe18 <__ssvfiscanf_r+0x74>
 800fde4:	6863      	ldr	r3, [r4, #4]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	dd0f      	ble.n	800fe0a <__ssvfiscanf_r+0x66>
 800fdea:	6823      	ldr	r3, [r4, #0]
 800fdec:	781a      	ldrb	r2, [r3, #0]
 800fdee:	5cba      	ldrb	r2, [r7, r2]
 800fdf0:	0712      	lsls	r2, r2, #28
 800fdf2:	d401      	bmi.n	800fdf8 <__ssvfiscanf_r+0x54>
 800fdf4:	462a      	mov	r2, r5
 800fdf6:	e7e8      	b.n	800fdca <__ssvfiscanf_r+0x26>
 800fdf8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800fdfa:	3201      	adds	r2, #1
 800fdfc:	9245      	str	r2, [sp, #276]	@ 0x114
 800fdfe:	6862      	ldr	r2, [r4, #4]
 800fe00:	3301      	adds	r3, #1
 800fe02:	3a01      	subs	r2, #1
 800fe04:	6062      	str	r2, [r4, #4]
 800fe06:	6023      	str	r3, [r4, #0]
 800fe08:	e7ec      	b.n	800fde4 <__ssvfiscanf_r+0x40>
 800fe0a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800fe0c:	4621      	mov	r1, r4
 800fe0e:	4630      	mov	r0, r6
 800fe10:	4798      	blx	r3
 800fe12:	2800      	cmp	r0, #0
 800fe14:	d0e9      	beq.n	800fdea <__ssvfiscanf_r+0x46>
 800fe16:	e7ed      	b.n	800fdf4 <__ssvfiscanf_r+0x50>
 800fe18:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800fe1c:	f040 8085 	bne.w	800ff2a <__ssvfiscanf_r+0x186>
 800fe20:	9341      	str	r3, [sp, #260]	@ 0x104
 800fe22:	9343      	str	r3, [sp, #268]	@ 0x10c
 800fe24:	7853      	ldrb	r3, [r2, #1]
 800fe26:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe28:	bf02      	ittt	eq
 800fe2a:	2310      	moveq	r3, #16
 800fe2c:	1c95      	addeq	r5, r2, #2
 800fe2e:	9341      	streq	r3, [sp, #260]	@ 0x104
 800fe30:	220a      	movs	r2, #10
 800fe32:	46aa      	mov	sl, r5
 800fe34:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800fe38:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800fe3c:	2b09      	cmp	r3, #9
 800fe3e:	d91e      	bls.n	800fe7e <__ssvfiscanf_r+0xda>
 800fe40:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801005c <__ssvfiscanf_r+0x2b8>
 800fe44:	2203      	movs	r2, #3
 800fe46:	4658      	mov	r0, fp
 800fe48:	f7f0 fa4a 	bl	80002e0 <memchr>
 800fe4c:	b138      	cbz	r0, 800fe5e <__ssvfiscanf_r+0xba>
 800fe4e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800fe50:	eba0 000b 	sub.w	r0, r0, fp
 800fe54:	2301      	movs	r3, #1
 800fe56:	4083      	lsls	r3, r0
 800fe58:	4313      	orrs	r3, r2
 800fe5a:	9341      	str	r3, [sp, #260]	@ 0x104
 800fe5c:	4655      	mov	r5, sl
 800fe5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800fe62:	2b78      	cmp	r3, #120	@ 0x78
 800fe64:	d806      	bhi.n	800fe74 <__ssvfiscanf_r+0xd0>
 800fe66:	2b57      	cmp	r3, #87	@ 0x57
 800fe68:	d810      	bhi.n	800fe8c <__ssvfiscanf_r+0xe8>
 800fe6a:	2b25      	cmp	r3, #37	@ 0x25
 800fe6c:	d05d      	beq.n	800ff2a <__ssvfiscanf_r+0x186>
 800fe6e:	d857      	bhi.n	800ff20 <__ssvfiscanf_r+0x17c>
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d075      	beq.n	800ff60 <__ssvfiscanf_r+0x1bc>
 800fe74:	2303      	movs	r3, #3
 800fe76:	9347      	str	r3, [sp, #284]	@ 0x11c
 800fe78:	230a      	movs	r3, #10
 800fe7a:	9342      	str	r3, [sp, #264]	@ 0x108
 800fe7c:	e088      	b.n	800ff90 <__ssvfiscanf_r+0x1ec>
 800fe7e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800fe80:	fb02 1103 	mla	r1, r2, r3, r1
 800fe84:	3930      	subs	r1, #48	@ 0x30
 800fe86:	9143      	str	r1, [sp, #268]	@ 0x10c
 800fe88:	4655      	mov	r5, sl
 800fe8a:	e7d2      	b.n	800fe32 <__ssvfiscanf_r+0x8e>
 800fe8c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800fe90:	2a20      	cmp	r2, #32
 800fe92:	d8ef      	bhi.n	800fe74 <__ssvfiscanf_r+0xd0>
 800fe94:	a101      	add	r1, pc, #4	@ (adr r1, 800fe9c <__ssvfiscanf_r+0xf8>)
 800fe96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800fe9a:	bf00      	nop
 800fe9c:	0800ff6f 	.word	0x0800ff6f
 800fea0:	0800fe75 	.word	0x0800fe75
 800fea4:	0800fe75 	.word	0x0800fe75
 800fea8:	0800ffc9 	.word	0x0800ffc9
 800feac:	0800fe75 	.word	0x0800fe75
 800feb0:	0800fe75 	.word	0x0800fe75
 800feb4:	0800fe75 	.word	0x0800fe75
 800feb8:	0800fe75 	.word	0x0800fe75
 800febc:	0800fe75 	.word	0x0800fe75
 800fec0:	0800fe75 	.word	0x0800fe75
 800fec4:	0800fe75 	.word	0x0800fe75
 800fec8:	0800ffdf 	.word	0x0800ffdf
 800fecc:	0800ffc5 	.word	0x0800ffc5
 800fed0:	0800ff27 	.word	0x0800ff27
 800fed4:	0800ff27 	.word	0x0800ff27
 800fed8:	0800ff27 	.word	0x0800ff27
 800fedc:	0800fe75 	.word	0x0800fe75
 800fee0:	0800ff81 	.word	0x0800ff81
 800fee4:	0800fe75 	.word	0x0800fe75
 800fee8:	0800fe75 	.word	0x0800fe75
 800feec:	0800fe75 	.word	0x0800fe75
 800fef0:	0800fe75 	.word	0x0800fe75
 800fef4:	0800ffef 	.word	0x0800ffef
 800fef8:	0800ff89 	.word	0x0800ff89
 800fefc:	0800ff67 	.word	0x0800ff67
 800ff00:	0800fe75 	.word	0x0800fe75
 800ff04:	0800fe75 	.word	0x0800fe75
 800ff08:	0800ffeb 	.word	0x0800ffeb
 800ff0c:	0800fe75 	.word	0x0800fe75
 800ff10:	0800ffc5 	.word	0x0800ffc5
 800ff14:	0800fe75 	.word	0x0800fe75
 800ff18:	0800fe75 	.word	0x0800fe75
 800ff1c:	0800ff6f 	.word	0x0800ff6f
 800ff20:	3b45      	subs	r3, #69	@ 0x45
 800ff22:	2b02      	cmp	r3, #2
 800ff24:	d8a6      	bhi.n	800fe74 <__ssvfiscanf_r+0xd0>
 800ff26:	2305      	movs	r3, #5
 800ff28:	e031      	b.n	800ff8e <__ssvfiscanf_r+0x1ea>
 800ff2a:	6863      	ldr	r3, [r4, #4]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	dd0d      	ble.n	800ff4c <__ssvfiscanf_r+0x1a8>
 800ff30:	6823      	ldr	r3, [r4, #0]
 800ff32:	781a      	ldrb	r2, [r3, #0]
 800ff34:	454a      	cmp	r2, r9
 800ff36:	f040 80a6 	bne.w	8010086 <__ssvfiscanf_r+0x2e2>
 800ff3a:	3301      	adds	r3, #1
 800ff3c:	6862      	ldr	r2, [r4, #4]
 800ff3e:	6023      	str	r3, [r4, #0]
 800ff40:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800ff42:	3a01      	subs	r2, #1
 800ff44:	3301      	adds	r3, #1
 800ff46:	6062      	str	r2, [r4, #4]
 800ff48:	9345      	str	r3, [sp, #276]	@ 0x114
 800ff4a:	e753      	b.n	800fdf4 <__ssvfiscanf_r+0x50>
 800ff4c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ff4e:	4621      	mov	r1, r4
 800ff50:	4630      	mov	r0, r6
 800ff52:	4798      	blx	r3
 800ff54:	2800      	cmp	r0, #0
 800ff56:	d0eb      	beq.n	800ff30 <__ssvfiscanf_r+0x18c>
 800ff58:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ff5a:	2800      	cmp	r0, #0
 800ff5c:	f040 808b 	bne.w	8010076 <__ssvfiscanf_r+0x2d2>
 800ff60:	f04f 30ff 	mov.w	r0, #4294967295
 800ff64:	e08b      	b.n	801007e <__ssvfiscanf_r+0x2da>
 800ff66:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ff68:	f042 0220 	orr.w	r2, r2, #32
 800ff6c:	9241      	str	r2, [sp, #260]	@ 0x104
 800ff6e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ff70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ff74:	9241      	str	r2, [sp, #260]	@ 0x104
 800ff76:	2210      	movs	r2, #16
 800ff78:	2b6e      	cmp	r3, #110	@ 0x6e
 800ff7a:	9242      	str	r2, [sp, #264]	@ 0x108
 800ff7c:	d902      	bls.n	800ff84 <__ssvfiscanf_r+0x1e0>
 800ff7e:	e005      	b.n	800ff8c <__ssvfiscanf_r+0x1e8>
 800ff80:	2300      	movs	r3, #0
 800ff82:	9342      	str	r3, [sp, #264]	@ 0x108
 800ff84:	2303      	movs	r3, #3
 800ff86:	e002      	b.n	800ff8e <__ssvfiscanf_r+0x1ea>
 800ff88:	2308      	movs	r3, #8
 800ff8a:	9342      	str	r3, [sp, #264]	@ 0x108
 800ff8c:	2304      	movs	r3, #4
 800ff8e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ff90:	6863      	ldr	r3, [r4, #4]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	dd39      	ble.n	801000a <__ssvfiscanf_r+0x266>
 800ff96:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ff98:	0659      	lsls	r1, r3, #25
 800ff9a:	d404      	bmi.n	800ffa6 <__ssvfiscanf_r+0x202>
 800ff9c:	6823      	ldr	r3, [r4, #0]
 800ff9e:	781a      	ldrb	r2, [r3, #0]
 800ffa0:	5cba      	ldrb	r2, [r7, r2]
 800ffa2:	0712      	lsls	r2, r2, #28
 800ffa4:	d438      	bmi.n	8010018 <__ssvfiscanf_r+0x274>
 800ffa6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800ffa8:	2b02      	cmp	r3, #2
 800ffaa:	dc47      	bgt.n	801003c <__ssvfiscanf_r+0x298>
 800ffac:	466b      	mov	r3, sp
 800ffae:	4622      	mov	r2, r4
 800ffb0:	a941      	add	r1, sp, #260	@ 0x104
 800ffb2:	4630      	mov	r0, r6
 800ffb4:	f000 f9ae 	bl	8010314 <_scanf_chars>
 800ffb8:	2801      	cmp	r0, #1
 800ffba:	d064      	beq.n	8010086 <__ssvfiscanf_r+0x2e2>
 800ffbc:	2802      	cmp	r0, #2
 800ffbe:	f47f af19 	bne.w	800fdf4 <__ssvfiscanf_r+0x50>
 800ffc2:	e7c9      	b.n	800ff58 <__ssvfiscanf_r+0x1b4>
 800ffc4:	220a      	movs	r2, #10
 800ffc6:	e7d7      	b.n	800ff78 <__ssvfiscanf_r+0x1d4>
 800ffc8:	4629      	mov	r1, r5
 800ffca:	4640      	mov	r0, r8
 800ffcc:	f000 fbfe 	bl	80107cc <__sccl>
 800ffd0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ffd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ffd6:	9341      	str	r3, [sp, #260]	@ 0x104
 800ffd8:	4605      	mov	r5, r0
 800ffda:	2301      	movs	r3, #1
 800ffdc:	e7d7      	b.n	800ff8e <__ssvfiscanf_r+0x1ea>
 800ffde:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ffe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ffe4:	9341      	str	r3, [sp, #260]	@ 0x104
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	e7d1      	b.n	800ff8e <__ssvfiscanf_r+0x1ea>
 800ffea:	2302      	movs	r3, #2
 800ffec:	e7cf      	b.n	800ff8e <__ssvfiscanf_r+0x1ea>
 800ffee:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800fff0:	06c3      	lsls	r3, r0, #27
 800fff2:	f53f aeff 	bmi.w	800fdf4 <__ssvfiscanf_r+0x50>
 800fff6:	9b00      	ldr	r3, [sp, #0]
 800fff8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800fffa:	1d19      	adds	r1, r3, #4
 800fffc:	9100      	str	r1, [sp, #0]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	07c0      	lsls	r0, r0, #31
 8010002:	bf4c      	ite	mi
 8010004:	801a      	strhmi	r2, [r3, #0]
 8010006:	601a      	strpl	r2, [r3, #0]
 8010008:	e6f4      	b.n	800fdf4 <__ssvfiscanf_r+0x50>
 801000a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801000c:	4621      	mov	r1, r4
 801000e:	4630      	mov	r0, r6
 8010010:	4798      	blx	r3
 8010012:	2800      	cmp	r0, #0
 8010014:	d0bf      	beq.n	800ff96 <__ssvfiscanf_r+0x1f2>
 8010016:	e79f      	b.n	800ff58 <__ssvfiscanf_r+0x1b4>
 8010018:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801001a:	3201      	adds	r2, #1
 801001c:	9245      	str	r2, [sp, #276]	@ 0x114
 801001e:	6862      	ldr	r2, [r4, #4]
 8010020:	3a01      	subs	r2, #1
 8010022:	2a00      	cmp	r2, #0
 8010024:	6062      	str	r2, [r4, #4]
 8010026:	dd02      	ble.n	801002e <__ssvfiscanf_r+0x28a>
 8010028:	3301      	adds	r3, #1
 801002a:	6023      	str	r3, [r4, #0]
 801002c:	e7b6      	b.n	800ff9c <__ssvfiscanf_r+0x1f8>
 801002e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010030:	4621      	mov	r1, r4
 8010032:	4630      	mov	r0, r6
 8010034:	4798      	blx	r3
 8010036:	2800      	cmp	r0, #0
 8010038:	d0b0      	beq.n	800ff9c <__ssvfiscanf_r+0x1f8>
 801003a:	e78d      	b.n	800ff58 <__ssvfiscanf_r+0x1b4>
 801003c:	2b04      	cmp	r3, #4
 801003e:	dc0f      	bgt.n	8010060 <__ssvfiscanf_r+0x2bc>
 8010040:	466b      	mov	r3, sp
 8010042:	4622      	mov	r2, r4
 8010044:	a941      	add	r1, sp, #260	@ 0x104
 8010046:	4630      	mov	r0, r6
 8010048:	f000 f9be 	bl	80103c8 <_scanf_i>
 801004c:	e7b4      	b.n	800ffb8 <__ssvfiscanf_r+0x214>
 801004e:	bf00      	nop
 8010050:	0800fcf1 	.word	0x0800fcf1
 8010054:	0800fd6b 	.word	0x0800fd6b
 8010058:	080110fd 	.word	0x080110fd
 801005c:	08011325 	.word	0x08011325
 8010060:	4b0a      	ldr	r3, [pc, #40]	@ (801008c <__ssvfiscanf_r+0x2e8>)
 8010062:	2b00      	cmp	r3, #0
 8010064:	f43f aec6 	beq.w	800fdf4 <__ssvfiscanf_r+0x50>
 8010068:	466b      	mov	r3, sp
 801006a:	4622      	mov	r2, r4
 801006c:	a941      	add	r1, sp, #260	@ 0x104
 801006e:	4630      	mov	r0, r6
 8010070:	f3af 8000 	nop.w
 8010074:	e7a0      	b.n	800ffb8 <__ssvfiscanf_r+0x214>
 8010076:	89a3      	ldrh	r3, [r4, #12]
 8010078:	065b      	lsls	r3, r3, #25
 801007a:	f53f af71 	bmi.w	800ff60 <__ssvfiscanf_r+0x1bc>
 801007e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8010082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010086:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010088:	e7f9      	b.n	801007e <__ssvfiscanf_r+0x2da>
 801008a:	bf00      	nop
 801008c:	00000000 	.word	0x00000000

08010090 <__sfputc_r>:
 8010090:	6893      	ldr	r3, [r2, #8]
 8010092:	3b01      	subs	r3, #1
 8010094:	2b00      	cmp	r3, #0
 8010096:	b410      	push	{r4}
 8010098:	6093      	str	r3, [r2, #8]
 801009a:	da08      	bge.n	80100ae <__sfputc_r+0x1e>
 801009c:	6994      	ldr	r4, [r2, #24]
 801009e:	42a3      	cmp	r3, r4
 80100a0:	db01      	blt.n	80100a6 <__sfputc_r+0x16>
 80100a2:	290a      	cmp	r1, #10
 80100a4:	d103      	bne.n	80100ae <__sfputc_r+0x1e>
 80100a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100aa:	f7fe b9ae 	b.w	800e40a <__swbuf_r>
 80100ae:	6813      	ldr	r3, [r2, #0]
 80100b0:	1c58      	adds	r0, r3, #1
 80100b2:	6010      	str	r0, [r2, #0]
 80100b4:	7019      	strb	r1, [r3, #0]
 80100b6:	4608      	mov	r0, r1
 80100b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100bc:	4770      	bx	lr

080100be <__sfputs_r>:
 80100be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100c0:	4606      	mov	r6, r0
 80100c2:	460f      	mov	r7, r1
 80100c4:	4614      	mov	r4, r2
 80100c6:	18d5      	adds	r5, r2, r3
 80100c8:	42ac      	cmp	r4, r5
 80100ca:	d101      	bne.n	80100d0 <__sfputs_r+0x12>
 80100cc:	2000      	movs	r0, #0
 80100ce:	e007      	b.n	80100e0 <__sfputs_r+0x22>
 80100d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100d4:	463a      	mov	r2, r7
 80100d6:	4630      	mov	r0, r6
 80100d8:	f7ff ffda 	bl	8010090 <__sfputc_r>
 80100dc:	1c43      	adds	r3, r0, #1
 80100de:	d1f3      	bne.n	80100c8 <__sfputs_r+0xa>
 80100e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080100e4 <_vfiprintf_r>:
 80100e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100e8:	460d      	mov	r5, r1
 80100ea:	b09d      	sub	sp, #116	@ 0x74
 80100ec:	4614      	mov	r4, r2
 80100ee:	4698      	mov	r8, r3
 80100f0:	4606      	mov	r6, r0
 80100f2:	b118      	cbz	r0, 80100fc <_vfiprintf_r+0x18>
 80100f4:	6a03      	ldr	r3, [r0, #32]
 80100f6:	b90b      	cbnz	r3, 80100fc <_vfiprintf_r+0x18>
 80100f8:	f7fe f818 	bl	800e12c <__sinit>
 80100fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80100fe:	07d9      	lsls	r1, r3, #31
 8010100:	d405      	bmi.n	801010e <_vfiprintf_r+0x2a>
 8010102:	89ab      	ldrh	r3, [r5, #12]
 8010104:	059a      	lsls	r2, r3, #22
 8010106:	d402      	bmi.n	801010e <_vfiprintf_r+0x2a>
 8010108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801010a:	f7fe fab6 	bl	800e67a <__retarget_lock_acquire_recursive>
 801010e:	89ab      	ldrh	r3, [r5, #12]
 8010110:	071b      	lsls	r3, r3, #28
 8010112:	d501      	bpl.n	8010118 <_vfiprintf_r+0x34>
 8010114:	692b      	ldr	r3, [r5, #16]
 8010116:	b99b      	cbnz	r3, 8010140 <_vfiprintf_r+0x5c>
 8010118:	4629      	mov	r1, r5
 801011a:	4630      	mov	r0, r6
 801011c:	f7fe f9b4 	bl	800e488 <__swsetup_r>
 8010120:	b170      	cbz	r0, 8010140 <_vfiprintf_r+0x5c>
 8010122:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010124:	07dc      	lsls	r4, r3, #31
 8010126:	d504      	bpl.n	8010132 <_vfiprintf_r+0x4e>
 8010128:	f04f 30ff 	mov.w	r0, #4294967295
 801012c:	b01d      	add	sp, #116	@ 0x74
 801012e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010132:	89ab      	ldrh	r3, [r5, #12]
 8010134:	0598      	lsls	r0, r3, #22
 8010136:	d4f7      	bmi.n	8010128 <_vfiprintf_r+0x44>
 8010138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801013a:	f7fe fa9f 	bl	800e67c <__retarget_lock_release_recursive>
 801013e:	e7f3      	b.n	8010128 <_vfiprintf_r+0x44>
 8010140:	2300      	movs	r3, #0
 8010142:	9309      	str	r3, [sp, #36]	@ 0x24
 8010144:	2320      	movs	r3, #32
 8010146:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801014a:	f8cd 800c 	str.w	r8, [sp, #12]
 801014e:	2330      	movs	r3, #48	@ 0x30
 8010150:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010300 <_vfiprintf_r+0x21c>
 8010154:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010158:	f04f 0901 	mov.w	r9, #1
 801015c:	4623      	mov	r3, r4
 801015e:	469a      	mov	sl, r3
 8010160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010164:	b10a      	cbz	r2, 801016a <_vfiprintf_r+0x86>
 8010166:	2a25      	cmp	r2, #37	@ 0x25
 8010168:	d1f9      	bne.n	801015e <_vfiprintf_r+0x7a>
 801016a:	ebba 0b04 	subs.w	fp, sl, r4
 801016e:	d00b      	beq.n	8010188 <_vfiprintf_r+0xa4>
 8010170:	465b      	mov	r3, fp
 8010172:	4622      	mov	r2, r4
 8010174:	4629      	mov	r1, r5
 8010176:	4630      	mov	r0, r6
 8010178:	f7ff ffa1 	bl	80100be <__sfputs_r>
 801017c:	3001      	adds	r0, #1
 801017e:	f000 80a7 	beq.w	80102d0 <_vfiprintf_r+0x1ec>
 8010182:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010184:	445a      	add	r2, fp
 8010186:	9209      	str	r2, [sp, #36]	@ 0x24
 8010188:	f89a 3000 	ldrb.w	r3, [sl]
 801018c:	2b00      	cmp	r3, #0
 801018e:	f000 809f 	beq.w	80102d0 <_vfiprintf_r+0x1ec>
 8010192:	2300      	movs	r3, #0
 8010194:	f04f 32ff 	mov.w	r2, #4294967295
 8010198:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801019c:	f10a 0a01 	add.w	sl, sl, #1
 80101a0:	9304      	str	r3, [sp, #16]
 80101a2:	9307      	str	r3, [sp, #28]
 80101a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80101a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80101aa:	4654      	mov	r4, sl
 80101ac:	2205      	movs	r2, #5
 80101ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101b2:	4853      	ldr	r0, [pc, #332]	@ (8010300 <_vfiprintf_r+0x21c>)
 80101b4:	f7f0 f894 	bl	80002e0 <memchr>
 80101b8:	9a04      	ldr	r2, [sp, #16]
 80101ba:	b9d8      	cbnz	r0, 80101f4 <_vfiprintf_r+0x110>
 80101bc:	06d1      	lsls	r1, r2, #27
 80101be:	bf44      	itt	mi
 80101c0:	2320      	movmi	r3, #32
 80101c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101c6:	0713      	lsls	r3, r2, #28
 80101c8:	bf44      	itt	mi
 80101ca:	232b      	movmi	r3, #43	@ 0x2b
 80101cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101d0:	f89a 3000 	ldrb.w	r3, [sl]
 80101d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80101d6:	d015      	beq.n	8010204 <_vfiprintf_r+0x120>
 80101d8:	9a07      	ldr	r2, [sp, #28]
 80101da:	4654      	mov	r4, sl
 80101dc:	2000      	movs	r0, #0
 80101de:	f04f 0c0a 	mov.w	ip, #10
 80101e2:	4621      	mov	r1, r4
 80101e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101e8:	3b30      	subs	r3, #48	@ 0x30
 80101ea:	2b09      	cmp	r3, #9
 80101ec:	d94b      	bls.n	8010286 <_vfiprintf_r+0x1a2>
 80101ee:	b1b0      	cbz	r0, 801021e <_vfiprintf_r+0x13a>
 80101f0:	9207      	str	r2, [sp, #28]
 80101f2:	e014      	b.n	801021e <_vfiprintf_r+0x13a>
 80101f4:	eba0 0308 	sub.w	r3, r0, r8
 80101f8:	fa09 f303 	lsl.w	r3, r9, r3
 80101fc:	4313      	orrs	r3, r2
 80101fe:	9304      	str	r3, [sp, #16]
 8010200:	46a2      	mov	sl, r4
 8010202:	e7d2      	b.n	80101aa <_vfiprintf_r+0xc6>
 8010204:	9b03      	ldr	r3, [sp, #12]
 8010206:	1d19      	adds	r1, r3, #4
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	9103      	str	r1, [sp, #12]
 801020c:	2b00      	cmp	r3, #0
 801020e:	bfbb      	ittet	lt
 8010210:	425b      	neglt	r3, r3
 8010212:	f042 0202 	orrlt.w	r2, r2, #2
 8010216:	9307      	strge	r3, [sp, #28]
 8010218:	9307      	strlt	r3, [sp, #28]
 801021a:	bfb8      	it	lt
 801021c:	9204      	strlt	r2, [sp, #16]
 801021e:	7823      	ldrb	r3, [r4, #0]
 8010220:	2b2e      	cmp	r3, #46	@ 0x2e
 8010222:	d10a      	bne.n	801023a <_vfiprintf_r+0x156>
 8010224:	7863      	ldrb	r3, [r4, #1]
 8010226:	2b2a      	cmp	r3, #42	@ 0x2a
 8010228:	d132      	bne.n	8010290 <_vfiprintf_r+0x1ac>
 801022a:	9b03      	ldr	r3, [sp, #12]
 801022c:	1d1a      	adds	r2, r3, #4
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	9203      	str	r2, [sp, #12]
 8010232:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010236:	3402      	adds	r4, #2
 8010238:	9305      	str	r3, [sp, #20]
 801023a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010310 <_vfiprintf_r+0x22c>
 801023e:	7821      	ldrb	r1, [r4, #0]
 8010240:	2203      	movs	r2, #3
 8010242:	4650      	mov	r0, sl
 8010244:	f7f0 f84c 	bl	80002e0 <memchr>
 8010248:	b138      	cbz	r0, 801025a <_vfiprintf_r+0x176>
 801024a:	9b04      	ldr	r3, [sp, #16]
 801024c:	eba0 000a 	sub.w	r0, r0, sl
 8010250:	2240      	movs	r2, #64	@ 0x40
 8010252:	4082      	lsls	r2, r0
 8010254:	4313      	orrs	r3, r2
 8010256:	3401      	adds	r4, #1
 8010258:	9304      	str	r3, [sp, #16]
 801025a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801025e:	4829      	ldr	r0, [pc, #164]	@ (8010304 <_vfiprintf_r+0x220>)
 8010260:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010264:	2206      	movs	r2, #6
 8010266:	f7f0 f83b 	bl	80002e0 <memchr>
 801026a:	2800      	cmp	r0, #0
 801026c:	d03f      	beq.n	80102ee <_vfiprintf_r+0x20a>
 801026e:	4b26      	ldr	r3, [pc, #152]	@ (8010308 <_vfiprintf_r+0x224>)
 8010270:	bb1b      	cbnz	r3, 80102ba <_vfiprintf_r+0x1d6>
 8010272:	9b03      	ldr	r3, [sp, #12]
 8010274:	3307      	adds	r3, #7
 8010276:	f023 0307 	bic.w	r3, r3, #7
 801027a:	3308      	adds	r3, #8
 801027c:	9303      	str	r3, [sp, #12]
 801027e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010280:	443b      	add	r3, r7
 8010282:	9309      	str	r3, [sp, #36]	@ 0x24
 8010284:	e76a      	b.n	801015c <_vfiprintf_r+0x78>
 8010286:	fb0c 3202 	mla	r2, ip, r2, r3
 801028a:	460c      	mov	r4, r1
 801028c:	2001      	movs	r0, #1
 801028e:	e7a8      	b.n	80101e2 <_vfiprintf_r+0xfe>
 8010290:	2300      	movs	r3, #0
 8010292:	3401      	adds	r4, #1
 8010294:	9305      	str	r3, [sp, #20]
 8010296:	4619      	mov	r1, r3
 8010298:	f04f 0c0a 	mov.w	ip, #10
 801029c:	4620      	mov	r0, r4
 801029e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80102a2:	3a30      	subs	r2, #48	@ 0x30
 80102a4:	2a09      	cmp	r2, #9
 80102a6:	d903      	bls.n	80102b0 <_vfiprintf_r+0x1cc>
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d0c6      	beq.n	801023a <_vfiprintf_r+0x156>
 80102ac:	9105      	str	r1, [sp, #20]
 80102ae:	e7c4      	b.n	801023a <_vfiprintf_r+0x156>
 80102b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80102b4:	4604      	mov	r4, r0
 80102b6:	2301      	movs	r3, #1
 80102b8:	e7f0      	b.n	801029c <_vfiprintf_r+0x1b8>
 80102ba:	ab03      	add	r3, sp, #12
 80102bc:	9300      	str	r3, [sp, #0]
 80102be:	462a      	mov	r2, r5
 80102c0:	4b12      	ldr	r3, [pc, #72]	@ (801030c <_vfiprintf_r+0x228>)
 80102c2:	a904      	add	r1, sp, #16
 80102c4:	4630      	mov	r0, r6
 80102c6:	f7fd faff 	bl	800d8c8 <_printf_float>
 80102ca:	4607      	mov	r7, r0
 80102cc:	1c78      	adds	r0, r7, #1
 80102ce:	d1d6      	bne.n	801027e <_vfiprintf_r+0x19a>
 80102d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80102d2:	07d9      	lsls	r1, r3, #31
 80102d4:	d405      	bmi.n	80102e2 <_vfiprintf_r+0x1fe>
 80102d6:	89ab      	ldrh	r3, [r5, #12]
 80102d8:	059a      	lsls	r2, r3, #22
 80102da:	d402      	bmi.n	80102e2 <_vfiprintf_r+0x1fe>
 80102dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80102de:	f7fe f9cd 	bl	800e67c <__retarget_lock_release_recursive>
 80102e2:	89ab      	ldrh	r3, [r5, #12]
 80102e4:	065b      	lsls	r3, r3, #25
 80102e6:	f53f af1f 	bmi.w	8010128 <_vfiprintf_r+0x44>
 80102ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80102ec:	e71e      	b.n	801012c <_vfiprintf_r+0x48>
 80102ee:	ab03      	add	r3, sp, #12
 80102f0:	9300      	str	r3, [sp, #0]
 80102f2:	462a      	mov	r2, r5
 80102f4:	4b05      	ldr	r3, [pc, #20]	@ (801030c <_vfiprintf_r+0x228>)
 80102f6:	a904      	add	r1, sp, #16
 80102f8:	4630      	mov	r0, r6
 80102fa:	f7fd fd6d 	bl	800ddd8 <_printf_i>
 80102fe:	e7e4      	b.n	80102ca <_vfiprintf_r+0x1e6>
 8010300:	0801131f 	.word	0x0801131f
 8010304:	08011329 	.word	0x08011329
 8010308:	0800d8c9 	.word	0x0800d8c9
 801030c:	080100bf 	.word	0x080100bf
 8010310:	08011325 	.word	0x08011325

08010314 <_scanf_chars>:
 8010314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010318:	4615      	mov	r5, r2
 801031a:	688a      	ldr	r2, [r1, #8]
 801031c:	4680      	mov	r8, r0
 801031e:	460c      	mov	r4, r1
 8010320:	b932      	cbnz	r2, 8010330 <_scanf_chars+0x1c>
 8010322:	698a      	ldr	r2, [r1, #24]
 8010324:	2a00      	cmp	r2, #0
 8010326:	bf14      	ite	ne
 8010328:	f04f 32ff 	movne.w	r2, #4294967295
 801032c:	2201      	moveq	r2, #1
 801032e:	608a      	str	r2, [r1, #8]
 8010330:	6822      	ldr	r2, [r4, #0]
 8010332:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80103c4 <_scanf_chars+0xb0>
 8010336:	06d1      	lsls	r1, r2, #27
 8010338:	bf5f      	itttt	pl
 801033a:	681a      	ldrpl	r2, [r3, #0]
 801033c:	1d11      	addpl	r1, r2, #4
 801033e:	6019      	strpl	r1, [r3, #0]
 8010340:	6816      	ldrpl	r6, [r2, #0]
 8010342:	2700      	movs	r7, #0
 8010344:	69a0      	ldr	r0, [r4, #24]
 8010346:	b188      	cbz	r0, 801036c <_scanf_chars+0x58>
 8010348:	2801      	cmp	r0, #1
 801034a:	d107      	bne.n	801035c <_scanf_chars+0x48>
 801034c:	682b      	ldr	r3, [r5, #0]
 801034e:	781a      	ldrb	r2, [r3, #0]
 8010350:	6963      	ldr	r3, [r4, #20]
 8010352:	5c9b      	ldrb	r3, [r3, r2]
 8010354:	b953      	cbnz	r3, 801036c <_scanf_chars+0x58>
 8010356:	2f00      	cmp	r7, #0
 8010358:	d031      	beq.n	80103be <_scanf_chars+0xaa>
 801035a:	e022      	b.n	80103a2 <_scanf_chars+0x8e>
 801035c:	2802      	cmp	r0, #2
 801035e:	d120      	bne.n	80103a2 <_scanf_chars+0x8e>
 8010360:	682b      	ldr	r3, [r5, #0]
 8010362:	781b      	ldrb	r3, [r3, #0]
 8010364:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010368:	071b      	lsls	r3, r3, #28
 801036a:	d41a      	bmi.n	80103a2 <_scanf_chars+0x8e>
 801036c:	6823      	ldr	r3, [r4, #0]
 801036e:	06da      	lsls	r2, r3, #27
 8010370:	bf5e      	ittt	pl
 8010372:	682b      	ldrpl	r3, [r5, #0]
 8010374:	781b      	ldrbpl	r3, [r3, #0]
 8010376:	f806 3b01 	strbpl.w	r3, [r6], #1
 801037a:	682a      	ldr	r2, [r5, #0]
 801037c:	686b      	ldr	r3, [r5, #4]
 801037e:	3201      	adds	r2, #1
 8010380:	602a      	str	r2, [r5, #0]
 8010382:	68a2      	ldr	r2, [r4, #8]
 8010384:	3b01      	subs	r3, #1
 8010386:	3a01      	subs	r2, #1
 8010388:	606b      	str	r3, [r5, #4]
 801038a:	3701      	adds	r7, #1
 801038c:	60a2      	str	r2, [r4, #8]
 801038e:	b142      	cbz	r2, 80103a2 <_scanf_chars+0x8e>
 8010390:	2b00      	cmp	r3, #0
 8010392:	dcd7      	bgt.n	8010344 <_scanf_chars+0x30>
 8010394:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010398:	4629      	mov	r1, r5
 801039a:	4640      	mov	r0, r8
 801039c:	4798      	blx	r3
 801039e:	2800      	cmp	r0, #0
 80103a0:	d0d0      	beq.n	8010344 <_scanf_chars+0x30>
 80103a2:	6823      	ldr	r3, [r4, #0]
 80103a4:	f013 0310 	ands.w	r3, r3, #16
 80103a8:	d105      	bne.n	80103b6 <_scanf_chars+0xa2>
 80103aa:	68e2      	ldr	r2, [r4, #12]
 80103ac:	3201      	adds	r2, #1
 80103ae:	60e2      	str	r2, [r4, #12]
 80103b0:	69a2      	ldr	r2, [r4, #24]
 80103b2:	b102      	cbz	r2, 80103b6 <_scanf_chars+0xa2>
 80103b4:	7033      	strb	r3, [r6, #0]
 80103b6:	6923      	ldr	r3, [r4, #16]
 80103b8:	443b      	add	r3, r7
 80103ba:	6123      	str	r3, [r4, #16]
 80103bc:	2000      	movs	r0, #0
 80103be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103c2:	bf00      	nop
 80103c4:	080110fd 	.word	0x080110fd

080103c8 <_scanf_i>:
 80103c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103cc:	4698      	mov	r8, r3
 80103ce:	4b74      	ldr	r3, [pc, #464]	@ (80105a0 <_scanf_i+0x1d8>)
 80103d0:	460c      	mov	r4, r1
 80103d2:	4682      	mov	sl, r0
 80103d4:	4616      	mov	r6, r2
 80103d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80103da:	b087      	sub	sp, #28
 80103dc:	ab03      	add	r3, sp, #12
 80103de:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80103e2:	4b70      	ldr	r3, [pc, #448]	@ (80105a4 <_scanf_i+0x1dc>)
 80103e4:	69a1      	ldr	r1, [r4, #24]
 80103e6:	4a70      	ldr	r2, [pc, #448]	@ (80105a8 <_scanf_i+0x1e0>)
 80103e8:	2903      	cmp	r1, #3
 80103ea:	bf08      	it	eq
 80103ec:	461a      	moveq	r2, r3
 80103ee:	68a3      	ldr	r3, [r4, #8]
 80103f0:	9201      	str	r2, [sp, #4]
 80103f2:	1e5a      	subs	r2, r3, #1
 80103f4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80103f8:	bf88      	it	hi
 80103fa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80103fe:	4627      	mov	r7, r4
 8010400:	bf82      	ittt	hi
 8010402:	eb03 0905 	addhi.w	r9, r3, r5
 8010406:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801040a:	60a3      	strhi	r3, [r4, #8]
 801040c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010410:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010414:	bf98      	it	ls
 8010416:	f04f 0900 	movls.w	r9, #0
 801041a:	6023      	str	r3, [r4, #0]
 801041c:	463d      	mov	r5, r7
 801041e:	f04f 0b00 	mov.w	fp, #0
 8010422:	6831      	ldr	r1, [r6, #0]
 8010424:	ab03      	add	r3, sp, #12
 8010426:	7809      	ldrb	r1, [r1, #0]
 8010428:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801042c:	2202      	movs	r2, #2
 801042e:	f7ef ff57 	bl	80002e0 <memchr>
 8010432:	b328      	cbz	r0, 8010480 <_scanf_i+0xb8>
 8010434:	f1bb 0f01 	cmp.w	fp, #1
 8010438:	d159      	bne.n	80104ee <_scanf_i+0x126>
 801043a:	6862      	ldr	r2, [r4, #4]
 801043c:	b92a      	cbnz	r2, 801044a <_scanf_i+0x82>
 801043e:	6822      	ldr	r2, [r4, #0]
 8010440:	2108      	movs	r1, #8
 8010442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010446:	6061      	str	r1, [r4, #4]
 8010448:	6022      	str	r2, [r4, #0]
 801044a:	6822      	ldr	r2, [r4, #0]
 801044c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8010450:	6022      	str	r2, [r4, #0]
 8010452:	68a2      	ldr	r2, [r4, #8]
 8010454:	1e51      	subs	r1, r2, #1
 8010456:	60a1      	str	r1, [r4, #8]
 8010458:	b192      	cbz	r2, 8010480 <_scanf_i+0xb8>
 801045a:	6832      	ldr	r2, [r6, #0]
 801045c:	1c51      	adds	r1, r2, #1
 801045e:	6031      	str	r1, [r6, #0]
 8010460:	7812      	ldrb	r2, [r2, #0]
 8010462:	f805 2b01 	strb.w	r2, [r5], #1
 8010466:	6872      	ldr	r2, [r6, #4]
 8010468:	3a01      	subs	r2, #1
 801046a:	2a00      	cmp	r2, #0
 801046c:	6072      	str	r2, [r6, #4]
 801046e:	dc07      	bgt.n	8010480 <_scanf_i+0xb8>
 8010470:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8010474:	4631      	mov	r1, r6
 8010476:	4650      	mov	r0, sl
 8010478:	4790      	blx	r2
 801047a:	2800      	cmp	r0, #0
 801047c:	f040 8085 	bne.w	801058a <_scanf_i+0x1c2>
 8010480:	f10b 0b01 	add.w	fp, fp, #1
 8010484:	f1bb 0f03 	cmp.w	fp, #3
 8010488:	d1cb      	bne.n	8010422 <_scanf_i+0x5a>
 801048a:	6863      	ldr	r3, [r4, #4]
 801048c:	b90b      	cbnz	r3, 8010492 <_scanf_i+0xca>
 801048e:	230a      	movs	r3, #10
 8010490:	6063      	str	r3, [r4, #4]
 8010492:	6863      	ldr	r3, [r4, #4]
 8010494:	4945      	ldr	r1, [pc, #276]	@ (80105ac <_scanf_i+0x1e4>)
 8010496:	6960      	ldr	r0, [r4, #20]
 8010498:	1ac9      	subs	r1, r1, r3
 801049a:	f000 f997 	bl	80107cc <__sccl>
 801049e:	f04f 0b00 	mov.w	fp, #0
 80104a2:	68a3      	ldr	r3, [r4, #8]
 80104a4:	6822      	ldr	r2, [r4, #0]
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d03d      	beq.n	8010526 <_scanf_i+0x15e>
 80104aa:	6831      	ldr	r1, [r6, #0]
 80104ac:	6960      	ldr	r0, [r4, #20]
 80104ae:	f891 c000 	ldrb.w	ip, [r1]
 80104b2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80104b6:	2800      	cmp	r0, #0
 80104b8:	d035      	beq.n	8010526 <_scanf_i+0x15e>
 80104ba:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80104be:	d124      	bne.n	801050a <_scanf_i+0x142>
 80104c0:	0510      	lsls	r0, r2, #20
 80104c2:	d522      	bpl.n	801050a <_scanf_i+0x142>
 80104c4:	f10b 0b01 	add.w	fp, fp, #1
 80104c8:	f1b9 0f00 	cmp.w	r9, #0
 80104cc:	d003      	beq.n	80104d6 <_scanf_i+0x10e>
 80104ce:	3301      	adds	r3, #1
 80104d0:	f109 39ff 	add.w	r9, r9, #4294967295
 80104d4:	60a3      	str	r3, [r4, #8]
 80104d6:	6873      	ldr	r3, [r6, #4]
 80104d8:	3b01      	subs	r3, #1
 80104da:	2b00      	cmp	r3, #0
 80104dc:	6073      	str	r3, [r6, #4]
 80104de:	dd1b      	ble.n	8010518 <_scanf_i+0x150>
 80104e0:	6833      	ldr	r3, [r6, #0]
 80104e2:	3301      	adds	r3, #1
 80104e4:	6033      	str	r3, [r6, #0]
 80104e6:	68a3      	ldr	r3, [r4, #8]
 80104e8:	3b01      	subs	r3, #1
 80104ea:	60a3      	str	r3, [r4, #8]
 80104ec:	e7d9      	b.n	80104a2 <_scanf_i+0xda>
 80104ee:	f1bb 0f02 	cmp.w	fp, #2
 80104f2:	d1ae      	bne.n	8010452 <_scanf_i+0x8a>
 80104f4:	6822      	ldr	r2, [r4, #0]
 80104f6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80104fa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80104fe:	d1c4      	bne.n	801048a <_scanf_i+0xc2>
 8010500:	2110      	movs	r1, #16
 8010502:	6061      	str	r1, [r4, #4]
 8010504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010508:	e7a2      	b.n	8010450 <_scanf_i+0x88>
 801050a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801050e:	6022      	str	r2, [r4, #0]
 8010510:	780b      	ldrb	r3, [r1, #0]
 8010512:	f805 3b01 	strb.w	r3, [r5], #1
 8010516:	e7de      	b.n	80104d6 <_scanf_i+0x10e>
 8010518:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801051c:	4631      	mov	r1, r6
 801051e:	4650      	mov	r0, sl
 8010520:	4798      	blx	r3
 8010522:	2800      	cmp	r0, #0
 8010524:	d0df      	beq.n	80104e6 <_scanf_i+0x11e>
 8010526:	6823      	ldr	r3, [r4, #0]
 8010528:	05d9      	lsls	r1, r3, #23
 801052a:	d50d      	bpl.n	8010548 <_scanf_i+0x180>
 801052c:	42bd      	cmp	r5, r7
 801052e:	d909      	bls.n	8010544 <_scanf_i+0x17c>
 8010530:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010534:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010538:	4632      	mov	r2, r6
 801053a:	4650      	mov	r0, sl
 801053c:	4798      	blx	r3
 801053e:	f105 39ff 	add.w	r9, r5, #4294967295
 8010542:	464d      	mov	r5, r9
 8010544:	42bd      	cmp	r5, r7
 8010546:	d028      	beq.n	801059a <_scanf_i+0x1d2>
 8010548:	6822      	ldr	r2, [r4, #0]
 801054a:	f012 0210 	ands.w	r2, r2, #16
 801054e:	d113      	bne.n	8010578 <_scanf_i+0x1b0>
 8010550:	702a      	strb	r2, [r5, #0]
 8010552:	6863      	ldr	r3, [r4, #4]
 8010554:	9e01      	ldr	r6, [sp, #4]
 8010556:	4639      	mov	r1, r7
 8010558:	4650      	mov	r0, sl
 801055a:	47b0      	blx	r6
 801055c:	f8d8 3000 	ldr.w	r3, [r8]
 8010560:	6821      	ldr	r1, [r4, #0]
 8010562:	1d1a      	adds	r2, r3, #4
 8010564:	f8c8 2000 	str.w	r2, [r8]
 8010568:	f011 0f20 	tst.w	r1, #32
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	d00f      	beq.n	8010590 <_scanf_i+0x1c8>
 8010570:	6018      	str	r0, [r3, #0]
 8010572:	68e3      	ldr	r3, [r4, #12]
 8010574:	3301      	adds	r3, #1
 8010576:	60e3      	str	r3, [r4, #12]
 8010578:	6923      	ldr	r3, [r4, #16]
 801057a:	1bed      	subs	r5, r5, r7
 801057c:	445d      	add	r5, fp
 801057e:	442b      	add	r3, r5
 8010580:	6123      	str	r3, [r4, #16]
 8010582:	2000      	movs	r0, #0
 8010584:	b007      	add	sp, #28
 8010586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801058a:	f04f 0b00 	mov.w	fp, #0
 801058e:	e7ca      	b.n	8010526 <_scanf_i+0x15e>
 8010590:	07ca      	lsls	r2, r1, #31
 8010592:	bf4c      	ite	mi
 8010594:	8018      	strhmi	r0, [r3, #0]
 8010596:	6018      	strpl	r0, [r3, #0]
 8010598:	e7eb      	b.n	8010572 <_scanf_i+0x1aa>
 801059a:	2001      	movs	r0, #1
 801059c:	e7f2      	b.n	8010584 <_scanf_i+0x1bc>
 801059e:	bf00      	nop
 80105a0:	080110a4 	.word	0x080110a4
 80105a4:	08010a85 	.word	0x08010a85
 80105a8:	08010b65 	.word	0x08010b65
 80105ac:	08011340 	.word	0x08011340

080105b0 <__sflush_r>:
 80105b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80105b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105b8:	0716      	lsls	r6, r2, #28
 80105ba:	4605      	mov	r5, r0
 80105bc:	460c      	mov	r4, r1
 80105be:	d454      	bmi.n	801066a <__sflush_r+0xba>
 80105c0:	684b      	ldr	r3, [r1, #4]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	dc02      	bgt.n	80105cc <__sflush_r+0x1c>
 80105c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	dd48      	ble.n	801065e <__sflush_r+0xae>
 80105cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105ce:	2e00      	cmp	r6, #0
 80105d0:	d045      	beq.n	801065e <__sflush_r+0xae>
 80105d2:	2300      	movs	r3, #0
 80105d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80105d8:	682f      	ldr	r7, [r5, #0]
 80105da:	6a21      	ldr	r1, [r4, #32]
 80105dc:	602b      	str	r3, [r5, #0]
 80105de:	d030      	beq.n	8010642 <__sflush_r+0x92>
 80105e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80105e2:	89a3      	ldrh	r3, [r4, #12]
 80105e4:	0759      	lsls	r1, r3, #29
 80105e6:	d505      	bpl.n	80105f4 <__sflush_r+0x44>
 80105e8:	6863      	ldr	r3, [r4, #4]
 80105ea:	1ad2      	subs	r2, r2, r3
 80105ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80105ee:	b10b      	cbz	r3, 80105f4 <__sflush_r+0x44>
 80105f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80105f2:	1ad2      	subs	r2, r2, r3
 80105f4:	2300      	movs	r3, #0
 80105f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105f8:	6a21      	ldr	r1, [r4, #32]
 80105fa:	4628      	mov	r0, r5
 80105fc:	47b0      	blx	r6
 80105fe:	1c43      	adds	r3, r0, #1
 8010600:	89a3      	ldrh	r3, [r4, #12]
 8010602:	d106      	bne.n	8010612 <__sflush_r+0x62>
 8010604:	6829      	ldr	r1, [r5, #0]
 8010606:	291d      	cmp	r1, #29
 8010608:	d82b      	bhi.n	8010662 <__sflush_r+0xb2>
 801060a:	4a2a      	ldr	r2, [pc, #168]	@ (80106b4 <__sflush_r+0x104>)
 801060c:	40ca      	lsrs	r2, r1
 801060e:	07d6      	lsls	r6, r2, #31
 8010610:	d527      	bpl.n	8010662 <__sflush_r+0xb2>
 8010612:	2200      	movs	r2, #0
 8010614:	6062      	str	r2, [r4, #4]
 8010616:	04d9      	lsls	r1, r3, #19
 8010618:	6922      	ldr	r2, [r4, #16]
 801061a:	6022      	str	r2, [r4, #0]
 801061c:	d504      	bpl.n	8010628 <__sflush_r+0x78>
 801061e:	1c42      	adds	r2, r0, #1
 8010620:	d101      	bne.n	8010626 <__sflush_r+0x76>
 8010622:	682b      	ldr	r3, [r5, #0]
 8010624:	b903      	cbnz	r3, 8010628 <__sflush_r+0x78>
 8010626:	6560      	str	r0, [r4, #84]	@ 0x54
 8010628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801062a:	602f      	str	r7, [r5, #0]
 801062c:	b1b9      	cbz	r1, 801065e <__sflush_r+0xae>
 801062e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010632:	4299      	cmp	r1, r3
 8010634:	d002      	beq.n	801063c <__sflush_r+0x8c>
 8010636:	4628      	mov	r0, r5
 8010638:	f7fe fe18 	bl	800f26c <_free_r>
 801063c:	2300      	movs	r3, #0
 801063e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010640:	e00d      	b.n	801065e <__sflush_r+0xae>
 8010642:	2301      	movs	r3, #1
 8010644:	4628      	mov	r0, r5
 8010646:	47b0      	blx	r6
 8010648:	4602      	mov	r2, r0
 801064a:	1c50      	adds	r0, r2, #1
 801064c:	d1c9      	bne.n	80105e2 <__sflush_r+0x32>
 801064e:	682b      	ldr	r3, [r5, #0]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d0c6      	beq.n	80105e2 <__sflush_r+0x32>
 8010654:	2b1d      	cmp	r3, #29
 8010656:	d001      	beq.n	801065c <__sflush_r+0xac>
 8010658:	2b16      	cmp	r3, #22
 801065a:	d11e      	bne.n	801069a <__sflush_r+0xea>
 801065c:	602f      	str	r7, [r5, #0]
 801065e:	2000      	movs	r0, #0
 8010660:	e022      	b.n	80106a8 <__sflush_r+0xf8>
 8010662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010666:	b21b      	sxth	r3, r3
 8010668:	e01b      	b.n	80106a2 <__sflush_r+0xf2>
 801066a:	690f      	ldr	r7, [r1, #16]
 801066c:	2f00      	cmp	r7, #0
 801066e:	d0f6      	beq.n	801065e <__sflush_r+0xae>
 8010670:	0793      	lsls	r3, r2, #30
 8010672:	680e      	ldr	r6, [r1, #0]
 8010674:	bf08      	it	eq
 8010676:	694b      	ldreq	r3, [r1, #20]
 8010678:	600f      	str	r7, [r1, #0]
 801067a:	bf18      	it	ne
 801067c:	2300      	movne	r3, #0
 801067e:	eba6 0807 	sub.w	r8, r6, r7
 8010682:	608b      	str	r3, [r1, #8]
 8010684:	f1b8 0f00 	cmp.w	r8, #0
 8010688:	dde9      	ble.n	801065e <__sflush_r+0xae>
 801068a:	6a21      	ldr	r1, [r4, #32]
 801068c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801068e:	4643      	mov	r3, r8
 8010690:	463a      	mov	r2, r7
 8010692:	4628      	mov	r0, r5
 8010694:	47b0      	blx	r6
 8010696:	2800      	cmp	r0, #0
 8010698:	dc08      	bgt.n	80106ac <__sflush_r+0xfc>
 801069a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801069e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106a2:	81a3      	strh	r3, [r4, #12]
 80106a4:	f04f 30ff 	mov.w	r0, #4294967295
 80106a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106ac:	4407      	add	r7, r0
 80106ae:	eba8 0800 	sub.w	r8, r8, r0
 80106b2:	e7e7      	b.n	8010684 <__sflush_r+0xd4>
 80106b4:	20400001 	.word	0x20400001

080106b8 <_fflush_r>:
 80106b8:	b538      	push	{r3, r4, r5, lr}
 80106ba:	690b      	ldr	r3, [r1, #16]
 80106bc:	4605      	mov	r5, r0
 80106be:	460c      	mov	r4, r1
 80106c0:	b913      	cbnz	r3, 80106c8 <_fflush_r+0x10>
 80106c2:	2500      	movs	r5, #0
 80106c4:	4628      	mov	r0, r5
 80106c6:	bd38      	pop	{r3, r4, r5, pc}
 80106c8:	b118      	cbz	r0, 80106d2 <_fflush_r+0x1a>
 80106ca:	6a03      	ldr	r3, [r0, #32]
 80106cc:	b90b      	cbnz	r3, 80106d2 <_fflush_r+0x1a>
 80106ce:	f7fd fd2d 	bl	800e12c <__sinit>
 80106d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d0f3      	beq.n	80106c2 <_fflush_r+0xa>
 80106da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80106dc:	07d0      	lsls	r0, r2, #31
 80106de:	d404      	bmi.n	80106ea <_fflush_r+0x32>
 80106e0:	0599      	lsls	r1, r3, #22
 80106e2:	d402      	bmi.n	80106ea <_fflush_r+0x32>
 80106e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106e6:	f7fd ffc8 	bl	800e67a <__retarget_lock_acquire_recursive>
 80106ea:	4628      	mov	r0, r5
 80106ec:	4621      	mov	r1, r4
 80106ee:	f7ff ff5f 	bl	80105b0 <__sflush_r>
 80106f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80106f4:	07da      	lsls	r2, r3, #31
 80106f6:	4605      	mov	r5, r0
 80106f8:	d4e4      	bmi.n	80106c4 <_fflush_r+0xc>
 80106fa:	89a3      	ldrh	r3, [r4, #12]
 80106fc:	059b      	lsls	r3, r3, #22
 80106fe:	d4e1      	bmi.n	80106c4 <_fflush_r+0xc>
 8010700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010702:	f7fd ffbb 	bl	800e67c <__retarget_lock_release_recursive>
 8010706:	e7dd      	b.n	80106c4 <_fflush_r+0xc>

08010708 <__swhatbuf_r>:
 8010708:	b570      	push	{r4, r5, r6, lr}
 801070a:	460c      	mov	r4, r1
 801070c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010710:	2900      	cmp	r1, #0
 8010712:	b096      	sub	sp, #88	@ 0x58
 8010714:	4615      	mov	r5, r2
 8010716:	461e      	mov	r6, r3
 8010718:	da0d      	bge.n	8010736 <__swhatbuf_r+0x2e>
 801071a:	89a3      	ldrh	r3, [r4, #12]
 801071c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010720:	f04f 0100 	mov.w	r1, #0
 8010724:	bf14      	ite	ne
 8010726:	2340      	movne	r3, #64	@ 0x40
 8010728:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801072c:	2000      	movs	r0, #0
 801072e:	6031      	str	r1, [r6, #0]
 8010730:	602b      	str	r3, [r5, #0]
 8010732:	b016      	add	sp, #88	@ 0x58
 8010734:	bd70      	pop	{r4, r5, r6, pc}
 8010736:	466a      	mov	r2, sp
 8010738:	f000 f8d6 	bl	80108e8 <_fstat_r>
 801073c:	2800      	cmp	r0, #0
 801073e:	dbec      	blt.n	801071a <__swhatbuf_r+0x12>
 8010740:	9901      	ldr	r1, [sp, #4]
 8010742:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010746:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801074a:	4259      	negs	r1, r3
 801074c:	4159      	adcs	r1, r3
 801074e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010752:	e7eb      	b.n	801072c <__swhatbuf_r+0x24>

08010754 <__smakebuf_r>:
 8010754:	898b      	ldrh	r3, [r1, #12]
 8010756:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010758:	079d      	lsls	r5, r3, #30
 801075a:	4606      	mov	r6, r0
 801075c:	460c      	mov	r4, r1
 801075e:	d507      	bpl.n	8010770 <__smakebuf_r+0x1c>
 8010760:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010764:	6023      	str	r3, [r4, #0]
 8010766:	6123      	str	r3, [r4, #16]
 8010768:	2301      	movs	r3, #1
 801076a:	6163      	str	r3, [r4, #20]
 801076c:	b003      	add	sp, #12
 801076e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010770:	ab01      	add	r3, sp, #4
 8010772:	466a      	mov	r2, sp
 8010774:	f7ff ffc8 	bl	8010708 <__swhatbuf_r>
 8010778:	9f00      	ldr	r7, [sp, #0]
 801077a:	4605      	mov	r5, r0
 801077c:	4639      	mov	r1, r7
 801077e:	4630      	mov	r0, r6
 8010780:	f7fc ff50 	bl	800d624 <_malloc_r>
 8010784:	b948      	cbnz	r0, 801079a <__smakebuf_r+0x46>
 8010786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801078a:	059a      	lsls	r2, r3, #22
 801078c:	d4ee      	bmi.n	801076c <__smakebuf_r+0x18>
 801078e:	f023 0303 	bic.w	r3, r3, #3
 8010792:	f043 0302 	orr.w	r3, r3, #2
 8010796:	81a3      	strh	r3, [r4, #12]
 8010798:	e7e2      	b.n	8010760 <__smakebuf_r+0xc>
 801079a:	89a3      	ldrh	r3, [r4, #12]
 801079c:	6020      	str	r0, [r4, #0]
 801079e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107a2:	81a3      	strh	r3, [r4, #12]
 80107a4:	9b01      	ldr	r3, [sp, #4]
 80107a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80107aa:	b15b      	cbz	r3, 80107c4 <__smakebuf_r+0x70>
 80107ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107b0:	4630      	mov	r0, r6
 80107b2:	f000 f8ab 	bl	801090c <_isatty_r>
 80107b6:	b128      	cbz	r0, 80107c4 <__smakebuf_r+0x70>
 80107b8:	89a3      	ldrh	r3, [r4, #12]
 80107ba:	f023 0303 	bic.w	r3, r3, #3
 80107be:	f043 0301 	orr.w	r3, r3, #1
 80107c2:	81a3      	strh	r3, [r4, #12]
 80107c4:	89a3      	ldrh	r3, [r4, #12]
 80107c6:	431d      	orrs	r5, r3
 80107c8:	81a5      	strh	r5, [r4, #12]
 80107ca:	e7cf      	b.n	801076c <__smakebuf_r+0x18>

080107cc <__sccl>:
 80107cc:	b570      	push	{r4, r5, r6, lr}
 80107ce:	780b      	ldrb	r3, [r1, #0]
 80107d0:	4604      	mov	r4, r0
 80107d2:	2b5e      	cmp	r3, #94	@ 0x5e
 80107d4:	bf0b      	itete	eq
 80107d6:	784b      	ldrbeq	r3, [r1, #1]
 80107d8:	1c4a      	addne	r2, r1, #1
 80107da:	1c8a      	addeq	r2, r1, #2
 80107dc:	2100      	movne	r1, #0
 80107de:	bf08      	it	eq
 80107e0:	2101      	moveq	r1, #1
 80107e2:	3801      	subs	r0, #1
 80107e4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80107e8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80107ec:	42a8      	cmp	r0, r5
 80107ee:	d1fb      	bne.n	80107e8 <__sccl+0x1c>
 80107f0:	b90b      	cbnz	r3, 80107f6 <__sccl+0x2a>
 80107f2:	1e50      	subs	r0, r2, #1
 80107f4:	bd70      	pop	{r4, r5, r6, pc}
 80107f6:	f081 0101 	eor.w	r1, r1, #1
 80107fa:	54e1      	strb	r1, [r4, r3]
 80107fc:	4610      	mov	r0, r2
 80107fe:	4602      	mov	r2, r0
 8010800:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010804:	2d2d      	cmp	r5, #45	@ 0x2d
 8010806:	d005      	beq.n	8010814 <__sccl+0x48>
 8010808:	2d5d      	cmp	r5, #93	@ 0x5d
 801080a:	d016      	beq.n	801083a <__sccl+0x6e>
 801080c:	2d00      	cmp	r5, #0
 801080e:	d0f1      	beq.n	80107f4 <__sccl+0x28>
 8010810:	462b      	mov	r3, r5
 8010812:	e7f2      	b.n	80107fa <__sccl+0x2e>
 8010814:	7846      	ldrb	r6, [r0, #1]
 8010816:	2e5d      	cmp	r6, #93	@ 0x5d
 8010818:	d0fa      	beq.n	8010810 <__sccl+0x44>
 801081a:	42b3      	cmp	r3, r6
 801081c:	dcf8      	bgt.n	8010810 <__sccl+0x44>
 801081e:	3002      	adds	r0, #2
 8010820:	461a      	mov	r2, r3
 8010822:	3201      	adds	r2, #1
 8010824:	4296      	cmp	r6, r2
 8010826:	54a1      	strb	r1, [r4, r2]
 8010828:	dcfb      	bgt.n	8010822 <__sccl+0x56>
 801082a:	1af2      	subs	r2, r6, r3
 801082c:	3a01      	subs	r2, #1
 801082e:	1c5d      	adds	r5, r3, #1
 8010830:	42b3      	cmp	r3, r6
 8010832:	bfa8      	it	ge
 8010834:	2200      	movge	r2, #0
 8010836:	18ab      	adds	r3, r5, r2
 8010838:	e7e1      	b.n	80107fe <__sccl+0x32>
 801083a:	4610      	mov	r0, r2
 801083c:	e7da      	b.n	80107f4 <__sccl+0x28>

0801083e <__submore>:
 801083e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010842:	460c      	mov	r4, r1
 8010844:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010846:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801084a:	4299      	cmp	r1, r3
 801084c:	d11d      	bne.n	801088a <__submore+0x4c>
 801084e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8010852:	f7fc fee7 	bl	800d624 <_malloc_r>
 8010856:	b918      	cbnz	r0, 8010860 <__submore+0x22>
 8010858:	f04f 30ff 	mov.w	r0, #4294967295
 801085c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010860:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010864:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010866:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801086a:	6360      	str	r0, [r4, #52]	@ 0x34
 801086c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8010870:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8010874:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8010878:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801087c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8010880:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8010884:	6020      	str	r0, [r4, #0]
 8010886:	2000      	movs	r0, #0
 8010888:	e7e8      	b.n	801085c <__submore+0x1e>
 801088a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801088c:	0077      	lsls	r7, r6, #1
 801088e:	463a      	mov	r2, r7
 8010890:	f7fc ff5c 	bl	800d74c <_realloc_r>
 8010894:	4605      	mov	r5, r0
 8010896:	2800      	cmp	r0, #0
 8010898:	d0de      	beq.n	8010858 <__submore+0x1a>
 801089a:	eb00 0806 	add.w	r8, r0, r6
 801089e:	4601      	mov	r1, r0
 80108a0:	4632      	mov	r2, r6
 80108a2:	4640      	mov	r0, r8
 80108a4:	f7fd feeb 	bl	800e67e <memcpy>
 80108a8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80108ac:	f8c4 8000 	str.w	r8, [r4]
 80108b0:	e7e9      	b.n	8010886 <__submore+0x48>

080108b2 <memmove>:
 80108b2:	4288      	cmp	r0, r1
 80108b4:	b510      	push	{r4, lr}
 80108b6:	eb01 0402 	add.w	r4, r1, r2
 80108ba:	d902      	bls.n	80108c2 <memmove+0x10>
 80108bc:	4284      	cmp	r4, r0
 80108be:	4623      	mov	r3, r4
 80108c0:	d807      	bhi.n	80108d2 <memmove+0x20>
 80108c2:	1e43      	subs	r3, r0, #1
 80108c4:	42a1      	cmp	r1, r4
 80108c6:	d008      	beq.n	80108da <memmove+0x28>
 80108c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80108cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80108d0:	e7f8      	b.n	80108c4 <memmove+0x12>
 80108d2:	4402      	add	r2, r0
 80108d4:	4601      	mov	r1, r0
 80108d6:	428a      	cmp	r2, r1
 80108d8:	d100      	bne.n	80108dc <memmove+0x2a>
 80108da:	bd10      	pop	{r4, pc}
 80108dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80108e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80108e4:	e7f7      	b.n	80108d6 <memmove+0x24>
	...

080108e8 <_fstat_r>:
 80108e8:	b538      	push	{r3, r4, r5, lr}
 80108ea:	4d07      	ldr	r5, [pc, #28]	@ (8010908 <_fstat_r+0x20>)
 80108ec:	2300      	movs	r3, #0
 80108ee:	4604      	mov	r4, r0
 80108f0:	4608      	mov	r0, r1
 80108f2:	4611      	mov	r1, r2
 80108f4:	602b      	str	r3, [r5, #0]
 80108f6:	f7f3 f83d 	bl	8003974 <_fstat>
 80108fa:	1c43      	adds	r3, r0, #1
 80108fc:	d102      	bne.n	8010904 <_fstat_r+0x1c>
 80108fe:	682b      	ldr	r3, [r5, #0]
 8010900:	b103      	cbz	r3, 8010904 <_fstat_r+0x1c>
 8010902:	6023      	str	r3, [r4, #0]
 8010904:	bd38      	pop	{r3, r4, r5, pc}
 8010906:	bf00      	nop
 8010908:	24000a0c 	.word	0x24000a0c

0801090c <_isatty_r>:
 801090c:	b538      	push	{r3, r4, r5, lr}
 801090e:	4d06      	ldr	r5, [pc, #24]	@ (8010928 <_isatty_r+0x1c>)
 8010910:	2300      	movs	r3, #0
 8010912:	4604      	mov	r4, r0
 8010914:	4608      	mov	r0, r1
 8010916:	602b      	str	r3, [r5, #0]
 8010918:	f7f3 f83c 	bl	8003994 <_isatty>
 801091c:	1c43      	adds	r3, r0, #1
 801091e:	d102      	bne.n	8010926 <_isatty_r+0x1a>
 8010920:	682b      	ldr	r3, [r5, #0]
 8010922:	b103      	cbz	r3, 8010926 <_isatty_r+0x1a>
 8010924:	6023      	str	r3, [r4, #0]
 8010926:	bd38      	pop	{r3, r4, r5, pc}
 8010928:	24000a0c 	.word	0x24000a0c

0801092c <__assert_func>:
 801092c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801092e:	4614      	mov	r4, r2
 8010930:	461a      	mov	r2, r3
 8010932:	4b09      	ldr	r3, [pc, #36]	@ (8010958 <__assert_func+0x2c>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	4605      	mov	r5, r0
 8010938:	68d8      	ldr	r0, [r3, #12]
 801093a:	b14c      	cbz	r4, 8010950 <__assert_func+0x24>
 801093c:	4b07      	ldr	r3, [pc, #28]	@ (801095c <__assert_func+0x30>)
 801093e:	9100      	str	r1, [sp, #0]
 8010940:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010944:	4906      	ldr	r1, [pc, #24]	@ (8010960 <__assert_func+0x34>)
 8010946:	462b      	mov	r3, r5
 8010948:	f000 f90e 	bl	8010b68 <fiprintf>
 801094c:	f000 f91e 	bl	8010b8c <abort>
 8010950:	4b04      	ldr	r3, [pc, #16]	@ (8010964 <__assert_func+0x38>)
 8010952:	461c      	mov	r4, r3
 8010954:	e7f3      	b.n	801093e <__assert_func+0x12>
 8010956:	bf00      	nop
 8010958:	240001d4 	.word	0x240001d4
 801095c:	0801134b 	.word	0x0801134b
 8010960:	08011358 	.word	0x08011358
 8010964:	08011386 	.word	0x08011386

08010968 <_calloc_r>:
 8010968:	b570      	push	{r4, r5, r6, lr}
 801096a:	fba1 5402 	umull	r5, r4, r1, r2
 801096e:	b934      	cbnz	r4, 801097e <_calloc_r+0x16>
 8010970:	4629      	mov	r1, r5
 8010972:	f7fc fe57 	bl	800d624 <_malloc_r>
 8010976:	4606      	mov	r6, r0
 8010978:	b928      	cbnz	r0, 8010986 <_calloc_r+0x1e>
 801097a:	4630      	mov	r0, r6
 801097c:	bd70      	pop	{r4, r5, r6, pc}
 801097e:	220c      	movs	r2, #12
 8010980:	6002      	str	r2, [r0, #0]
 8010982:	2600      	movs	r6, #0
 8010984:	e7f9      	b.n	801097a <_calloc_r+0x12>
 8010986:	462a      	mov	r2, r5
 8010988:	4621      	mov	r1, r4
 801098a:	f7fd fdd3 	bl	800e534 <memset>
 801098e:	e7f4      	b.n	801097a <_calloc_r+0x12>

08010990 <_strtol_l.isra.0>:
 8010990:	2b24      	cmp	r3, #36	@ 0x24
 8010992:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010996:	4686      	mov	lr, r0
 8010998:	4690      	mov	r8, r2
 801099a:	d801      	bhi.n	80109a0 <_strtol_l.isra.0+0x10>
 801099c:	2b01      	cmp	r3, #1
 801099e:	d106      	bne.n	80109ae <_strtol_l.isra.0+0x1e>
 80109a0:	f7fd fe40 	bl	800e624 <__errno>
 80109a4:	2316      	movs	r3, #22
 80109a6:	6003      	str	r3, [r0, #0]
 80109a8:	2000      	movs	r0, #0
 80109aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109ae:	4834      	ldr	r0, [pc, #208]	@ (8010a80 <_strtol_l.isra.0+0xf0>)
 80109b0:	460d      	mov	r5, r1
 80109b2:	462a      	mov	r2, r5
 80109b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80109b8:	5d06      	ldrb	r6, [r0, r4]
 80109ba:	f016 0608 	ands.w	r6, r6, #8
 80109be:	d1f8      	bne.n	80109b2 <_strtol_l.isra.0+0x22>
 80109c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80109c2:	d110      	bne.n	80109e6 <_strtol_l.isra.0+0x56>
 80109c4:	782c      	ldrb	r4, [r5, #0]
 80109c6:	2601      	movs	r6, #1
 80109c8:	1c95      	adds	r5, r2, #2
 80109ca:	f033 0210 	bics.w	r2, r3, #16
 80109ce:	d115      	bne.n	80109fc <_strtol_l.isra.0+0x6c>
 80109d0:	2c30      	cmp	r4, #48	@ 0x30
 80109d2:	d10d      	bne.n	80109f0 <_strtol_l.isra.0+0x60>
 80109d4:	782a      	ldrb	r2, [r5, #0]
 80109d6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80109da:	2a58      	cmp	r2, #88	@ 0x58
 80109dc:	d108      	bne.n	80109f0 <_strtol_l.isra.0+0x60>
 80109de:	786c      	ldrb	r4, [r5, #1]
 80109e0:	3502      	adds	r5, #2
 80109e2:	2310      	movs	r3, #16
 80109e4:	e00a      	b.n	80109fc <_strtol_l.isra.0+0x6c>
 80109e6:	2c2b      	cmp	r4, #43	@ 0x2b
 80109e8:	bf04      	itt	eq
 80109ea:	782c      	ldrbeq	r4, [r5, #0]
 80109ec:	1c95      	addeq	r5, r2, #2
 80109ee:	e7ec      	b.n	80109ca <_strtol_l.isra.0+0x3a>
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d1f6      	bne.n	80109e2 <_strtol_l.isra.0+0x52>
 80109f4:	2c30      	cmp	r4, #48	@ 0x30
 80109f6:	bf14      	ite	ne
 80109f8:	230a      	movne	r3, #10
 80109fa:	2308      	moveq	r3, #8
 80109fc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010a00:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010a04:	2200      	movs	r2, #0
 8010a06:	fbbc f9f3 	udiv	r9, ip, r3
 8010a0a:	4610      	mov	r0, r2
 8010a0c:	fb03 ca19 	mls	sl, r3, r9, ip
 8010a10:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010a14:	2f09      	cmp	r7, #9
 8010a16:	d80f      	bhi.n	8010a38 <_strtol_l.isra.0+0xa8>
 8010a18:	463c      	mov	r4, r7
 8010a1a:	42a3      	cmp	r3, r4
 8010a1c:	dd1b      	ble.n	8010a56 <_strtol_l.isra.0+0xc6>
 8010a1e:	1c57      	adds	r7, r2, #1
 8010a20:	d007      	beq.n	8010a32 <_strtol_l.isra.0+0xa2>
 8010a22:	4581      	cmp	r9, r0
 8010a24:	d314      	bcc.n	8010a50 <_strtol_l.isra.0+0xc0>
 8010a26:	d101      	bne.n	8010a2c <_strtol_l.isra.0+0x9c>
 8010a28:	45a2      	cmp	sl, r4
 8010a2a:	db11      	blt.n	8010a50 <_strtol_l.isra.0+0xc0>
 8010a2c:	fb00 4003 	mla	r0, r0, r3, r4
 8010a30:	2201      	movs	r2, #1
 8010a32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010a36:	e7eb      	b.n	8010a10 <_strtol_l.isra.0+0x80>
 8010a38:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010a3c:	2f19      	cmp	r7, #25
 8010a3e:	d801      	bhi.n	8010a44 <_strtol_l.isra.0+0xb4>
 8010a40:	3c37      	subs	r4, #55	@ 0x37
 8010a42:	e7ea      	b.n	8010a1a <_strtol_l.isra.0+0x8a>
 8010a44:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010a48:	2f19      	cmp	r7, #25
 8010a4a:	d804      	bhi.n	8010a56 <_strtol_l.isra.0+0xc6>
 8010a4c:	3c57      	subs	r4, #87	@ 0x57
 8010a4e:	e7e4      	b.n	8010a1a <_strtol_l.isra.0+0x8a>
 8010a50:	f04f 32ff 	mov.w	r2, #4294967295
 8010a54:	e7ed      	b.n	8010a32 <_strtol_l.isra.0+0xa2>
 8010a56:	1c53      	adds	r3, r2, #1
 8010a58:	d108      	bne.n	8010a6c <_strtol_l.isra.0+0xdc>
 8010a5a:	2322      	movs	r3, #34	@ 0x22
 8010a5c:	f8ce 3000 	str.w	r3, [lr]
 8010a60:	4660      	mov	r0, ip
 8010a62:	f1b8 0f00 	cmp.w	r8, #0
 8010a66:	d0a0      	beq.n	80109aa <_strtol_l.isra.0+0x1a>
 8010a68:	1e69      	subs	r1, r5, #1
 8010a6a:	e006      	b.n	8010a7a <_strtol_l.isra.0+0xea>
 8010a6c:	b106      	cbz	r6, 8010a70 <_strtol_l.isra.0+0xe0>
 8010a6e:	4240      	negs	r0, r0
 8010a70:	f1b8 0f00 	cmp.w	r8, #0
 8010a74:	d099      	beq.n	80109aa <_strtol_l.isra.0+0x1a>
 8010a76:	2a00      	cmp	r2, #0
 8010a78:	d1f6      	bne.n	8010a68 <_strtol_l.isra.0+0xd8>
 8010a7a:	f8c8 1000 	str.w	r1, [r8]
 8010a7e:	e794      	b.n	80109aa <_strtol_l.isra.0+0x1a>
 8010a80:	080110fd 	.word	0x080110fd

08010a84 <_strtol_r>:
 8010a84:	f7ff bf84 	b.w	8010990 <_strtol_l.isra.0>

08010a88 <_strtoul_l.isra.0>:
 8010a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010a8c:	4e34      	ldr	r6, [pc, #208]	@ (8010b60 <_strtoul_l.isra.0+0xd8>)
 8010a8e:	4686      	mov	lr, r0
 8010a90:	460d      	mov	r5, r1
 8010a92:	4628      	mov	r0, r5
 8010a94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010a98:	5d37      	ldrb	r7, [r6, r4]
 8010a9a:	f017 0708 	ands.w	r7, r7, #8
 8010a9e:	d1f8      	bne.n	8010a92 <_strtoul_l.isra.0+0xa>
 8010aa0:	2c2d      	cmp	r4, #45	@ 0x2d
 8010aa2:	d110      	bne.n	8010ac6 <_strtoul_l.isra.0+0x3e>
 8010aa4:	782c      	ldrb	r4, [r5, #0]
 8010aa6:	2701      	movs	r7, #1
 8010aa8:	1c85      	adds	r5, r0, #2
 8010aaa:	f033 0010 	bics.w	r0, r3, #16
 8010aae:	d115      	bne.n	8010adc <_strtoul_l.isra.0+0x54>
 8010ab0:	2c30      	cmp	r4, #48	@ 0x30
 8010ab2:	d10d      	bne.n	8010ad0 <_strtoul_l.isra.0+0x48>
 8010ab4:	7828      	ldrb	r0, [r5, #0]
 8010ab6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010aba:	2858      	cmp	r0, #88	@ 0x58
 8010abc:	d108      	bne.n	8010ad0 <_strtoul_l.isra.0+0x48>
 8010abe:	786c      	ldrb	r4, [r5, #1]
 8010ac0:	3502      	adds	r5, #2
 8010ac2:	2310      	movs	r3, #16
 8010ac4:	e00a      	b.n	8010adc <_strtoul_l.isra.0+0x54>
 8010ac6:	2c2b      	cmp	r4, #43	@ 0x2b
 8010ac8:	bf04      	itt	eq
 8010aca:	782c      	ldrbeq	r4, [r5, #0]
 8010acc:	1c85      	addeq	r5, r0, #2
 8010ace:	e7ec      	b.n	8010aaa <_strtoul_l.isra.0+0x22>
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d1f6      	bne.n	8010ac2 <_strtoul_l.isra.0+0x3a>
 8010ad4:	2c30      	cmp	r4, #48	@ 0x30
 8010ad6:	bf14      	ite	ne
 8010ad8:	230a      	movne	r3, #10
 8010ada:	2308      	moveq	r3, #8
 8010adc:	f04f 38ff 	mov.w	r8, #4294967295
 8010ae0:	2600      	movs	r6, #0
 8010ae2:	fbb8 f8f3 	udiv	r8, r8, r3
 8010ae6:	fb03 f908 	mul.w	r9, r3, r8
 8010aea:	ea6f 0909 	mvn.w	r9, r9
 8010aee:	4630      	mov	r0, r6
 8010af0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010af4:	f1bc 0f09 	cmp.w	ip, #9
 8010af8:	d810      	bhi.n	8010b1c <_strtoul_l.isra.0+0x94>
 8010afa:	4664      	mov	r4, ip
 8010afc:	42a3      	cmp	r3, r4
 8010afe:	dd1e      	ble.n	8010b3e <_strtoul_l.isra.0+0xb6>
 8010b00:	f1b6 3fff 	cmp.w	r6, #4294967295
 8010b04:	d007      	beq.n	8010b16 <_strtoul_l.isra.0+0x8e>
 8010b06:	4580      	cmp	r8, r0
 8010b08:	d316      	bcc.n	8010b38 <_strtoul_l.isra.0+0xb0>
 8010b0a:	d101      	bne.n	8010b10 <_strtoul_l.isra.0+0x88>
 8010b0c:	45a1      	cmp	r9, r4
 8010b0e:	db13      	blt.n	8010b38 <_strtoul_l.isra.0+0xb0>
 8010b10:	fb00 4003 	mla	r0, r0, r3, r4
 8010b14:	2601      	movs	r6, #1
 8010b16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010b1a:	e7e9      	b.n	8010af0 <_strtoul_l.isra.0+0x68>
 8010b1c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010b20:	f1bc 0f19 	cmp.w	ip, #25
 8010b24:	d801      	bhi.n	8010b2a <_strtoul_l.isra.0+0xa2>
 8010b26:	3c37      	subs	r4, #55	@ 0x37
 8010b28:	e7e8      	b.n	8010afc <_strtoul_l.isra.0+0x74>
 8010b2a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010b2e:	f1bc 0f19 	cmp.w	ip, #25
 8010b32:	d804      	bhi.n	8010b3e <_strtoul_l.isra.0+0xb6>
 8010b34:	3c57      	subs	r4, #87	@ 0x57
 8010b36:	e7e1      	b.n	8010afc <_strtoul_l.isra.0+0x74>
 8010b38:	f04f 36ff 	mov.w	r6, #4294967295
 8010b3c:	e7eb      	b.n	8010b16 <_strtoul_l.isra.0+0x8e>
 8010b3e:	1c73      	adds	r3, r6, #1
 8010b40:	d106      	bne.n	8010b50 <_strtoul_l.isra.0+0xc8>
 8010b42:	2322      	movs	r3, #34	@ 0x22
 8010b44:	f8ce 3000 	str.w	r3, [lr]
 8010b48:	4630      	mov	r0, r6
 8010b4a:	b932      	cbnz	r2, 8010b5a <_strtoul_l.isra.0+0xd2>
 8010b4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010b50:	b107      	cbz	r7, 8010b54 <_strtoul_l.isra.0+0xcc>
 8010b52:	4240      	negs	r0, r0
 8010b54:	2a00      	cmp	r2, #0
 8010b56:	d0f9      	beq.n	8010b4c <_strtoul_l.isra.0+0xc4>
 8010b58:	b106      	cbz	r6, 8010b5c <_strtoul_l.isra.0+0xd4>
 8010b5a:	1e69      	subs	r1, r5, #1
 8010b5c:	6011      	str	r1, [r2, #0]
 8010b5e:	e7f5      	b.n	8010b4c <_strtoul_l.isra.0+0xc4>
 8010b60:	080110fd 	.word	0x080110fd

08010b64 <_strtoul_r>:
 8010b64:	f7ff bf90 	b.w	8010a88 <_strtoul_l.isra.0>

08010b68 <fiprintf>:
 8010b68:	b40e      	push	{r1, r2, r3}
 8010b6a:	b503      	push	{r0, r1, lr}
 8010b6c:	4601      	mov	r1, r0
 8010b6e:	ab03      	add	r3, sp, #12
 8010b70:	4805      	ldr	r0, [pc, #20]	@ (8010b88 <fiprintf+0x20>)
 8010b72:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b76:	6800      	ldr	r0, [r0, #0]
 8010b78:	9301      	str	r3, [sp, #4]
 8010b7a:	f7ff fab3 	bl	80100e4 <_vfiprintf_r>
 8010b7e:	b002      	add	sp, #8
 8010b80:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b84:	b003      	add	sp, #12
 8010b86:	4770      	bx	lr
 8010b88:	240001d4 	.word	0x240001d4

08010b8c <abort>:
 8010b8c:	b508      	push	{r3, lr}
 8010b8e:	2006      	movs	r0, #6
 8010b90:	f000 f82c 	bl	8010bec <raise>
 8010b94:	2001      	movs	r0, #1
 8010b96:	f7f2 feb9 	bl	800390c <_exit>

08010b9a <_raise_r>:
 8010b9a:	291f      	cmp	r1, #31
 8010b9c:	b538      	push	{r3, r4, r5, lr}
 8010b9e:	4605      	mov	r5, r0
 8010ba0:	460c      	mov	r4, r1
 8010ba2:	d904      	bls.n	8010bae <_raise_r+0x14>
 8010ba4:	2316      	movs	r3, #22
 8010ba6:	6003      	str	r3, [r0, #0]
 8010ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8010bac:	bd38      	pop	{r3, r4, r5, pc}
 8010bae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010bb0:	b112      	cbz	r2, 8010bb8 <_raise_r+0x1e>
 8010bb2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010bb6:	b94b      	cbnz	r3, 8010bcc <_raise_r+0x32>
 8010bb8:	4628      	mov	r0, r5
 8010bba:	f000 f831 	bl	8010c20 <_getpid_r>
 8010bbe:	4622      	mov	r2, r4
 8010bc0:	4601      	mov	r1, r0
 8010bc2:	4628      	mov	r0, r5
 8010bc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010bc8:	f000 b818 	b.w	8010bfc <_kill_r>
 8010bcc:	2b01      	cmp	r3, #1
 8010bce:	d00a      	beq.n	8010be6 <_raise_r+0x4c>
 8010bd0:	1c59      	adds	r1, r3, #1
 8010bd2:	d103      	bne.n	8010bdc <_raise_r+0x42>
 8010bd4:	2316      	movs	r3, #22
 8010bd6:	6003      	str	r3, [r0, #0]
 8010bd8:	2001      	movs	r0, #1
 8010bda:	e7e7      	b.n	8010bac <_raise_r+0x12>
 8010bdc:	2100      	movs	r1, #0
 8010bde:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010be2:	4620      	mov	r0, r4
 8010be4:	4798      	blx	r3
 8010be6:	2000      	movs	r0, #0
 8010be8:	e7e0      	b.n	8010bac <_raise_r+0x12>
	...

08010bec <raise>:
 8010bec:	4b02      	ldr	r3, [pc, #8]	@ (8010bf8 <raise+0xc>)
 8010bee:	4601      	mov	r1, r0
 8010bf0:	6818      	ldr	r0, [r3, #0]
 8010bf2:	f7ff bfd2 	b.w	8010b9a <_raise_r>
 8010bf6:	bf00      	nop
 8010bf8:	240001d4 	.word	0x240001d4

08010bfc <_kill_r>:
 8010bfc:	b538      	push	{r3, r4, r5, lr}
 8010bfe:	4d07      	ldr	r5, [pc, #28]	@ (8010c1c <_kill_r+0x20>)
 8010c00:	2300      	movs	r3, #0
 8010c02:	4604      	mov	r4, r0
 8010c04:	4608      	mov	r0, r1
 8010c06:	4611      	mov	r1, r2
 8010c08:	602b      	str	r3, [r5, #0]
 8010c0a:	f7f2 fe6f 	bl	80038ec <_kill>
 8010c0e:	1c43      	adds	r3, r0, #1
 8010c10:	d102      	bne.n	8010c18 <_kill_r+0x1c>
 8010c12:	682b      	ldr	r3, [r5, #0]
 8010c14:	b103      	cbz	r3, 8010c18 <_kill_r+0x1c>
 8010c16:	6023      	str	r3, [r4, #0]
 8010c18:	bd38      	pop	{r3, r4, r5, pc}
 8010c1a:	bf00      	nop
 8010c1c:	24000a0c 	.word	0x24000a0c

08010c20 <_getpid_r>:
 8010c20:	f7f2 be5c 	b.w	80038dc <_getpid>

08010c24 <_init>:
 8010c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c26:	bf00      	nop
 8010c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c2a:	bc08      	pop	{r3}
 8010c2c:	469e      	mov	lr, r3
 8010c2e:	4770      	bx	lr

08010c30 <_fini>:
 8010c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c32:	bf00      	nop
 8010c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c36:	bc08      	pop	{r3}
 8010c38:	469e      	mov	lr, r3
 8010c3a:	4770      	bx	lr
