// Seed: 890505303
module module_0 #(
    parameter id_19 = 32'd65
) (
    input wor id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    output supply0 id_11,
    output tri1 id_12,
    output wand id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    input supply1 id_17
);
  logic _id_19;
  assign id_12 = -1 - id_0;
  assign module_1.id_6 = 0;
  wire id_20;
  logic [id_19 : 1] id_21;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_8,
      id_6,
      id_5,
      id_4,
      id_7,
      id_1,
      id_0,
      id_4,
      id_8,
      id_8,
      id_4,
      id_4,
      id_8,
      id_5,
      id_5
  );
  wire id_13;
endmodule
