Release 14.4 Map P.49d (lin64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Oct  7 00:36:11 2015

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@133.11.27.150'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@133.11.27.150'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal MCLK1 connected to top level port MCLK1 has been
   removed.
WARNING:MapLib:701 - Signal DEBUG_data1<31> connected to top level port
   DEBUG_data1<31> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<30> connected to top level port
   DEBUG_data1<30> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<29> connected to top level port
   DEBUG_data1<29> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<28> connected to top level port
   DEBUG_data1<28> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<27> connected to top level port
   DEBUG_data1<27> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<26> connected to top level port
   DEBUG_data1<26> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<25> connected to top level port
   DEBUG_data1<25> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<24> connected to top level port
   DEBUG_data1<24> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<23> connected to top level port
   DEBUG_data1<23> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<22> connected to top level port
   DEBUG_data1<22> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<21> connected to top level port
   DEBUG_data1<21> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<20> connected to top level port
   DEBUG_data1<20> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<19> connected to top level port
   DEBUG_data1<19> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<18> connected to top level port
   DEBUG_data1<18> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<17> connected to top level port
   DEBUG_data1<17> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<16> connected to top level port
   DEBUG_data1<16> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<15> connected to top level port
   DEBUG_data1<15> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<14> connected to top level port
   DEBUG_data1<14> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<13> connected to top level port
   DEBUG_data1<13> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<12> connected to top level port
   DEBUG_data1<12> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<11> connected to top level port
   DEBUG_data1<11> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<10> connected to top level port
   DEBUG_data1<10> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<9> connected to top level port
   DEBUG_data1<9> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<8> connected to top level port
   DEBUG_data1<8> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<7> connected to top level port
   DEBUG_data1<7> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<6> connected to top level port
   DEBUG_data1<6> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<5> connected to top level port
   DEBUG_data1<5> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<4> connected to top level port
   DEBUG_data1<4> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<3> connected to top level port
   DEBUG_data1<3> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<2> connected to top level port
   DEBUG_data1<2> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<1> connected to top level port
   DEBUG_data1<1> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data1<0> connected to top level port
   DEBUG_data1<0> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<31> connected to top level port
   DEBUG_data2<31> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<30> connected to top level port
   DEBUG_data2<30> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<29> connected to top level port
   DEBUG_data2<29> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<28> connected to top level port
   DEBUG_data2<28> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<27> connected to top level port
   DEBUG_data2<27> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<26> connected to top level port
   DEBUG_data2<26> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<25> connected to top level port
   DEBUG_data2<25> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<24> connected to top level port
   DEBUG_data2<24> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<23> connected to top level port
   DEBUG_data2<23> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<22> connected to top level port
   DEBUG_data2<22> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<21> connected to top level port
   DEBUG_data2<21> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<20> connected to top level port
   DEBUG_data2<20> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<19> connected to top level port
   DEBUG_data2<19> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<18> connected to top level port
   DEBUG_data2<18> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<17> connected to top level port
   DEBUG_data2<17> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<16> connected to top level port
   DEBUG_data2<16> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<15> connected to top level port
   DEBUG_data2<15> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<14> connected to top level port
   DEBUG_data2<14> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<13> connected to top level port
   DEBUG_data2<13> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<12> connected to top level port
   DEBUG_data2<12> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<11> connected to top level port
   DEBUG_data2<11> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<10> connected to top level port
   DEBUG_data2<10> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<9> connected to top level port
   DEBUG_data2<9> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<8> connected to top level port
   DEBUG_data2<8> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<7> connected to top level port
   DEBUG_data2<7> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<6> connected to top level port
   DEBUG_data2<6> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<5> connected to top level port
   DEBUG_data2<5> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<4> connected to top level port
   DEBUG_data2<4> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<3> connected to top level port
   DEBUG_data2<3> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<2> connected to top level port
   DEBUG_data2<2> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<1> connected to top level port
   DEBUG_data2<1> has been removed.
WARNING:MapLib:701 - Signal DEBUG_data2<0> connected to top level port
   DEBUG_data2<0> has been removed.
WARNING:MapLib:701 - Signal DEBUG_exe_state<2> connected to top level port
   DEBUG_exe_state<2> has been removed.
WARNING:MapLib:701 - Signal DEBUG_exe_state<1> connected to top level port
   DEBUG_exe_state<1> has been removed.
WARNING:MapLib:701 - Signal DEBUG_exe_state<0> connected to top level port
   DEBUG_exe_state<0> has been removed.
WARNING:MapLib:41 - All members of TNM group "SYS_CLK" have been optimized out
   of the design.
WARNING:MapLib:50 - The period specification "TS_SYS_CLK" has been discarded
   because the group "SYS_CLK" has been optimized away.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:40e6921) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:40e6921) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:40e6921) REAL time: 7 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:40e6921) REAL time: 7 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:40e6921) REAL time: 7 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:40e6921) REAL time: 7 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:40e6921) REAL time: 7 secs 

Total REAL time to Placer completion: 7 secs 
Total CPU  time to Placer completion: 7 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:368 - The signal <ZA<10>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XLBO_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<11>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<12>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<13>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XZBE<0>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<14>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XZBE<1>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<15>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XZBE<2>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<16>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ADVA_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XZBE<3>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<17>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<18>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZCLKMA<0>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<19>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZCLKMA<1>_OBUF> is incomplete. The
   signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XE1_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<0>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XE3_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<1>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <E2A_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<2>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<3>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<4>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<5>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<6>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<7>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<8>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZA<9>_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XGA_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XFT_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XWA_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <RS_TX_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <XZCKE_OBUF> is incomplete. The signal
   is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <ZZA_OBUF> is incomplete. The signal is
   not driven by any source pin in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  107
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                        69 out of     480   14%
    Number of LOCed IOBs:                       69 out of      69  100%

Specific Feature Utilization:

Average Fanout of Non-Clock Nets:                0.00

Peak Memory Usage:  821 MB
Total REAL time to MAP completion:  7 secs 
Total CPU time to MAP completion:   7 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
