// Seed: 3791232632
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri   id_2,
    input tri1  id_3
);
  wire id_5;
  assign module_1.type_2 = 0;
  wire id_6, id_7;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4
);
  assign id_4 = id_1;
  tri id_6 = id_1;
  assign id_4 = -1'b0;
  assign id_4 = ~-1'b0 - 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_6;
  assign id_3 = id_6;
  supply1 id_7;
  assign id_3 = id_5;
  assign id_6.id_7 = 1'b0;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = 1;
  assign id_7 = "" & id_14;
  id_15 :
  assert property (@(id_15 or id_4) id_15) #1 id_2 <= id_10;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_9
  );
  wire id_16;
endmodule
