Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/shawn/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 3286143081b54d93a5b8cd2df39a5230 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port wb_hi_i [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:206]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port wb_lo_i [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port hi_i [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:235]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port lo_i [/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v:236]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.openmips
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
