{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 18:08:41 2015 " "Info: Processing started: Thu Nov 05 18:08:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barrel2 -c barrel2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off barrel2 -c barrel2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel2 " "Info: Found entity 1: barrel2" {  } { { "barrel2.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/Tutorial5/barrel2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2_tb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file verilog2_tb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel2_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel2_tb " "Info: Found entity 1: barrel2_tb" {  } { { "barrel2_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/Tutorial5/barrel2_tb.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "abc barrel2_tb.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at barrel2_tb.v(25): created implicit net for \"abc\"" {  } { { "barrel2_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/Tutorial5/barrel2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel barrel2_tb.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at barrel2_tb.v(25): created implicit net for \"sel\"" {  } { { "barrel2_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/Tutorial5/barrel2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in barrel2_tb.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at barrel2_tb.v(25): created implicit net for \"data_in\"" {  } { { "barrel2_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/Tutorial5/barrel2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "errors barrel2_tb.v(143) " "Error (10161): Verilog HDL error at barrel2_tb.v(143): object \"errors\" is not declared" {  } { { "barrel2_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/Tutorial5/barrel2_tb.v" 143 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Error: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 18:08:41 2015 " "Error: Processing ended: Thu Nov 05 18:08:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
