
proj3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000680c  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08006a08  08006a08  00007a08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e80  08006e80  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e80  08006e80  00007e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e88  08006e88  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e88  08006e88  00007e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e8c  08006e8c  00007e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006e90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  2000005c  08006eec  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08006eec  000083c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000145c1  00000000  00000000  0000808a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bae  00000000  00000000  0001c64b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011d0  00000000  00000000  0001f200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001070  00000000  00000000  000203d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d85  00000000  00000000  00021440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ce4  00000000  00000000  0004a1c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fed7f  00000000  00000000  00060ea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fc28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d8c  00000000  00000000  0015fc6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000005c 	.word	0x2000005c
 8000214:	00000000 	.word	0x00000000
 8000218:	080069ec 	.word	0x080069ec

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000060 	.word	0x20000060
 8000234:	080069ec 	.word	0x080069ec

08000238 <__aeabi_frsub>:
 8000238:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__addsf3>
 800023e:	bf00      	nop

08000240 <__aeabi_fsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000244 <__addsf3>:
 8000244:	0042      	lsls	r2, r0, #1
 8000246:	bf1f      	itttt	ne
 8000248:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800024c:	ea92 0f03 	teqne	r2, r3
 8000250:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000254:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000258:	d06a      	beq.n	8000330 <__addsf3+0xec>
 800025a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800025e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000262:	bfc1      	itttt	gt
 8000264:	18d2      	addgt	r2, r2, r3
 8000266:	4041      	eorgt	r1, r0
 8000268:	4048      	eorgt	r0, r1
 800026a:	4041      	eorgt	r1, r0
 800026c:	bfb8      	it	lt
 800026e:	425b      	neglt	r3, r3
 8000270:	2b19      	cmp	r3, #25
 8000272:	bf88      	it	hi
 8000274:	4770      	bxhi	lr
 8000276:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800027a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800027e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000282:	bf18      	it	ne
 8000284:	4240      	negne	r0, r0
 8000286:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800028a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800028e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000292:	bf18      	it	ne
 8000294:	4249      	negne	r1, r1
 8000296:	ea92 0f03 	teq	r2, r3
 800029a:	d03f      	beq.n	800031c <__addsf3+0xd8>
 800029c:	f1a2 0201 	sub.w	r2, r2, #1
 80002a0:	fa41 fc03 	asr.w	ip, r1, r3
 80002a4:	eb10 000c 	adds.w	r0, r0, ip
 80002a8:	f1c3 0320 	rsb	r3, r3, #32
 80002ac:	fa01 f103 	lsl.w	r1, r1, r3
 80002b0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b4:	d502      	bpl.n	80002bc <__addsf3+0x78>
 80002b6:	4249      	negs	r1, r1
 80002b8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002bc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002c0:	d313      	bcc.n	80002ea <__addsf3+0xa6>
 80002c2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002c6:	d306      	bcc.n	80002d6 <__addsf3+0x92>
 80002c8:	0840      	lsrs	r0, r0, #1
 80002ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ce:	f102 0201 	add.w	r2, r2, #1
 80002d2:	2afe      	cmp	r2, #254	@ 0xfe
 80002d4:	d251      	bcs.n	800037a <__addsf3+0x136>
 80002d6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002de:	bf08      	it	eq
 80002e0:	f020 0001 	biceq.w	r0, r0, #1
 80002e4:	ea40 0003 	orr.w	r0, r0, r3
 80002e8:	4770      	bx	lr
 80002ea:	0049      	lsls	r1, r1, #1
 80002ec:	eb40 0000 	adc.w	r0, r0, r0
 80002f0:	3a01      	subs	r2, #1
 80002f2:	bf28      	it	cs
 80002f4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002f8:	d2ed      	bcs.n	80002d6 <__addsf3+0x92>
 80002fa:	fab0 fc80 	clz	ip, r0
 80002fe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000302:	ebb2 020c 	subs.w	r2, r2, ip
 8000306:	fa00 f00c 	lsl.w	r0, r0, ip
 800030a:	bfaa      	itet	ge
 800030c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000310:	4252      	neglt	r2, r2
 8000312:	4318      	orrge	r0, r3
 8000314:	bfbc      	itt	lt
 8000316:	40d0      	lsrlt	r0, r2
 8000318:	4318      	orrlt	r0, r3
 800031a:	4770      	bx	lr
 800031c:	f092 0f00 	teq	r2, #0
 8000320:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000324:	bf06      	itte	eq
 8000326:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800032a:	3201      	addeq	r2, #1
 800032c:	3b01      	subne	r3, #1
 800032e:	e7b5      	b.n	800029c <__addsf3+0x58>
 8000330:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000334:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000338:	bf18      	it	ne
 800033a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800033e:	d021      	beq.n	8000384 <__addsf3+0x140>
 8000340:	ea92 0f03 	teq	r2, r3
 8000344:	d004      	beq.n	8000350 <__addsf3+0x10c>
 8000346:	f092 0f00 	teq	r2, #0
 800034a:	bf08      	it	eq
 800034c:	4608      	moveq	r0, r1
 800034e:	4770      	bx	lr
 8000350:	ea90 0f01 	teq	r0, r1
 8000354:	bf1c      	itt	ne
 8000356:	2000      	movne	r0, #0
 8000358:	4770      	bxne	lr
 800035a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800035e:	d104      	bne.n	800036a <__addsf3+0x126>
 8000360:	0040      	lsls	r0, r0, #1
 8000362:	bf28      	it	cs
 8000364:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000368:	4770      	bx	lr
 800036a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800036e:	bf3c      	itt	cc
 8000370:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000374:	4770      	bxcc	lr
 8000376:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800037a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800037e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000382:	4770      	bx	lr
 8000384:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000388:	bf16      	itet	ne
 800038a:	4608      	movne	r0, r1
 800038c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000390:	4601      	movne	r1, r0
 8000392:	0242      	lsls	r2, r0, #9
 8000394:	bf06      	itte	eq
 8000396:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800039a:	ea90 0f01 	teqeq	r0, r1
 800039e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80003a2:	4770      	bx	lr

080003a4 <__aeabi_ui2f>:
 80003a4:	f04f 0300 	mov.w	r3, #0
 80003a8:	e004      	b.n	80003b4 <__aeabi_i2f+0x8>
 80003aa:	bf00      	nop

080003ac <__aeabi_i2f>:
 80003ac:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80003b0:	bf48      	it	mi
 80003b2:	4240      	negmi	r0, r0
 80003b4:	ea5f 0c00 	movs.w	ip, r0
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003c0:	4601      	mov	r1, r0
 80003c2:	f04f 0000 	mov.w	r0, #0
 80003c6:	e01c      	b.n	8000402 <__aeabi_l2f+0x2a>

080003c8 <__aeabi_ul2f>:
 80003c8:	ea50 0201 	orrs.w	r2, r0, r1
 80003cc:	bf08      	it	eq
 80003ce:	4770      	bxeq	lr
 80003d0:	f04f 0300 	mov.w	r3, #0
 80003d4:	e00a      	b.n	80003ec <__aeabi_l2f+0x14>
 80003d6:	bf00      	nop

080003d8 <__aeabi_l2f>:
 80003d8:	ea50 0201 	orrs.w	r2, r0, r1
 80003dc:	bf08      	it	eq
 80003de:	4770      	bxeq	lr
 80003e0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003e4:	d502      	bpl.n	80003ec <__aeabi_l2f+0x14>
 80003e6:	4240      	negs	r0, r0
 80003e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ec:	ea5f 0c01 	movs.w	ip, r1
 80003f0:	bf02      	ittt	eq
 80003f2:	4684      	moveq	ip, r0
 80003f4:	4601      	moveq	r1, r0
 80003f6:	2000      	moveq	r0, #0
 80003f8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003fc:	bf08      	it	eq
 80003fe:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000402:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000406:	fabc f28c 	clz	r2, ip
 800040a:	3a08      	subs	r2, #8
 800040c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000410:	db10      	blt.n	8000434 <__aeabi_l2f+0x5c>
 8000412:	fa01 fc02 	lsl.w	ip, r1, r2
 8000416:	4463      	add	r3, ip
 8000418:	fa00 fc02 	lsl.w	ip, r0, r2
 800041c:	f1c2 0220 	rsb	r2, r2, #32
 8000420:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000424:	fa20 f202 	lsr.w	r2, r0, r2
 8000428:	eb43 0002 	adc.w	r0, r3, r2
 800042c:	bf08      	it	eq
 800042e:	f020 0001 	biceq.w	r0, r0, #1
 8000432:	4770      	bx	lr
 8000434:	f102 0220 	add.w	r2, r2, #32
 8000438:	fa01 fc02 	lsl.w	ip, r1, r2
 800043c:	f1c2 0220 	rsb	r2, r2, #32
 8000440:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000444:	fa21 f202 	lsr.w	r2, r1, r2
 8000448:	eb43 0002 	adc.w	r0, r3, r2
 800044c:	bf08      	it	eq
 800044e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000452:	4770      	bx	lr

08000454 <__aeabi_ldivmod>:
 8000454:	b97b      	cbnz	r3, 8000476 <__aeabi_ldivmod+0x22>
 8000456:	b972      	cbnz	r2, 8000476 <__aeabi_ldivmod+0x22>
 8000458:	2900      	cmp	r1, #0
 800045a:	bfbe      	ittt	lt
 800045c:	2000      	movlt	r0, #0
 800045e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000462:	e006      	blt.n	8000472 <__aeabi_ldivmod+0x1e>
 8000464:	bf08      	it	eq
 8000466:	2800      	cmpeq	r0, #0
 8000468:	bf1c      	itt	ne
 800046a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800046e:	f04f 30ff 	movne.w	r0, #4294967295
 8000472:	f000 b9d3 	b.w	800081c <__aeabi_idiv0>
 8000476:	f1ad 0c08 	sub.w	ip, sp, #8
 800047a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800047e:	2900      	cmp	r1, #0
 8000480:	db09      	blt.n	8000496 <__aeabi_ldivmod+0x42>
 8000482:	2b00      	cmp	r3, #0
 8000484:	db1a      	blt.n	80004bc <__aeabi_ldivmod+0x68>
 8000486:	f000 f84d 	bl	8000524 <__udivmoddi4>
 800048a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800048e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000492:	b004      	add	sp, #16
 8000494:	4770      	bx	lr
 8000496:	4240      	negs	r0, r0
 8000498:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800049c:	2b00      	cmp	r3, #0
 800049e:	db1b      	blt.n	80004d8 <__aeabi_ldivmod+0x84>
 80004a0:	f000 f840 	bl	8000524 <__udivmoddi4>
 80004a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004ac:	b004      	add	sp, #16
 80004ae:	4240      	negs	r0, r0
 80004b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b4:	4252      	negs	r2, r2
 80004b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ba:	4770      	bx	lr
 80004bc:	4252      	negs	r2, r2
 80004be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004c2:	f000 f82f 	bl	8000524 <__udivmoddi4>
 80004c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004ce:	b004      	add	sp, #16
 80004d0:	4240      	negs	r0, r0
 80004d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d6:	4770      	bx	lr
 80004d8:	4252      	negs	r2, r2
 80004da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004de:	f000 f821 	bl	8000524 <__udivmoddi4>
 80004e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004ea:	b004      	add	sp, #16
 80004ec:	4252      	negs	r2, r2
 80004ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_uldivmod>:
 80004f4:	b953      	cbnz	r3, 800050c <__aeabi_uldivmod+0x18>
 80004f6:	b94a      	cbnz	r2, 800050c <__aeabi_uldivmod+0x18>
 80004f8:	2900      	cmp	r1, #0
 80004fa:	bf08      	it	eq
 80004fc:	2800      	cmpeq	r0, #0
 80004fe:	bf1c      	itt	ne
 8000500:	f04f 31ff 	movne.w	r1, #4294967295
 8000504:	f04f 30ff 	movne.w	r0, #4294967295
 8000508:	f000 b988 	b.w	800081c <__aeabi_idiv0>
 800050c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000510:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000514:	f000 f806 	bl	8000524 <__udivmoddi4>
 8000518:	f8dd e004 	ldr.w	lr, [sp, #4]
 800051c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000520:	b004      	add	sp, #16
 8000522:	4770      	bx	lr

08000524 <__udivmoddi4>:
 8000524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000528:	9d08      	ldr	r5, [sp, #32]
 800052a:	468e      	mov	lr, r1
 800052c:	4604      	mov	r4, r0
 800052e:	4688      	mov	r8, r1
 8000530:	2b00      	cmp	r3, #0
 8000532:	d14a      	bne.n	80005ca <__udivmoddi4+0xa6>
 8000534:	428a      	cmp	r2, r1
 8000536:	4617      	mov	r7, r2
 8000538:	d962      	bls.n	8000600 <__udivmoddi4+0xdc>
 800053a:	fab2 f682 	clz	r6, r2
 800053e:	b14e      	cbz	r6, 8000554 <__udivmoddi4+0x30>
 8000540:	f1c6 0320 	rsb	r3, r6, #32
 8000544:	fa01 f806 	lsl.w	r8, r1, r6
 8000548:	fa20 f303 	lsr.w	r3, r0, r3
 800054c:	40b7      	lsls	r7, r6
 800054e:	ea43 0808 	orr.w	r8, r3, r8
 8000552:	40b4      	lsls	r4, r6
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	fa1f fc87 	uxth.w	ip, r7
 800055c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000560:	0c23      	lsrs	r3, r4, #16
 8000562:	fb0e 8811 	mls	r8, lr, r1, r8
 8000566:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800056a:	fb01 f20c 	mul.w	r2, r1, ip
 800056e:	429a      	cmp	r2, r3
 8000570:	d909      	bls.n	8000586 <__udivmoddi4+0x62>
 8000572:	18fb      	adds	r3, r7, r3
 8000574:	f101 30ff 	add.w	r0, r1, #4294967295
 8000578:	f080 80ea 	bcs.w	8000750 <__udivmoddi4+0x22c>
 800057c:	429a      	cmp	r2, r3
 800057e:	f240 80e7 	bls.w	8000750 <__udivmoddi4+0x22c>
 8000582:	3902      	subs	r1, #2
 8000584:	443b      	add	r3, r7
 8000586:	1a9a      	subs	r2, r3, r2
 8000588:	b2a3      	uxth	r3, r4
 800058a:	fbb2 f0fe 	udiv	r0, r2, lr
 800058e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000596:	fb00 fc0c 	mul.w	ip, r0, ip
 800059a:	459c      	cmp	ip, r3
 800059c:	d909      	bls.n	80005b2 <__udivmoddi4+0x8e>
 800059e:	18fb      	adds	r3, r7, r3
 80005a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80005a4:	f080 80d6 	bcs.w	8000754 <__udivmoddi4+0x230>
 80005a8:	459c      	cmp	ip, r3
 80005aa:	f240 80d3 	bls.w	8000754 <__udivmoddi4+0x230>
 80005ae:	443b      	add	r3, r7
 80005b0:	3802      	subs	r0, #2
 80005b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80005b6:	eba3 030c 	sub.w	r3, r3, ip
 80005ba:	2100      	movs	r1, #0
 80005bc:	b11d      	cbz	r5, 80005c6 <__udivmoddi4+0xa2>
 80005be:	40f3      	lsrs	r3, r6
 80005c0:	2200      	movs	r2, #0
 80005c2:	e9c5 3200 	strd	r3, r2, [r5]
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	428b      	cmp	r3, r1
 80005cc:	d905      	bls.n	80005da <__udivmoddi4+0xb6>
 80005ce:	b10d      	cbz	r5, 80005d4 <__udivmoddi4+0xb0>
 80005d0:	e9c5 0100 	strd	r0, r1, [r5]
 80005d4:	2100      	movs	r1, #0
 80005d6:	4608      	mov	r0, r1
 80005d8:	e7f5      	b.n	80005c6 <__udivmoddi4+0xa2>
 80005da:	fab3 f183 	clz	r1, r3
 80005de:	2900      	cmp	r1, #0
 80005e0:	d146      	bne.n	8000670 <__udivmoddi4+0x14c>
 80005e2:	4573      	cmp	r3, lr
 80005e4:	d302      	bcc.n	80005ec <__udivmoddi4+0xc8>
 80005e6:	4282      	cmp	r2, r0
 80005e8:	f200 8105 	bhi.w	80007f6 <__udivmoddi4+0x2d2>
 80005ec:	1a84      	subs	r4, r0, r2
 80005ee:	eb6e 0203 	sbc.w	r2, lr, r3
 80005f2:	2001      	movs	r0, #1
 80005f4:	4690      	mov	r8, r2
 80005f6:	2d00      	cmp	r5, #0
 80005f8:	d0e5      	beq.n	80005c6 <__udivmoddi4+0xa2>
 80005fa:	e9c5 4800 	strd	r4, r8, [r5]
 80005fe:	e7e2      	b.n	80005c6 <__udivmoddi4+0xa2>
 8000600:	2a00      	cmp	r2, #0
 8000602:	f000 8090 	beq.w	8000726 <__udivmoddi4+0x202>
 8000606:	fab2 f682 	clz	r6, r2
 800060a:	2e00      	cmp	r6, #0
 800060c:	f040 80a4 	bne.w	8000758 <__udivmoddi4+0x234>
 8000610:	1a8a      	subs	r2, r1, r2
 8000612:	0c03      	lsrs	r3, r0, #16
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	b280      	uxth	r0, r0
 800061a:	b2bc      	uxth	r4, r7
 800061c:	2101      	movs	r1, #1
 800061e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000622:	fb0e 221c 	mls	r2, lr, ip, r2
 8000626:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800062a:	fb04 f20c 	mul.w	r2, r4, ip
 800062e:	429a      	cmp	r2, r3
 8000630:	d907      	bls.n	8000642 <__udivmoddi4+0x11e>
 8000632:	18fb      	adds	r3, r7, r3
 8000634:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000638:	d202      	bcs.n	8000640 <__udivmoddi4+0x11c>
 800063a:	429a      	cmp	r2, r3
 800063c:	f200 80e0 	bhi.w	8000800 <__udivmoddi4+0x2dc>
 8000640:	46c4      	mov	ip, r8
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	fbb3 f2fe 	udiv	r2, r3, lr
 8000648:	fb0e 3312 	mls	r3, lr, r2, r3
 800064c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000650:	fb02 f404 	mul.w	r4, r2, r4
 8000654:	429c      	cmp	r4, r3
 8000656:	d907      	bls.n	8000668 <__udivmoddi4+0x144>
 8000658:	18fb      	adds	r3, r7, r3
 800065a:	f102 30ff 	add.w	r0, r2, #4294967295
 800065e:	d202      	bcs.n	8000666 <__udivmoddi4+0x142>
 8000660:	429c      	cmp	r4, r3
 8000662:	f200 80ca 	bhi.w	80007fa <__udivmoddi4+0x2d6>
 8000666:	4602      	mov	r2, r0
 8000668:	1b1b      	subs	r3, r3, r4
 800066a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800066e:	e7a5      	b.n	80005bc <__udivmoddi4+0x98>
 8000670:	f1c1 0620 	rsb	r6, r1, #32
 8000674:	408b      	lsls	r3, r1
 8000676:	fa22 f706 	lsr.w	r7, r2, r6
 800067a:	431f      	orrs	r7, r3
 800067c:	fa0e f401 	lsl.w	r4, lr, r1
 8000680:	fa20 f306 	lsr.w	r3, r0, r6
 8000684:	fa2e fe06 	lsr.w	lr, lr, r6
 8000688:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800068c:	4323      	orrs	r3, r4
 800068e:	fa00 f801 	lsl.w	r8, r0, r1
 8000692:	fa1f fc87 	uxth.w	ip, r7
 8000696:	fbbe f0f9 	udiv	r0, lr, r9
 800069a:	0c1c      	lsrs	r4, r3, #16
 800069c:	fb09 ee10 	mls	lr, r9, r0, lr
 80006a0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80006a4:	fb00 fe0c 	mul.w	lr, r0, ip
 80006a8:	45a6      	cmp	lr, r4
 80006aa:	fa02 f201 	lsl.w	r2, r2, r1
 80006ae:	d909      	bls.n	80006c4 <__udivmoddi4+0x1a0>
 80006b0:	193c      	adds	r4, r7, r4
 80006b2:	f100 3aff 	add.w	sl, r0, #4294967295
 80006b6:	f080 809c 	bcs.w	80007f2 <__udivmoddi4+0x2ce>
 80006ba:	45a6      	cmp	lr, r4
 80006bc:	f240 8099 	bls.w	80007f2 <__udivmoddi4+0x2ce>
 80006c0:	3802      	subs	r0, #2
 80006c2:	443c      	add	r4, r7
 80006c4:	eba4 040e 	sub.w	r4, r4, lr
 80006c8:	fa1f fe83 	uxth.w	lr, r3
 80006cc:	fbb4 f3f9 	udiv	r3, r4, r9
 80006d0:	fb09 4413 	mls	r4, r9, r3, r4
 80006d4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80006d8:	fb03 fc0c 	mul.w	ip, r3, ip
 80006dc:	45a4      	cmp	ip, r4
 80006de:	d908      	bls.n	80006f2 <__udivmoddi4+0x1ce>
 80006e0:	193c      	adds	r4, r7, r4
 80006e2:	f103 3eff 	add.w	lr, r3, #4294967295
 80006e6:	f080 8082 	bcs.w	80007ee <__udivmoddi4+0x2ca>
 80006ea:	45a4      	cmp	ip, r4
 80006ec:	d97f      	bls.n	80007ee <__udivmoddi4+0x2ca>
 80006ee:	3b02      	subs	r3, #2
 80006f0:	443c      	add	r4, r7
 80006f2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80006f6:	eba4 040c 	sub.w	r4, r4, ip
 80006fa:	fba0 ec02 	umull	lr, ip, r0, r2
 80006fe:	4564      	cmp	r4, ip
 8000700:	4673      	mov	r3, lr
 8000702:	46e1      	mov	r9, ip
 8000704:	d362      	bcc.n	80007cc <__udivmoddi4+0x2a8>
 8000706:	d05f      	beq.n	80007c8 <__udivmoddi4+0x2a4>
 8000708:	b15d      	cbz	r5, 8000722 <__udivmoddi4+0x1fe>
 800070a:	ebb8 0203 	subs.w	r2, r8, r3
 800070e:	eb64 0409 	sbc.w	r4, r4, r9
 8000712:	fa04 f606 	lsl.w	r6, r4, r6
 8000716:	fa22 f301 	lsr.w	r3, r2, r1
 800071a:	431e      	orrs	r6, r3
 800071c:	40cc      	lsrs	r4, r1
 800071e:	e9c5 6400 	strd	r6, r4, [r5]
 8000722:	2100      	movs	r1, #0
 8000724:	e74f      	b.n	80005c6 <__udivmoddi4+0xa2>
 8000726:	fbb1 fcf2 	udiv	ip, r1, r2
 800072a:	0c01      	lsrs	r1, r0, #16
 800072c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000730:	b280      	uxth	r0, r0
 8000732:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000736:	463b      	mov	r3, r7
 8000738:	4638      	mov	r0, r7
 800073a:	463c      	mov	r4, r7
 800073c:	46b8      	mov	r8, r7
 800073e:	46be      	mov	lr, r7
 8000740:	2620      	movs	r6, #32
 8000742:	fbb1 f1f7 	udiv	r1, r1, r7
 8000746:	eba2 0208 	sub.w	r2, r2, r8
 800074a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800074e:	e766      	b.n	800061e <__udivmoddi4+0xfa>
 8000750:	4601      	mov	r1, r0
 8000752:	e718      	b.n	8000586 <__udivmoddi4+0x62>
 8000754:	4610      	mov	r0, r2
 8000756:	e72c      	b.n	80005b2 <__udivmoddi4+0x8e>
 8000758:	f1c6 0220 	rsb	r2, r6, #32
 800075c:	fa2e f302 	lsr.w	r3, lr, r2
 8000760:	40b7      	lsls	r7, r6
 8000762:	40b1      	lsls	r1, r6
 8000764:	fa20 f202 	lsr.w	r2, r0, r2
 8000768:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076c:	430a      	orrs	r2, r1
 800076e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000772:	b2bc      	uxth	r4, r7
 8000774:	fb0e 3318 	mls	r3, lr, r8, r3
 8000778:	0c11      	lsrs	r1, r2, #16
 800077a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800077e:	fb08 f904 	mul.w	r9, r8, r4
 8000782:	40b0      	lsls	r0, r6
 8000784:	4589      	cmp	r9, r1
 8000786:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800078a:	b280      	uxth	r0, r0
 800078c:	d93e      	bls.n	800080c <__udivmoddi4+0x2e8>
 800078e:	1879      	adds	r1, r7, r1
 8000790:	f108 3cff 	add.w	ip, r8, #4294967295
 8000794:	d201      	bcs.n	800079a <__udivmoddi4+0x276>
 8000796:	4589      	cmp	r9, r1
 8000798:	d81f      	bhi.n	80007da <__udivmoddi4+0x2b6>
 800079a:	eba1 0109 	sub.w	r1, r1, r9
 800079e:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a2:	fb09 f804 	mul.w	r8, r9, r4
 80007a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80007aa:	b292      	uxth	r2, r2
 80007ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007b0:	4542      	cmp	r2, r8
 80007b2:	d229      	bcs.n	8000808 <__udivmoddi4+0x2e4>
 80007b4:	18ba      	adds	r2, r7, r2
 80007b6:	f109 31ff 	add.w	r1, r9, #4294967295
 80007ba:	d2c4      	bcs.n	8000746 <__udivmoddi4+0x222>
 80007bc:	4542      	cmp	r2, r8
 80007be:	d2c2      	bcs.n	8000746 <__udivmoddi4+0x222>
 80007c0:	f1a9 0102 	sub.w	r1, r9, #2
 80007c4:	443a      	add	r2, r7
 80007c6:	e7be      	b.n	8000746 <__udivmoddi4+0x222>
 80007c8:	45f0      	cmp	r8, lr
 80007ca:	d29d      	bcs.n	8000708 <__udivmoddi4+0x1e4>
 80007cc:	ebbe 0302 	subs.w	r3, lr, r2
 80007d0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80007d4:	3801      	subs	r0, #1
 80007d6:	46e1      	mov	r9, ip
 80007d8:	e796      	b.n	8000708 <__udivmoddi4+0x1e4>
 80007da:	eba7 0909 	sub.w	r9, r7, r9
 80007de:	4449      	add	r1, r9
 80007e0:	f1a8 0c02 	sub.w	ip, r8, #2
 80007e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80007e8:	fb09 f804 	mul.w	r8, r9, r4
 80007ec:	e7db      	b.n	80007a6 <__udivmoddi4+0x282>
 80007ee:	4673      	mov	r3, lr
 80007f0:	e77f      	b.n	80006f2 <__udivmoddi4+0x1ce>
 80007f2:	4650      	mov	r0, sl
 80007f4:	e766      	b.n	80006c4 <__udivmoddi4+0x1a0>
 80007f6:	4608      	mov	r0, r1
 80007f8:	e6fd      	b.n	80005f6 <__udivmoddi4+0xd2>
 80007fa:	443b      	add	r3, r7
 80007fc:	3a02      	subs	r2, #2
 80007fe:	e733      	b.n	8000668 <__udivmoddi4+0x144>
 8000800:	f1ac 0c02 	sub.w	ip, ip, #2
 8000804:	443b      	add	r3, r7
 8000806:	e71c      	b.n	8000642 <__udivmoddi4+0x11e>
 8000808:	4649      	mov	r1, r9
 800080a:	e79c      	b.n	8000746 <__udivmoddi4+0x222>
 800080c:	eba1 0109 	sub.w	r1, r1, r9
 8000810:	46c4      	mov	ip, r8
 8000812:	fbb1 f9fe 	udiv	r9, r1, lr
 8000816:	fb09 f804 	mul.w	r8, r9, r4
 800081a:	e7c4      	b.n	80007a6 <__udivmoddi4+0x282>

0800081c <__aeabi_idiv0>:
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <BMP_Read8>:
static void BMP_ReadCalibration(void);

/* Private functions */

static uint8_t BMP_Read8(uint8_t reg)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b088      	sub	sp, #32
 8000824:	af04      	add	r7, sp, #16
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, reg, 1, &value, 1, HAL_MAX_DELAY);
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	b29a      	uxth	r2, r3
 8000832:	f04f 33ff 	mov.w	r3, #4294967295
 8000836:	9302      	str	r3, [sp, #8]
 8000838:	2301      	movs	r3, #1
 800083a:	9301      	str	r3, [sp, #4]
 800083c:	f107 030f 	add.w	r3, r7, #15
 8000840:	9300      	str	r3, [sp, #0]
 8000842:	2301      	movs	r3, #1
 8000844:	21ec      	movs	r1, #236	@ 0xec
 8000846:	4804      	ldr	r0, [pc, #16]	@ (8000858 <BMP_Read8+0x38>)
 8000848:	f003 f8ba 	bl	80039c0 <HAL_I2C_Mem_Read>
    return value;
 800084c:	7bfb      	ldrb	r3, [r7, #15]
}
 800084e:	4618      	mov	r0, r3
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000114 	.word	0x20000114

0800085c <BMP_Write8>:

static void BMP_Write8(uint8_t reg, uint8_t value)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af04      	add	r7, sp, #16
 8000862:	4603      	mov	r3, r0
 8000864:	460a      	mov	r2, r1
 8000866:	71fb      	strb	r3, [r7, #7]
 8000868:	4613      	mov	r3, r2
 800086a:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, reg, 1, &value, 1, HAL_MAX_DELAY);
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	b29a      	uxth	r2, r3
 8000870:	f04f 33ff 	mov.w	r3, #4294967295
 8000874:	9302      	str	r3, [sp, #8]
 8000876:	2301      	movs	r3, #1
 8000878:	9301      	str	r3, [sp, #4]
 800087a:	1dbb      	adds	r3, r7, #6
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2301      	movs	r3, #1
 8000880:	21ec      	movs	r1, #236	@ 0xec
 8000882:	4803      	ldr	r0, [pc, #12]	@ (8000890 <BMP_Write8+0x34>)
 8000884:	f002 ff88 	bl	8003798 <HAL_I2C_Mem_Write>
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000114 	.word	0x20000114

08000894 <BMP_ReadCalibration>:

static void BMP_ReadCalibration(void)
{
 8000894:	b598      	push	{r3, r4, r7, lr}
 8000896:	af00      	add	r7, sp, #0
    dig_T1 = (uint16_t)(BMP_Read8(0x88) | (BMP_Read8(0x89) << 8));
 8000898:	2088      	movs	r0, #136	@ 0x88
 800089a:	f7ff ffc1 	bl	8000820 <BMP_Read8>
 800089e:	4603      	mov	r3, r0
 80008a0:	b21c      	sxth	r4, r3
 80008a2:	2089      	movs	r0, #137	@ 0x89
 80008a4:	f7ff ffbc 	bl	8000820 <BMP_Read8>
 80008a8:	4603      	mov	r3, r0
 80008aa:	b21b      	sxth	r3, r3
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	b21b      	sxth	r3, r3
 80008b0:	4323      	orrs	r3, r4
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	b29a      	uxth	r2, r3
 80008b6:	4b5a      	ldr	r3, [pc, #360]	@ (8000a20 <BMP_ReadCalibration+0x18c>)
 80008b8:	801a      	strh	r2, [r3, #0]
    dig_T2 = (int16_t)(BMP_Read8(0x8A) | (BMP_Read8(0x8B) << 8));
 80008ba:	208a      	movs	r0, #138	@ 0x8a
 80008bc:	f7ff ffb0 	bl	8000820 <BMP_Read8>
 80008c0:	4603      	mov	r3, r0
 80008c2:	b21c      	sxth	r4, r3
 80008c4:	208b      	movs	r0, #139	@ 0x8b
 80008c6:	f7ff ffab 	bl	8000820 <BMP_Read8>
 80008ca:	4603      	mov	r3, r0
 80008cc:	b21b      	sxth	r3, r3
 80008ce:	021b      	lsls	r3, r3, #8
 80008d0:	b21b      	sxth	r3, r3
 80008d2:	4323      	orrs	r3, r4
 80008d4:	b21a      	sxth	r2, r3
 80008d6:	4b53      	ldr	r3, [pc, #332]	@ (8000a24 <BMP_ReadCalibration+0x190>)
 80008d8:	801a      	strh	r2, [r3, #0]
    dig_T3 = (int16_t)(BMP_Read8(0x8C) | (BMP_Read8(0x8D) << 8));
 80008da:	208c      	movs	r0, #140	@ 0x8c
 80008dc:	f7ff ffa0 	bl	8000820 <BMP_Read8>
 80008e0:	4603      	mov	r3, r0
 80008e2:	b21c      	sxth	r4, r3
 80008e4:	208d      	movs	r0, #141	@ 0x8d
 80008e6:	f7ff ff9b 	bl	8000820 <BMP_Read8>
 80008ea:	4603      	mov	r3, r0
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	021b      	lsls	r3, r3, #8
 80008f0:	b21b      	sxth	r3, r3
 80008f2:	4323      	orrs	r3, r4
 80008f4:	b21a      	sxth	r2, r3
 80008f6:	4b4c      	ldr	r3, [pc, #304]	@ (8000a28 <BMP_ReadCalibration+0x194>)
 80008f8:	801a      	strh	r2, [r3, #0]

    dig_P1 = (uint16_t)(BMP_Read8(0x8E) | (BMP_Read8(0x8F) << 8));
 80008fa:	208e      	movs	r0, #142	@ 0x8e
 80008fc:	f7ff ff90 	bl	8000820 <BMP_Read8>
 8000900:	4603      	mov	r3, r0
 8000902:	b21c      	sxth	r4, r3
 8000904:	208f      	movs	r0, #143	@ 0x8f
 8000906:	f7ff ff8b 	bl	8000820 <BMP_Read8>
 800090a:	4603      	mov	r3, r0
 800090c:	b21b      	sxth	r3, r3
 800090e:	021b      	lsls	r3, r3, #8
 8000910:	b21b      	sxth	r3, r3
 8000912:	4323      	orrs	r3, r4
 8000914:	b21b      	sxth	r3, r3
 8000916:	b29a      	uxth	r2, r3
 8000918:	4b44      	ldr	r3, [pc, #272]	@ (8000a2c <BMP_ReadCalibration+0x198>)
 800091a:	801a      	strh	r2, [r3, #0]
    dig_P2 = (int16_t)(BMP_Read8(0x90) | (BMP_Read8(0x91) << 8));
 800091c:	2090      	movs	r0, #144	@ 0x90
 800091e:	f7ff ff7f 	bl	8000820 <BMP_Read8>
 8000922:	4603      	mov	r3, r0
 8000924:	b21c      	sxth	r4, r3
 8000926:	2091      	movs	r0, #145	@ 0x91
 8000928:	f7ff ff7a 	bl	8000820 <BMP_Read8>
 800092c:	4603      	mov	r3, r0
 800092e:	b21b      	sxth	r3, r3
 8000930:	021b      	lsls	r3, r3, #8
 8000932:	b21b      	sxth	r3, r3
 8000934:	4323      	orrs	r3, r4
 8000936:	b21a      	sxth	r2, r3
 8000938:	4b3d      	ldr	r3, [pc, #244]	@ (8000a30 <BMP_ReadCalibration+0x19c>)
 800093a:	801a      	strh	r2, [r3, #0]
    dig_P3 = (int16_t)(BMP_Read8(0x92) | (BMP_Read8(0x93) << 8));
 800093c:	2092      	movs	r0, #146	@ 0x92
 800093e:	f7ff ff6f 	bl	8000820 <BMP_Read8>
 8000942:	4603      	mov	r3, r0
 8000944:	b21c      	sxth	r4, r3
 8000946:	2093      	movs	r0, #147	@ 0x93
 8000948:	f7ff ff6a 	bl	8000820 <BMP_Read8>
 800094c:	4603      	mov	r3, r0
 800094e:	b21b      	sxth	r3, r3
 8000950:	021b      	lsls	r3, r3, #8
 8000952:	b21b      	sxth	r3, r3
 8000954:	4323      	orrs	r3, r4
 8000956:	b21a      	sxth	r2, r3
 8000958:	4b36      	ldr	r3, [pc, #216]	@ (8000a34 <BMP_ReadCalibration+0x1a0>)
 800095a:	801a      	strh	r2, [r3, #0]
    dig_P4 = (int16_t)(BMP_Read8(0x94) | (BMP_Read8(0x95) << 8));
 800095c:	2094      	movs	r0, #148	@ 0x94
 800095e:	f7ff ff5f 	bl	8000820 <BMP_Read8>
 8000962:	4603      	mov	r3, r0
 8000964:	b21c      	sxth	r4, r3
 8000966:	2095      	movs	r0, #149	@ 0x95
 8000968:	f7ff ff5a 	bl	8000820 <BMP_Read8>
 800096c:	4603      	mov	r3, r0
 800096e:	b21b      	sxth	r3, r3
 8000970:	021b      	lsls	r3, r3, #8
 8000972:	b21b      	sxth	r3, r3
 8000974:	4323      	orrs	r3, r4
 8000976:	b21a      	sxth	r2, r3
 8000978:	4b2f      	ldr	r3, [pc, #188]	@ (8000a38 <BMP_ReadCalibration+0x1a4>)
 800097a:	801a      	strh	r2, [r3, #0]
    dig_P5 = (int16_t)(BMP_Read8(0x96) | (BMP_Read8(0x97) << 8));
 800097c:	2096      	movs	r0, #150	@ 0x96
 800097e:	f7ff ff4f 	bl	8000820 <BMP_Read8>
 8000982:	4603      	mov	r3, r0
 8000984:	b21c      	sxth	r4, r3
 8000986:	2097      	movs	r0, #151	@ 0x97
 8000988:	f7ff ff4a 	bl	8000820 <BMP_Read8>
 800098c:	4603      	mov	r3, r0
 800098e:	b21b      	sxth	r3, r3
 8000990:	021b      	lsls	r3, r3, #8
 8000992:	b21b      	sxth	r3, r3
 8000994:	4323      	orrs	r3, r4
 8000996:	b21a      	sxth	r2, r3
 8000998:	4b28      	ldr	r3, [pc, #160]	@ (8000a3c <BMP_ReadCalibration+0x1a8>)
 800099a:	801a      	strh	r2, [r3, #0]
    dig_P6 = (int16_t)(BMP_Read8(0x98) | (BMP_Read8(0x99) << 8));
 800099c:	2098      	movs	r0, #152	@ 0x98
 800099e:	f7ff ff3f 	bl	8000820 <BMP_Read8>
 80009a2:	4603      	mov	r3, r0
 80009a4:	b21c      	sxth	r4, r3
 80009a6:	2099      	movs	r0, #153	@ 0x99
 80009a8:	f7ff ff3a 	bl	8000820 <BMP_Read8>
 80009ac:	4603      	mov	r3, r0
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	021b      	lsls	r3, r3, #8
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	4323      	orrs	r3, r4
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	4b21      	ldr	r3, [pc, #132]	@ (8000a40 <BMP_ReadCalibration+0x1ac>)
 80009ba:	801a      	strh	r2, [r3, #0]
    dig_P7 = (int16_t)(BMP_Read8(0x9A) | (BMP_Read8(0x9B) << 8));
 80009bc:	209a      	movs	r0, #154	@ 0x9a
 80009be:	f7ff ff2f 	bl	8000820 <BMP_Read8>
 80009c2:	4603      	mov	r3, r0
 80009c4:	b21c      	sxth	r4, r3
 80009c6:	209b      	movs	r0, #155	@ 0x9b
 80009c8:	f7ff ff2a 	bl	8000820 <BMP_Read8>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b21b      	sxth	r3, r3
 80009d0:	021b      	lsls	r3, r3, #8
 80009d2:	b21b      	sxth	r3, r3
 80009d4:	4323      	orrs	r3, r4
 80009d6:	b21a      	sxth	r2, r3
 80009d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <BMP_ReadCalibration+0x1b0>)
 80009da:	801a      	strh	r2, [r3, #0]
    dig_P8 = (int16_t)(BMP_Read8(0x9C) | (BMP_Read8(0x9D) << 8));
 80009dc:	209c      	movs	r0, #156	@ 0x9c
 80009de:	f7ff ff1f 	bl	8000820 <BMP_Read8>
 80009e2:	4603      	mov	r3, r0
 80009e4:	b21c      	sxth	r4, r3
 80009e6:	209d      	movs	r0, #157	@ 0x9d
 80009e8:	f7ff ff1a 	bl	8000820 <BMP_Read8>
 80009ec:	4603      	mov	r3, r0
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	b21b      	sxth	r3, r3
 80009f4:	4323      	orrs	r3, r4
 80009f6:	b21a      	sxth	r2, r3
 80009f8:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <BMP_ReadCalibration+0x1b4>)
 80009fa:	801a      	strh	r2, [r3, #0]
    dig_P9 = (int16_t)(BMP_Read8(0x9E) | (BMP_Read8(0x9F) << 8));
 80009fc:	209e      	movs	r0, #158	@ 0x9e
 80009fe:	f7ff ff0f 	bl	8000820 <BMP_Read8>
 8000a02:	4603      	mov	r3, r0
 8000a04:	b21c      	sxth	r4, r3
 8000a06:	209f      	movs	r0, #159	@ 0x9f
 8000a08:	f7ff ff0a 	bl	8000820 <BMP_Read8>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	b21b      	sxth	r3, r3
 8000a10:	021b      	lsls	r3, r3, #8
 8000a12:	b21b      	sxth	r3, r3
 8000a14:	4323      	orrs	r3, r4
 8000a16:	b21a      	sxth	r2, r3
 8000a18:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <BMP_ReadCalibration+0x1b8>)
 8000a1a:	801a      	strh	r2, [r3, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	bd98      	pop	{r3, r4, r7, pc}
 8000a20:	20000078 	.word	0x20000078
 8000a24:	2000007a 	.word	0x2000007a
 8000a28:	2000007c 	.word	0x2000007c
 8000a2c:	2000007e 	.word	0x2000007e
 8000a30:	20000080 	.word	0x20000080
 8000a34:	20000082 	.word	0x20000082
 8000a38:	20000084 	.word	0x20000084
 8000a3c:	20000086 	.word	0x20000086
 8000a40:	20000088 	.word	0x20000088
 8000a44:	2000008a 	.word	0x2000008a
 8000a48:	2000008c 	.word	0x2000008c
 8000a4c:	2000008e 	.word	0x2000008e

08000a50 <BMP_Init>:

/* Public functions */

void BMP_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
    uint8_t id = BMP_Read8(0xD0);
 8000a56:	20d0      	movs	r0, #208	@ 0xd0
 8000a58:	f7ff fee2 	bl	8000820 <BMP_Read8>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	71fb      	strb	r3, [r7, #7]

    if (id != 0x58)
 8000a60:	79fb      	ldrb	r3, [r7, #7]
 8000a62:	2b58      	cmp	r3, #88	@ 0x58
 8000a64:	d10a      	bne.n	8000a7c <BMP_Init+0x2c>
    {
        /* Error - sensor not connected */
        return;
    }

    BMP_ReadCalibration();
 8000a66:	f7ff ff15 	bl	8000894 <BMP_ReadCalibration>

    /* Oversampling x1, normal mode */
    BMP_Write8(0xF4, 0b00100111);
 8000a6a:	2127      	movs	r1, #39	@ 0x27
 8000a6c:	20f4      	movs	r0, #244	@ 0xf4
 8000a6e:	f7ff fef5 	bl	800085c <BMP_Write8>

    /* Filter, 0.5ms standby */
    BMP_Write8(0xF5, 0b00000000);
 8000a72:	2100      	movs	r1, #0
 8000a74:	20f5      	movs	r0, #245	@ 0xf5
 8000a76:	f7ff fef1 	bl	800085c <BMP_Write8>
 8000a7a:	e000      	b.n	8000a7e <BMP_Init+0x2e>
        return;
 8000a7c:	bf00      	nop
}
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <BMP_ReadTemperature>:

float BMP_ReadTemperature(void)
{
 8000a84:	b590      	push	{r4, r7, lr}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
    int32_t adc_T;
    int32_t var1, var2;
    float T;

    adc_T = (BMP_Read8(0xFA) << 12) | (BMP_Read8(0xFB) << 4) | (BMP_Read8(0xFC) >> 4);
 8000a8a:	20fa      	movs	r0, #250	@ 0xfa
 8000a8c:	f7ff fec8 	bl	8000820 <BMP_Read8>
 8000a90:	4603      	mov	r3, r0
 8000a92:	031c      	lsls	r4, r3, #12
 8000a94:	20fb      	movs	r0, #251	@ 0xfb
 8000a96:	f7ff fec3 	bl	8000820 <BMP_Read8>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	011b      	lsls	r3, r3, #4
 8000a9e:	431c      	orrs	r4, r3
 8000aa0:	20fc      	movs	r0, #252	@ 0xfc
 8000aa2:	f7ff febd 	bl	8000820 <BMP_Read8>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	091b      	lsrs	r3, r3, #4
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	4323      	orrs	r3, r4
 8000aae:	60fb      	str	r3, [r7, #12]

    var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * (int32_t)dig_T2) >> 11;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	10da      	asrs	r2, r3, #3
 8000ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b30 <BMP_ReadTemperature+0xac>)
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	4a1d      	ldr	r2, [pc, #116]	@ (8000b34 <BMP_ReadTemperature+0xb0>)
 8000abe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000ac2:	fb02 f303 	mul.w	r3, r2, r3
 8000ac6:	12db      	asrs	r3, r3, #11
 8000ac8:	60bb      	str	r3, [r7, #8]
    var2 = (((((adc_T >> 4) - (int32_t)dig_T1) * ((adc_T >> 4) - (int32_t)dig_T1)) >> 12) * (int32_t)dig_T3) >> 14;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	111b      	asrs	r3, r3, #4
 8000ace:	4a18      	ldr	r2, [pc, #96]	@ (8000b30 <BMP_ReadTemperature+0xac>)
 8000ad0:	8812      	ldrh	r2, [r2, #0]
 8000ad2:	1a9b      	subs	r3, r3, r2
 8000ad4:	68fa      	ldr	r2, [r7, #12]
 8000ad6:	1112      	asrs	r2, r2, #4
 8000ad8:	4915      	ldr	r1, [pc, #84]	@ (8000b30 <BMP_ReadTemperature+0xac>)
 8000ada:	8809      	ldrh	r1, [r1, #0]
 8000adc:	1a52      	subs	r2, r2, r1
 8000ade:	fb02 f303 	mul.w	r3, r2, r3
 8000ae2:	131b      	asrs	r3, r3, #12
 8000ae4:	4a14      	ldr	r2, [pc, #80]	@ (8000b38 <BMP_ReadTemperature+0xb4>)
 8000ae6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000aea:	fb02 f303 	mul.w	r3, r2, r3
 8000aee:	139b      	asrs	r3, r3, #14
 8000af0:	607b      	str	r3, [r7, #4]

    t_fine = var1 + var2;
 8000af2:	68ba      	ldr	r2, [r7, #8]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4413      	add	r3, r2
 8000af8:	4a10      	ldr	r2, [pc, #64]	@ (8000b3c <BMP_ReadTemperature+0xb8>)
 8000afa:	6013      	str	r3, [r2, #0]
    T = (float)((t_fine * 5 + 128) >> 8);
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <BMP_ReadTemperature+0xb8>)
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	4613      	mov	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	3380      	adds	r3, #128	@ 0x80
 8000b08:	121b      	asrs	r3, r3, #8
 8000b0a:	ee07 3a90 	vmov	s15, r3
 8000b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b12:	edc7 7a00 	vstr	s15, [r7]

    return T / 100.0f;
 8000b16:	edd7 7a00 	vldr	s15, [r7]
 8000b1a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000b40 <BMP_ReadTemperature+0xbc>
 8000b1e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000b22:	eef0 7a66 	vmov.f32	s15, s13
}
 8000b26:	eeb0 0a67 	vmov.f32	s0, s15
 8000b2a:	3714      	adds	r7, #20
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd90      	pop	{r4, r7, pc}
 8000b30:	20000078 	.word	0x20000078
 8000b34:	2000007a 	.word	0x2000007a
 8000b38:	2000007c 	.word	0x2000007c
 8000b3c:	20000090 	.word	0x20000090
 8000b40:	42c80000 	.word	0x42c80000

08000b44 <BMP_ReadPressure>:

float BMP_ReadPressure(void)
{
 8000b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b48:	b0cb      	sub	sp, #300	@ 0x12c
 8000b4a:	af00      	add	r7, sp, #0
    int32_t adc_P;
    int64_t var1, var2, p;

    adc_P = (BMP_Read8(0xF7) << 12) | (BMP_Read8(0xF8) << 4) | (BMP_Read8(0xF9) >> 4);
 8000b4c:	20f7      	movs	r0, #247	@ 0xf7
 8000b4e:	f7ff fe67 	bl	8000820 <BMP_Read8>
 8000b52:	4603      	mov	r3, r0
 8000b54:	031e      	lsls	r6, r3, #12
 8000b56:	20f8      	movs	r0, #248	@ 0xf8
 8000b58:	f7ff fe62 	bl	8000820 <BMP_Read8>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	011b      	lsls	r3, r3, #4
 8000b60:	431e      	orrs	r6, r3
 8000b62:	20f9      	movs	r0, #249	@ 0xf9
 8000b64:	f7ff fe5c 	bl	8000820 <BMP_Read8>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	091b      	lsrs	r3, r3, #4
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	4333      	orrs	r3, r6
 8000b70:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    var1 = ((int64_t)t_fine) - 128000;
 8000b74:	4baa      	ldr	r3, [pc, #680]	@ (8000e20 <BMP_ReadPressure+0x2dc>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	17da      	asrs	r2, r3, #31
 8000b7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000b7e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8000b82:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8000b86:	460b      	mov	r3, r1
 8000b88:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8000b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000b8e:	4613      	mov	r3, r2
 8000b90:	f143 33ff 	adc.w	r3, r3, #4294967295
 8000b94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000b96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000b9a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    var2 = var1 * var1 * (int64_t)dig_P6;
 8000b9e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000ba2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000ba6:	fb03 f102 	mul.w	r1, r3, r2
 8000baa:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000bae:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000bb2:	fb02 f303 	mul.w	r3, r2, r3
 8000bb6:	18ca      	adds	r2, r1, r3
 8000bb8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000bbc:	fba3 4503 	umull	r4, r5, r3, r3
 8000bc0:	1953      	adds	r3, r2, r5
 8000bc2:	461d      	mov	r5, r3
 8000bc4:	4b97      	ldr	r3, [pc, #604]	@ (8000e24 <BMP_ReadPressure+0x2e0>)
 8000bc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bca:	b21b      	sxth	r3, r3
 8000bcc:	17da      	asrs	r2, r3, #31
 8000bce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000bd2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000bd6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	fb03 f205 	mul.w	r2, r3, r5
 8000be0:	460b      	mov	r3, r1
 8000be2:	fb04 f303 	mul.w	r3, r4, r3
 8000be6:	4413      	add	r3, r2
 8000be8:	4602      	mov	r2, r0
 8000bea:	fba4 8902 	umull	r8, r9, r4, r2
 8000bee:	444b      	add	r3, r9
 8000bf0:	4699      	mov	r9, r3
 8000bf2:	e9c7 8944 	strd	r8, r9, [r7, #272]	@ 0x110
 8000bf6:	e9c7 8944 	strd	r8, r9, [r7, #272]	@ 0x110
    var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8000bfa:	4b8b      	ldr	r3, [pc, #556]	@ (8000e28 <BMP_ReadPressure+0x2e4>)
 8000bfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c00:	b21b      	sxth	r3, r3
 8000c02:	17da      	asrs	r2, r3, #31
 8000c04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000c08:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000c0c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000c10:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8000c14:	462a      	mov	r2, r5
 8000c16:	fb02 f203 	mul.w	r2, r2, r3
 8000c1a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000c1e:	4621      	mov	r1, r4
 8000c20:	fb01 f303 	mul.w	r3, r1, r3
 8000c24:	441a      	add	r2, r3
 8000c26:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000c2a:	4621      	mov	r1, r4
 8000c2c:	fba3 ab01 	umull	sl, fp, r3, r1
 8000c30:	eb02 030b 	add.w	r3, r2, fp
 8000c34:	469b      	mov	fp, r3
 8000c36:	f04f 0000 	mov.w	r0, #0
 8000c3a:	f04f 0100 	mov.w	r1, #0
 8000c3e:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000c42:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000c46:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000c4a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000c4e:	1814      	adds	r4, r2, r0
 8000c50:	643c      	str	r4, [r7, #64]	@ 0x40
 8000c52:	414b      	adcs	r3, r1
 8000c54:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c56:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000c5a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    var2 = var2 + (((int64_t)dig_P4) << 35);
 8000c5e:	4b73      	ldr	r3, [pc, #460]	@ (8000e2c <BMP_ReadPressure+0x2e8>)
 8000c60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	17da      	asrs	r2, r3, #31
 8000c68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000c6c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	f04f 0100 	mov.w	r1, #0
 8000c78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000c7c:	00d9      	lsls	r1, r3, #3
 8000c7e:	2000      	movs	r0, #0
 8000c80:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000c84:	1814      	adds	r4, r2, r0
 8000c86:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000c88:	414b      	adcs	r3, r1
 8000c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c8c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000c90:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    var1 = (((var1 * var1 * (int64_t)dig_P3) >> 8) + ((var1 * (int64_t)dig_P2) << 12));
 8000c94:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000c98:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000c9c:	fb03 f102 	mul.w	r1, r3, r2
 8000ca0:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000ca4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000ca8:	fb02 f303 	mul.w	r3, r2, r3
 8000cac:	18ca      	adds	r2, r1, r3
 8000cae:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000cb2:	fba3 1303 	umull	r1, r3, r3, r3
 8000cb6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000cba:	460b      	mov	r3, r1
 8000cbc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000cc4:	18d3      	adds	r3, r2, r3
 8000cc6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000cca:	4b59      	ldr	r3, [pc, #356]	@ (8000e30 <BMP_ReadPressure+0x2ec>)
 8000ccc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	17da      	asrs	r2, r3, #31
 8000cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000cd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000cdc:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000ce0:	462b      	mov	r3, r5
 8000ce2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8000ce6:	4642      	mov	r2, r8
 8000ce8:	fb02 f203 	mul.w	r2, r2, r3
 8000cec:	464b      	mov	r3, r9
 8000cee:	4621      	mov	r1, r4
 8000cf0:	fb01 f303 	mul.w	r3, r1, r3
 8000cf4:	4413      	add	r3, r2
 8000cf6:	4622      	mov	r2, r4
 8000cf8:	4641      	mov	r1, r8
 8000cfa:	fba2 1201 	umull	r1, r2, r2, r1
 8000cfe:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8000d02:	460a      	mov	r2, r1
 8000d04:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8000d08:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8000d0c:	4413      	add	r3, r2
 8000d0e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000d12:	f04f 0000 	mov.w	r0, #0
 8000d16:	f04f 0100 	mov.w	r1, #0
 8000d1a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8000d1e:	4623      	mov	r3, r4
 8000d20:	0a18      	lsrs	r0, r3, #8
 8000d22:	462b      	mov	r3, r5
 8000d24:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000d28:	462b      	mov	r3, r5
 8000d2a:	1219      	asrs	r1, r3, #8
 8000d2c:	4b41      	ldr	r3, [pc, #260]	@ (8000e34 <BMP_ReadPressure+0x2f0>)
 8000d2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d32:	b21b      	sxth	r3, r3
 8000d34:	17da      	asrs	r2, r3, #31
 8000d36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000d3a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000d3e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000d42:	e9d7 5628 	ldrd	r5, r6, [r7, #160]	@ 0xa0
 8000d46:	4632      	mov	r2, r6
 8000d48:	fb02 f203 	mul.w	r2, r2, r3
 8000d4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000d50:	462c      	mov	r4, r5
 8000d52:	fb04 f303 	mul.w	r3, r4, r3
 8000d56:	441a      	add	r2, r3
 8000d58:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000d5c:	462c      	mov	r4, r5
 8000d5e:	fba3 4304 	umull	r4, r3, r3, r4
 8000d62:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000d66:	4623      	mov	r3, r4
 8000d68:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000d70:	18d3      	adds	r3, r2, r3
 8000d72:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000d76:	f04f 0200 	mov.w	r2, #0
 8000d7a:	f04f 0300 	mov.w	r3, #0
 8000d7e:	e9d7 563c 	ldrd	r5, r6, [r7, #240]	@ 0xf0
 8000d82:	4634      	mov	r4, r6
 8000d84:	0323      	lsls	r3, r4, #12
 8000d86:	462c      	mov	r4, r5
 8000d88:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000d8c:	462c      	mov	r4, r5
 8000d8e:	0322      	lsls	r2, r4, #12
 8000d90:	1884      	adds	r4, r0, r2
 8000d92:	633c      	str	r4, [r7, #48]	@ 0x30
 8000d94:	eb41 0303 	adc.w	r3, r1, r3
 8000d98:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d9a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000d9e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((((int64_t)1 << 47) + var1) * (int64_t)dig_P1) >> 33;
 8000da2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000da6:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000daa:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8000dae:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8000db2:	4b21      	ldr	r3, [pc, #132]	@ (8000e38 <BMP_ReadPressure+0x2f4>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	2200      	movs	r2, #0
 8000dba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000dbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000dc2:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8000dc6:	462b      	mov	r3, r5
 8000dc8:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8000dcc:	4642      	mov	r2, r8
 8000dce:	fb02 f203 	mul.w	r2, r2, r3
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	4621      	mov	r1, r4
 8000dd6:	fb01 f303 	mul.w	r3, r1, r3
 8000dda:	4413      	add	r3, r2
 8000ddc:	4622      	mov	r2, r4
 8000dde:	4641      	mov	r1, r8
 8000de0:	fba2 1201 	umull	r1, r2, r2, r1
 8000de4:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000de8:	460a      	mov	r2, r1
 8000dea:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8000dee:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000df2:	4413      	add	r3, r2
 8000df4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000df8:	f04f 0200 	mov.w	r2, #0
 8000dfc:	f04f 0300 	mov.w	r3, #0
 8000e00:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000e04:	4629      	mov	r1, r5
 8000e06:	104a      	asrs	r2, r1, #1
 8000e08:	4629      	mov	r1, r5
 8000e0a:	17cb      	asrs	r3, r1, #31
 8000e0c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    if (var1 == 0)
 8000e10:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000e14:	4313      	orrs	r3, r2
 8000e16:	d113      	bne.n	8000e40 <BMP_ReadPressure+0x2fc>
    {
        return 0;
 8000e18:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8000e3c <BMP_ReadPressure+0x2f8>
 8000e1c:	e160      	b.n	80010e0 <BMP_ReadPressure+0x59c>
 8000e1e:	bf00      	nop
 8000e20:	20000090 	.word	0x20000090
 8000e24:	20000088 	.word	0x20000088
 8000e28:	20000086 	.word	0x20000086
 8000e2c:	20000084 	.word	0x20000084
 8000e30:	20000082 	.word	0x20000082
 8000e34:	20000080 	.word	0x20000080
 8000e38:	2000007e 	.word	0x2000007e
 8000e3c:	00000000 	.word	0x00000000
    }

    p = 1048576 - adc_P;
 8000e40:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000e44:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8000e48:	17da      	asrs	r2, r3, #31
 8000e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000e4e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000e52:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
    p = (((p << 31) - var2) * 3125) / var1;
 8000e56:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000e5a:	105b      	asrs	r3, r3, #1
 8000e5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000e60:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000e64:	07db      	lsls	r3, r3, #31
 8000e66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000e6a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000e6e:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8000e72:	4621      	mov	r1, r4
 8000e74:	1a89      	subs	r1, r1, r2
 8000e76:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8000e7a:	4629      	mov	r1, r5
 8000e7c:	eb61 0303 	sbc.w	r3, r1, r3
 8000e80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000e84:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000e88:	4622      	mov	r2, r4
 8000e8a:	462b      	mov	r3, r5
 8000e8c:	1891      	adds	r1, r2, r2
 8000e8e:	6239      	str	r1, [r7, #32]
 8000e90:	415b      	adcs	r3, r3
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000e98:	4621      	mov	r1, r4
 8000e9a:	1851      	adds	r1, r2, r1
 8000e9c:	61b9      	str	r1, [r7, #24]
 8000e9e:	4629      	mov	r1, r5
 8000ea0:	414b      	adcs	r3, r1
 8000ea2:	61fb      	str	r3, [r7, #28]
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000eb0:	4649      	mov	r1, r9
 8000eb2:	018b      	lsls	r3, r1, #6
 8000eb4:	4641      	mov	r1, r8
 8000eb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000eba:	4641      	mov	r1, r8
 8000ebc:	018a      	lsls	r2, r1, #6
 8000ebe:	4641      	mov	r1, r8
 8000ec0:	1889      	adds	r1, r1, r2
 8000ec2:	6139      	str	r1, [r7, #16]
 8000ec4:	4649      	mov	r1, r9
 8000ec6:	eb43 0101 	adc.w	r1, r3, r1
 8000eca:	6179      	str	r1, [r7, #20]
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	f04f 0300 	mov.w	r3, #0
 8000ed4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000ed8:	4649      	mov	r1, r9
 8000eda:	008b      	lsls	r3, r1, #2
 8000edc:	4641      	mov	r1, r8
 8000ede:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000ee2:	4641      	mov	r1, r8
 8000ee4:	008a      	lsls	r2, r1, #2
 8000ee6:	4610      	mov	r0, r2
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4603      	mov	r3, r0
 8000eec:	4622      	mov	r2, r4
 8000eee:	189b      	adds	r3, r3, r2
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	462a      	mov	r2, r5
 8000ef6:	eb42 0303 	adc.w	r3, r2, r3
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000f08:	4649      	mov	r1, r9
 8000f0a:	008b      	lsls	r3, r1, #2
 8000f0c:	4641      	mov	r1, r8
 8000f0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000f12:	4641      	mov	r1, r8
 8000f14:	008a      	lsls	r2, r1, #2
 8000f16:	4610      	mov	r0, r2
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4622      	mov	r2, r4
 8000f1e:	189b      	adds	r3, r3, r2
 8000f20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000f22:	462b      	mov	r3, r5
 8000f24:	460a      	mov	r2, r1
 8000f26:	eb42 0303 	adc.w	r3, r2, r3
 8000f2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000f2c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000f30:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8000f34:	f7ff fa8e 	bl	8000454 <__aeabi_ldivmod>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
    var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000f40:	4b6b      	ldr	r3, [pc, #428]	@ (80010f0 <BMP_ReadPressure+0x5ac>)
 8000f42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	17da      	asrs	r2, r3, #31
 8000f4a:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f4c:	677a      	str	r2, [r7, #116]	@ 0x74
 8000f4e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8000f52:	f04f 0000 	mov.w	r0, #0
 8000f56:	f04f 0100 	mov.w	r1, #0
 8000f5a:	0b50      	lsrs	r0, r2, #13
 8000f5c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000f60:	1359      	asrs	r1, r3, #13
 8000f62:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8000f66:	462b      	mov	r3, r5
 8000f68:	fb00 f203 	mul.w	r2, r0, r3
 8000f6c:	4623      	mov	r3, r4
 8000f6e:	fb03 f301 	mul.w	r3, r3, r1
 8000f72:	4413      	add	r3, r2
 8000f74:	4622      	mov	r2, r4
 8000f76:	fba2 1200 	umull	r1, r2, r2, r0
 8000f7a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000f7e:	460a      	mov	r2, r1
 8000f80:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000f84:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000f88:	4413      	add	r3, r2
 8000f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000f8e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8000f92:	f04f 0000 	mov.w	r0, #0
 8000f96:	f04f 0100 	mov.w	r1, #0
 8000f9a:	0b50      	lsrs	r0, r2, #13
 8000f9c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000fa0:	1359      	asrs	r1, r3, #13
 8000fa2:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000fa6:	462b      	mov	r3, r5
 8000fa8:	fb00 f203 	mul.w	r2, r0, r3
 8000fac:	4623      	mov	r3, r4
 8000fae:	fb03 f301 	mul.w	r3, r3, r1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	4622      	mov	r2, r4
 8000fb6:	fba2 1200 	umull	r1, r2, r2, r0
 8000fba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000fbe:	460a      	mov	r2, r1
 8000fc0:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8000fc4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000fc8:	4413      	add	r3, r2
 8000fca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000fce:	f04f 0200 	mov.w	r2, #0
 8000fd2:	f04f 0300 	mov.w	r3, #0
 8000fd6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8000fda:	4621      	mov	r1, r4
 8000fdc:	0e4a      	lsrs	r2, r1, #25
 8000fde:	4629      	mov	r1, r5
 8000fe0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	164b      	asrs	r3, r1, #25
 8000fe8:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    var2 = (((int64_t)dig_P8) * p) >> 19;
 8000fec:	4b41      	ldr	r3, [pc, #260]	@ (80010f4 <BMP_ReadPressure+0x5b0>)
 8000fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	17da      	asrs	r2, r3, #31
 8000ff6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000ff8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000ffa:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ffe:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001002:	462a      	mov	r2, r5
 8001004:	fb02 f203 	mul.w	r2, r2, r3
 8001008:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800100c:	4621      	mov	r1, r4
 800100e:	fb01 f303 	mul.w	r3, r1, r3
 8001012:	4413      	add	r3, r2
 8001014:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001018:	4621      	mov	r1, r4
 800101a:	fba2 1201 	umull	r1, r2, r2, r1
 800101e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001022:	460a      	mov	r2, r1
 8001024:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001028:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800102c:	4413      	add	r3, r2
 800102e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800103e:	4621      	mov	r1, r4
 8001040:	0cca      	lsrs	r2, r1, #19
 8001042:	4629      	mov	r1, r5
 8001044:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001048:	4629      	mov	r1, r5
 800104a:	14cb      	asrs	r3, r1, #19
 800104c:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8001050:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8001054:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001058:	1884      	adds	r4, r0, r2
 800105a:	663c      	str	r4, [r7, #96]	@ 0x60
 800105c:	eb41 0303 	adc.w	r3, r1, r3
 8001060:	667b      	str	r3, [r7, #100]	@ 0x64
 8001062:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001066:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800106a:	4621      	mov	r1, r4
 800106c:	1889      	adds	r1, r1, r2
 800106e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001070:	4629      	mov	r1, r5
 8001072:	eb43 0101 	adc.w	r1, r3, r1
 8001076:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001078:	f04f 0000 	mov.w	r0, #0
 800107c:	f04f 0100 	mov.w	r1, #0
 8001080:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001084:	4623      	mov	r3, r4
 8001086:	0a18      	lsrs	r0, r3, #8
 8001088:	462b      	mov	r3, r5
 800108a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800108e:	462b      	mov	r3, r5
 8001090:	1219      	asrs	r1, r3, #8
 8001092:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <BMP_ReadPressure+0x5b4>)
 8001094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001098:	b21b      	sxth	r3, r3
 800109a:	17da      	asrs	r2, r3, #31
 800109c:	653b      	str	r3, [r7, #80]	@ 0x50
 800109e:	657a      	str	r2, [r7, #84]	@ 0x54
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	e9d7 5614 	ldrd	r5, r6, [r7, #80]	@ 0x50
 80010ac:	4634      	mov	r4, r6
 80010ae:	0123      	lsls	r3, r4, #4
 80010b0:	462c      	mov	r4, r5
 80010b2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80010b6:	462c      	mov	r4, r5
 80010b8:	0122      	lsls	r2, r4, #4
 80010ba:	1884      	adds	r4, r0, r2
 80010bc:	603c      	str	r4, [r7, #0]
 80010be:	eb41 0303 	adc.w	r3, r1, r3
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80010c8:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108

    return (float)p / 256.0f;
 80010cc:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 80010d0:	f7ff f982 	bl	80003d8 <__aeabi_l2f>
 80010d4:	ee06 0a90 	vmov	s13, r0
 80010d8:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80010fc <BMP_ReadPressure+0x5b8>
 80010dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80010e0:	eeb0 0a67 	vmov.f32	s0, s15
 80010e4:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 80010e8:	46bd      	mov	sp, r7
 80010ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80010ee:	bf00      	nop
 80010f0:	2000008e 	.word	0x2000008e
 80010f4:	2000008c 	.word	0x2000008c
 80010f8:	2000008a 	.word	0x2000008a
 80010fc:	43800000 	.word	0x43800000

08001100 <pressure_to_sealevel_temp>:

float pressure_to_sealevel_temp(float pressure_hPa, float altitude_m, float temperature_C)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	ed87 0a03 	vstr	s0, [r7, #12]
 800110a:	edc7 0a02 	vstr	s1, [r7, #8]
 800110e:	ed87 1a01 	vstr	s2, [r7, #4]
    return pressure_hPa * powf(1.0f - (altitude_m / (44330.0f + 0.0065f * temperature_C)), -5.255f);
 8001112:	edd7 7a01 	vldr	s15, [r7, #4]
 8001116:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001158 <pressure_to_sealevel_temp+0x58>
 800111a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800111e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800115c <pressure_to_sealevel_temp+0x5c>
 8001122:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001126:	edd7 6a02 	vldr	s13, [r7, #8]
 800112a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800112e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001132:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001136:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8001160 <pressure_to_sealevel_temp+0x60>
 800113a:	eeb0 0a67 	vmov.f32	s0, s15
 800113e:	f005 faa7 	bl	8006690 <powf>
 8001142:	eeb0 7a40 	vmov.f32	s14, s0
 8001146:	edd7 7a03 	vldr	s15, [r7, #12]
 800114a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800114e:	eeb0 0a67 	vmov.f32	s0, s15
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	3bd4fdf4 	.word	0x3bd4fdf4
 800115c:	472d2a00 	.word	0x472d2a00
 8001160:	c0a828f6 	.word	0xc0a828f6

08001164 <delay_us>:
static void DHT11_Pin_Input(void);

/* Function definitions */

void delay_us(uint16_t us)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	80fb      	strh	r3, [r7, #6]
    uint16_t start = __HAL_TIM_GET_COUNTER(&htim1);
 800116e:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <delay_us+0x34>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001174:	81fb      	strh	r3, [r7, #14]
    while ((__HAL_TIM_GET_COUNTER(&htim1) - start) < us);
 8001176:	bf00      	nop
 8001178:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <delay_us+0x34>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800117e:	89fb      	ldrh	r3, [r7, #14]
 8001180:	1ad2      	subs	r2, r2, r3
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	429a      	cmp	r2, r3
 8001186:	d3f7      	bcc.n	8001178 <delay_us+0x14>
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	200001cc 	.word	0x200001cc

0800119c <DHT11_Pin_Output>:

static void DHT11_Pin_Output(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_Pin;
 80011b0:	2301      	movs	r3, #1
 80011b2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4619      	mov	r1, r3
 80011c4:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <DHT11_Pin_Output+0x38>)
 80011c6:	f002 f82f 	bl	8003228 <HAL_GPIO_Init>
}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40020000 	.word	0x40020000

080011d8 <DHT11_Pin_Input>:

static void DHT11_Pin_Input(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_Pin;
 80011ec:	2301      	movs	r3, #1
 80011ee:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f0:	2300      	movs	r3, #0
 80011f2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	4619      	mov	r1, r3
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <DHT11_Pin_Input+0x34>)
 80011fe:	f002 f813 	bl	8003228 <HAL_GPIO_Init>
}
 8001202:	bf00      	nop
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40020000 	.word	0x40020000

08001210 <DHT11_Read_Data>:

int DHT11_Read_Data(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
    uint16_t timeout = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	82fb      	strh	r3, [r7, #22]
    int i, j;

    /* Start communication */
    DHT11_Pin_Output();
 800121a:	f7ff ffbf 	bl	800119c <DHT11_Pin_Output>
    HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	2101      	movs	r1, #1
 8001222:	4856      	ldr	r0, [pc, #344]	@ (800137c <DHT11_Read_Data+0x16c>)
 8001224:	f002 f9c4 	bl	80035b0 <HAL_GPIO_WritePin>
    HAL_Delay(18);
 8001228:	2012      	movs	r0, #18
 800122a:	f001 fa1d 	bl	8002668 <HAL_Delay>
    HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 800122e:	2201      	movs	r2, #1
 8001230:	2101      	movs	r1, #1
 8001232:	4852      	ldr	r0, [pc, #328]	@ (800137c <DHT11_Read_Data+0x16c>)
 8001234:	f002 f9bc 	bl	80035b0 <HAL_GPIO_WritePin>
    delay_us(20);
 8001238:	2014      	movs	r0, #20
 800123a:	f7ff ff93 	bl	8001164 <delay_us>
    DHT11_Pin_Input();
 800123e:	f7ff ffcb 	bl	80011d8 <DHT11_Pin_Input>

    /* Wait for response - LOW (80 us) */
    timeout = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	82fb      	strh	r3, [r7, #22]
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET)
 8001246:	e008      	b.n	800125a <DHT11_Read_Data+0x4a>
    {
        timeout++;
 8001248:	8afb      	ldrh	r3, [r7, #22]
 800124a:	3301      	adds	r3, #1
 800124c:	82fb      	strh	r3, [r7, #22]
        if (timeout > 1000) return 0;
 800124e:	8afb      	ldrh	r3, [r7, #22]
 8001250:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001254:	d901      	bls.n	800125a <DHT11_Read_Data+0x4a>
 8001256:	2300      	movs	r3, #0
 8001258:	e08c      	b.n	8001374 <DHT11_Read_Data+0x164>
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET)
 800125a:	2101      	movs	r1, #1
 800125c:	4847      	ldr	r0, [pc, #284]	@ (800137c <DHT11_Read_Data+0x16c>)
 800125e:	f002 f98f 	bl	8003580 <HAL_GPIO_ReadPin>
 8001262:	4603      	mov	r3, r0
 8001264:	2b01      	cmp	r3, #1
 8001266:	d0ef      	beq.n	8001248 <DHT11_Read_Data+0x38>
    }

    timeout = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	82fb      	strh	r3, [r7, #22]
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET)
 800126c:	e008      	b.n	8001280 <DHT11_Read_Data+0x70>
    {
        timeout++;
 800126e:	8afb      	ldrh	r3, [r7, #22]
 8001270:	3301      	adds	r3, #1
 8001272:	82fb      	strh	r3, [r7, #22]
        if (timeout > 1000) return 0;
 8001274:	8afb      	ldrh	r3, [r7, #22]
 8001276:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800127a:	d901      	bls.n	8001280 <DHT11_Read_Data+0x70>
 800127c:	2300      	movs	r3, #0
 800127e:	e079      	b.n	8001374 <DHT11_Read_Data+0x164>
    while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET)
 8001280:	2101      	movs	r1, #1
 8001282:	483e      	ldr	r0, [pc, #248]	@ (800137c <DHT11_Read_Data+0x16c>)
 8001284:	f002 f97c 	bl	8003580 <HAL_GPIO_ReadPin>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d0ef      	beq.n	800126e <DHT11_Read_Data+0x5e>
    }

    /* Read data */
    for (i = 0; i < 5; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
 8001292:	e057      	b.n	8001344 <DHT11_Read_Data+0x134>
    {
        uint8_t wartosc = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	72fb      	strb	r3, [r7, #11]
        DHT11_Data[i] = 0;
 8001298:	4a39      	ldr	r2, [pc, #228]	@ (8001380 <DHT11_Read_Data+0x170>)
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	4413      	add	r3, r2
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]

        for (j = 0; j < 8; j++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	e042      	b.n	800132e <DHT11_Read_Data+0x11e>
        {
            uint8_t bit = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	72bb      	strb	r3, [r7, #10]
            uint16_t dlugosc = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	813b      	strh	r3, [r7, #8]
            uint16_t start;

            while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET);
 80012b0:	bf00      	nop
 80012b2:	2101      	movs	r1, #1
 80012b4:	4831      	ldr	r0, [pc, #196]	@ (800137c <DHT11_Read_Data+0x16c>)
 80012b6:	f002 f963 	bl	8003580 <HAL_GPIO_ReadPin>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d0f8      	beq.n	80012b2 <DHT11_Read_Data+0xa2>
            while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_RESET);
 80012c0:	bf00      	nop
 80012c2:	2101      	movs	r1, #1
 80012c4:	482d      	ldr	r0, [pc, #180]	@ (800137c <DHT11_Read_Data+0x16c>)
 80012c6:	f002 f95b 	bl	8003580 <HAL_GPIO_ReadPin>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f8      	beq.n	80012c2 <DHT11_Read_Data+0xb2>

            start = __HAL_TIM_GET_COUNTER(&htim1);
 80012d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001384 <DHT11_Read_Data+0x174>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d6:	80fb      	strh	r3, [r7, #6]
            while (HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin) == GPIO_PIN_SET);
 80012d8:	bf00      	nop
 80012da:	2101      	movs	r1, #1
 80012dc:	4827      	ldr	r0, [pc, #156]	@ (800137c <DHT11_Read_Data+0x16c>)
 80012de:	f002 f94f 	bl	8003580 <HAL_GPIO_ReadPin>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d0f8      	beq.n	80012da <DHT11_Read_Data+0xca>
            dlugosc = __HAL_TIM_GET_COUNTER(&htim1) - start;
 80012e8:	4b26      	ldr	r3, [pc, #152]	@ (8001384 <DHT11_Read_Data+0x174>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	813b      	strh	r3, [r7, #8]

            if (dlugosc < 40)
 80012f6:	893b      	ldrh	r3, [r7, #8]
 80012f8:	2b27      	cmp	r3, #39	@ 0x27
 80012fa:	d802      	bhi.n	8001302 <DHT11_Read_Data+0xf2>
                bit = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	72bb      	strb	r3, [r7, #10]
 8001300:	e001      	b.n	8001306 <DHT11_Read_Data+0xf6>
            else
                bit = 1;
 8001302:	2301      	movs	r3, #1
 8001304:	72bb      	strb	r3, [r7, #10]

            if (dlugosc > 99)
 8001306:	893b      	ldrh	r3, [r7, #8]
 8001308:	2b63      	cmp	r3, #99	@ 0x63
 800130a:	d901      	bls.n	8001310 <DHT11_Read_Data+0x100>
                return 0;
 800130c:	2300      	movs	r3, #0
 800130e:	e031      	b.n	8001374 <DHT11_Read_Data+0x164>

            wartosc |= (bit << (7 - j));
 8001310:	7aba      	ldrb	r2, [r7, #10]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f1c3 0307 	rsb	r3, r3, #7
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	b25a      	sxtb	r2, r3
 800131e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001322:	4313      	orrs	r3, r2
 8001324:	b25b      	sxtb	r3, r3
 8001326:	72fb      	strb	r3, [r7, #11]
        for (j = 0; j < 8; j++)
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3301      	adds	r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2b07      	cmp	r3, #7
 8001332:	ddb9      	ble.n	80012a8 <DHT11_Read_Data+0x98>
        }
        DHT11_Data[i] = wartosc;
 8001334:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <DHT11_Read_Data+0x170>)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	4413      	add	r3, r2
 800133a:	7afa      	ldrb	r2, [r7, #11]
 800133c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	3301      	adds	r3, #1
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	2b04      	cmp	r3, #4
 8001348:	dda4      	ble.n	8001294 <DHT11_Read_Data+0x84>
    }

    /* Checksum verification */
    if (DHT11_Data[4] == (uint8_t)(DHT11_Data[0] + DHT11_Data[1] + DHT11_Data[2] + DHT11_Data[3]))
 800134a:	4b0d      	ldr	r3, [pc, #52]	@ (8001380 <DHT11_Read_Data+0x170>)
 800134c:	791a      	ldrb	r2, [r3, #4]
 800134e:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <DHT11_Read_Data+0x170>)
 8001350:	7819      	ldrb	r1, [r3, #0]
 8001352:	4b0b      	ldr	r3, [pc, #44]	@ (8001380 <DHT11_Read_Data+0x170>)
 8001354:	785b      	ldrb	r3, [r3, #1]
 8001356:	440b      	add	r3, r1
 8001358:	b2d9      	uxtb	r1, r3
 800135a:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <DHT11_Read_Data+0x170>)
 800135c:	789b      	ldrb	r3, [r3, #2]
 800135e:	440b      	add	r3, r1
 8001360:	b2d9      	uxtb	r1, r3
 8001362:	4b07      	ldr	r3, [pc, #28]	@ (8001380 <DHT11_Read_Data+0x170>)
 8001364:	78db      	ldrb	r3, [r3, #3]
 8001366:	440b      	add	r3, r1
 8001368:	b2db      	uxtb	r3, r3
 800136a:	429a      	cmp	r2, r3
 800136c:	d101      	bne.n	8001372 <DHT11_Read_Data+0x162>
        return 1;
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <DHT11_Read_Data+0x164>
    else
        return 0;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40020000 	.word	0x40020000
 8001380:	20000094 	.word	0x20000094
 8001384:	200001cc 	.word	0x200001cc

08001388 <Filter>:
extern ADC_HandleTypeDef hadc1;

/* Private functions */

static int Filter(int m)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    static int flag_first = 0;
    static int _buff[10];
    static int sum = 0;
    const int _buff_max = 10;
 8001390:	230a      	movs	r3, #10
 8001392:	60bb      	str	r3, [r7, #8]
    int i;

    if (flag_first == 0)
 8001394:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <Filter+0xc0>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d11f      	bne.n	80013dc <Filter+0x54>
    {
        flag_first = 1;
 800139c:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <Filter+0xc0>)
 800139e:	2201      	movs	r2, #1
 80013a0:	601a      	str	r2, [r3, #0]
        sum = 0;
 80013a2:	4b2a      	ldr	r3, [pc, #168]	@ (800144c <Filter+0xc4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
        for (i = 0; i < _buff_max; i++)
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	e010      	b.n	80013d0 <Filter+0x48>
        {
            _buff[i] = m;
 80013ae:	4928      	ldr	r1, [pc, #160]	@ (8001450 <Filter+0xc8>)
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            sum += _buff[i];
 80013b8:	4a25      	ldr	r2, [pc, #148]	@ (8001450 <Filter+0xc8>)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <Filter+0xc4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4413      	add	r3, r2
 80013c6:	4a21      	ldr	r2, [pc, #132]	@ (800144c <Filter+0xc4>)
 80013c8:	6013      	str	r3, [r2, #0]
        for (i = 0; i < _buff_max; i++)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	3301      	adds	r3, #1
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	dbea      	blt.n	80013ae <Filter+0x26>
        }
        return m;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	e02e      	b.n	800143a <Filter+0xb2>
    }
    else
    {
        sum -= _buff[0];
 80013dc:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <Filter+0xc4>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <Filter+0xc8>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	4a19      	ldr	r2, [pc, #100]	@ (800144c <Filter+0xc4>)
 80013e8:	6013      	str	r3, [r2, #0]
        for (i = 0; i < (_buff_max - 1); i++)
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	e00b      	b.n	8001408 <Filter+0x80>
        {
            _buff[i] = _buff[i + 1];
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3301      	adds	r3, #1
 80013f4:	4a16      	ldr	r2, [pc, #88]	@ (8001450 <Filter+0xc8>)
 80013f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013fa:	4915      	ldr	r1, [pc, #84]	@ (8001450 <Filter+0xc8>)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (i = 0; i < (_buff_max - 1); i++)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3301      	adds	r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	3b01      	subs	r3, #1
 800140c:	68fa      	ldr	r2, [r7, #12]
 800140e:	429a      	cmp	r2, r3
 8001410:	dbee      	blt.n	80013f0 <Filter+0x68>
        }
        _buff[9] = m;
 8001412:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <Filter+0xc8>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6253      	str	r3, [r2, #36]	@ 0x24
        sum += _buff[9];
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <Filter+0xc8>)
 800141a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800141c:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <Filter+0xc4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4413      	add	r3, r2
 8001422:	4a0a      	ldr	r2, [pc, #40]	@ (800144c <Filter+0xc4>)
 8001424:	6013      	str	r3, [r2, #0]

        i = sum / 10;
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <Filter+0xc4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <Filter+0xcc>)
 800142c:	fb82 1203 	smull	r1, r2, r2, r3
 8001430:	1092      	asrs	r2, r2, #2
 8001432:	17db      	asrs	r3, r3, #31
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	60fb      	str	r3, [r7, #12]
        return i;
 8001438:	68fb      	ldr	r3, [r7, #12]
    }
}
 800143a:	4618      	mov	r0, r3
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	2000009c 	.word	0x2000009c
 800144c:	200000a0 	.word	0x200000a0
 8001450:	200000a4 	.word	0x200000a4
 8001454:	66666667 	.word	0x66666667

08001458 <ReadDustSensor>:

/* Public functions */

float ReadDustSensor(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
    uint32_t adcValue;
    float voltage;

    /* Turn on sensor LED */
    HAL_GPIO_WritePin(GP_DIODE_GPIO_Port, GP_DIODE_Pin, GPIO_PIN_SET);
 800145e:	2201      	movs	r2, #1
 8001460:	2110      	movs	r1, #16
 8001462:	481b      	ldr	r0, [pc, #108]	@ (80014d0 <ReadDustSensor+0x78>)
 8001464:	f002 f8a4 	bl	80035b0 <HAL_GPIO_WritePin>

    delay_us(280);
 8001468:	f44f 708c 	mov.w	r0, #280	@ 0x118
 800146c:	f7ff fe7a 	bl	8001164 <delay_us>

    /* Start conversion */
    HAL_ADC_Start(&hadc1);
 8001470:	4818      	ldr	r0, [pc, #96]	@ (80014d4 <ReadDustSensor+0x7c>)
 8001472:	f001 f961 	bl	8002738 <HAL_ADC_Start>

    /* Wait for completion */
    HAL_ADC_PollForConversion(&hadc1, 10);
 8001476:	210a      	movs	r1, #10
 8001478:	4816      	ldr	r0, [pc, #88]	@ (80014d4 <ReadDustSensor+0x7c>)
 800147a:	f001 fa5f 	bl	800293c <HAL_ADC_PollForConversion>

    /* Read result */
    adcValue = HAL_ADC_GetValue(&hadc1);
 800147e:	4815      	ldr	r0, [pc, #84]	@ (80014d4 <ReadDustSensor+0x7c>)
 8001480:	f001 fae7 	bl	8002a52 <HAL_ADC_GetValue>
 8001484:	6078      	str	r0, [r7, #4]
    adcValue = (uint32_t)Filter((int)adcValue);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff7d 	bl	8001388 <Filter>
 800148e:	4603      	mov	r3, r0
 8001490:	607b      	str	r3, [r7, #4]

    /* Turn off LED */
    HAL_GPIO_WritePin(GP_DIODE_GPIO_Port, GP_DIODE_Pin, GPIO_PIN_RESET);
 8001492:	2200      	movs	r2, #0
 8001494:	2110      	movs	r1, #16
 8001496:	480e      	ldr	r0, [pc, #56]	@ (80014d0 <ReadDustSensor+0x78>)
 8001498:	f002 f88a 	bl	80035b0 <HAL_GPIO_WritePin>

    /* Stop ADC */
    HAL_ADC_Stop(&hadc1);
 800149c:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <ReadDustSensor+0x7c>)
 800149e:	f001 fa19 	bl	80028d4 <HAL_ADC_Stop>

    /* Convert to voltage */
    voltage = ((float)adcValue * 3300.0f) / 4095.0f;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	ee07 3a90 	vmov	s15, r3
 80014a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ac:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80014d8 <ReadDustSensor+0x80>
 80014b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014b4:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80014dc <ReadDustSensor+0x84>
 80014b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014bc:	edc7 7a00 	vstr	s15, [r7]

    return voltage;
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	ee07 3a90 	vmov	s15, r3
}
 80014c6:	eeb0 0a67 	vmov.f32	s0, s15
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40020000 	.word	0x40020000
 80014d4:	200000cc 	.word	0x200000cc
 80014d8:	454e4000 	.word	0x454e4000
 80014dc:	457ff000 	.word	0x457ff000

080014e0 <VoltageToDustDensity>:

float VoltageToDustDensity(float voltage)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	ed87 0a01 	vstr	s0, [r7, #4]
    float density = 0;
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]

    voltage *= 11;
 80014f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80014f4:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 80014f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014fc:	edc7 7a01 	vstr	s15, [r7, #4]

    if (voltage >= 400.0f)
 8001500:	edd7 7a01 	vldr	s15, [r7, #4]
 8001504:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001548 <VoltageToDustDensity+0x68>
 8001508:	eef4 7ac7 	vcmpe.f32	s15, s14
 800150c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001510:	db0c      	blt.n	800152c <VoltageToDustDensity+0x4c>
    {
        density = (voltage - 400.0f) * 0.2f;
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001548 <VoltageToDustDensity+0x68>
 800151a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800151e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800154c <VoltageToDustDensity+0x6c>
 8001522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001526:	edc7 7a03 	vstr	s15, [r7, #12]
 800152a:	e002      	b.n	8001532 <VoltageToDustDensity+0x52>
    }
    else
    {
        density = 0;
 800152c:	f04f 0300 	mov.w	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
    }

    return density;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	ee07 3a90 	vmov	s15, r3
}
 8001538:	eeb0 0a67 	vmov.f32	s0, s15
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	43c80000 	.word	0x43c80000
 800154c:	3e4ccccd 	.word	0x3e4ccccd

08001550 <updateData>:
static void MX_I2C1_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
void updateData()
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 8001554:	2101      	movs	r1, #1
 8001556:	483e      	ldr	r0, [pc, #248]	@ (8001650 <updateData+0x100>)
 8001558:	f002 f843 	bl	80035e2 <HAL_GPIO_TogglePin>
	DHT11_Read_Data();
 800155c:	f7ff fe58 	bl	8001210 <DHT11_Read_Data>
	hum = (float)DHT11_Data[0] + ((float)DHT11_Data[1] / 10.0f);
 8001560:	4b3c      	ldr	r3, [pc, #240]	@ (8001654 <updateData+0x104>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800156c:	4b39      	ldr	r3, [pc, #228]	@ (8001654 <updateData+0x104>)
 800156e:	785b      	ldrb	r3, [r3, #1]
 8001570:	ee07 3a90 	vmov	s15, r3
 8001574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001578:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 800157c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001580:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001584:	4b34      	ldr	r3, [pc, #208]	@ (8001658 <updateData+0x108>)
 8001586:	edc3 7a00 	vstr	s15, [r3]
	tem = (float)DHT11_Data[2] + ((float)DHT11_Data[3] / 10.0f);
 800158a:	4b32      	ldr	r3, [pc, #200]	@ (8001654 <updateData+0x104>)
 800158c:	789b      	ldrb	r3, [r3, #2]
 800158e:	ee07 3a90 	vmov	s15, r3
 8001592:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001596:	4b2f      	ldr	r3, [pc, #188]	@ (8001654 <updateData+0x104>)
 8001598:	78db      	ldrb	r3, [r3, #3]
 800159a:	ee07 3a90 	vmov	s15, r3
 800159e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80015a2:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 80015a6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80015aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ae:	4b2b      	ldr	r3, [pc, #172]	@ (800165c <updateData+0x10c>)
 80015b0:	edc3 7a00 	vstr	s15, [r3]

	HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 80015b4:	2101      	movs	r1, #1
 80015b6:	4826      	ldr	r0, [pc, #152]	@ (8001650 <updateData+0x100>)
 80015b8:	f002 f813 	bl	80035e2 <HAL_GPIO_TogglePin>

	tempBMP = BMP_ReadTemperature();
 80015bc:	f7ff fa62 	bl	8000a84 <BMP_ReadTemperature>
 80015c0:	eef0 7a40 	vmov.f32	s15, s0
 80015c4:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <updateData+0x110>)
 80015c6:	edc3 7a00 	vstr	s15, [r3]
	psi = BMP_ReadPressure();
 80015ca:	f7ff fabb 	bl	8000b44 <BMP_ReadPressure>
 80015ce:	eef0 7a40 	vmov.f32	s15, s0
 80015d2:	4b24      	ldr	r3, [pc, #144]	@ (8001664 <updateData+0x114>)
 80015d4:	edc3 7a00 	vstr	s15, [r3]
	psi_w = pressure_to_sealevel_temp(psi, 240, tem);
 80015d8:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <updateData+0x114>)
 80015da:	edd3 7a00 	vldr	s15, [r3]
 80015de:	4b1f      	ldr	r3, [pc, #124]	@ (800165c <updateData+0x10c>)
 80015e0:	ed93 7a00 	vldr	s14, [r3]
 80015e4:	eeb0 1a47 	vmov.f32	s2, s14
 80015e8:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8001668 <updateData+0x118>
 80015ec:	eeb0 0a67 	vmov.f32	s0, s15
 80015f0:	f7ff fd86 	bl	8001100 <pressure_to_sealevel_temp>
 80015f4:	eef0 7a40 	vmov.f32	s15, s0
 80015f8:	4b1c      	ldr	r3, [pc, #112]	@ (800166c <updateData+0x11c>)
 80015fa:	edc3 7a00 	vstr	s15, [r3]

	dustVoltage = ReadDustSensor();
 80015fe:	f7ff ff2b 	bl	8001458 <ReadDustSensor>
 8001602:	eef0 7a40 	vmov.f32	s15, s0
 8001606:	4b1a      	ldr	r3, [pc, #104]	@ (8001670 <updateData+0x120>)
 8001608:	edc3 7a00 	vstr	s15, [r3]
	dustDensity = VoltageToDustDensity(dustVoltage);
 800160c:	4b18      	ldr	r3, [pc, #96]	@ (8001670 <updateData+0x120>)
 800160e:	edd3 7a00 	vldr	s15, [r3]
 8001612:	eeb0 0a67 	vmov.f32	s0, s15
 8001616:	f7ff ff63 	bl	80014e0 <VoltageToDustDensity>
 800161a:	eef0 7a40 	vmov.f32	s15, s0
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <updateData+0x124>)
 8001620:	edc3 7a00 	vstr	s15, [r3]

	OLED_temp();
 8001624:	f000 fc72 	bl	8001f0c <OLED_temp>
	OLED_pressure_Pa(psi_w, 0);
 8001628:	4b10      	ldr	r3, [pc, #64]	@ (800166c <updateData+0x11c>)
 800162a:	edd3 7a00 	vldr	s15, [r3]
 800162e:	2000      	movs	r0, #0
 8001630:	eeb0 0a67 	vmov.f32	s0, s15
 8001634:	f000 fd0a 	bl	800204c <OLED_pressure_Pa>
	OLED_pressure_Pa(psi, 64);
 8001638:	4b0a      	ldr	r3, [pc, #40]	@ (8001664 <updateData+0x114>)
 800163a:	edd3 7a00 	vldr	s15, [r3]
 800163e:	2040      	movs	r0, #64	@ 0x40
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	f000 fd02 	bl	800204c <OLED_pressure_Pa>
	OLED_dust();
 8001648:	f000 fd6c 	bl	8002124 <OLED_dust>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40020400 	.word	0x40020400
 8001654:	20000094 	.word	0x20000094
 8001658:	20000268 	.word	0x20000268
 800165c:	20000264 	.word	0x20000264
 8001660:	20000274 	.word	0x20000274
 8001664:	2000026c 	.word	0x2000026c
 8001668:	43700000 	.word	0x43700000
 800166c:	20000270 	.word	0x20000270
 8001670:	20000278 	.word	0x20000278
 8001674:	2000027c 	.word	0x2000027c

08001678 <init>:
void init()
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
	OLED_Init();
 800167e:	f000 fb63 	bl	8001d48 <OLED_Init>
	OLED_Clear();
 8001682:	f000 fba3 	bl	8001dcc <OLED_Clear>
	BMP_Init();
 8001686:	f7ff f9e3 	bl	8000a50 <BMP_Init>
	for(int i=0; i<5; i++)
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	e007      	b.n	80016a0 <init+0x28>
	   DHT11_Data[i]=0;
 8001690:	4a0c      	ldr	r2, [pc, #48]	@ (80016c4 <init+0x4c>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<5; i++)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3301      	adds	r3, #1
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	ddf4      	ble.n	8001690 <init+0x18>
	HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin, GPIO_PIN_SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	2101      	movs	r1, #1
 80016aa:	4807      	ldr	r0, [pc, #28]	@ (80016c8 <init+0x50>)
 80016ac:	f001 ff80 	bl	80035b0 <HAL_GPIO_WritePin>
	HAL_Delay(2000); //dwie sekundy na rozruch
 80016b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016b4:	f000 ffd8 	bl	8002668 <HAL_Delay>
	updateData();
 80016b8:	f7ff ff4a 	bl	8001550 <updateData>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000094 	.word	0x20000094
 80016c8:	40020400 	.word	0x40020400

080016cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80016d0:	f000 fa8a 	bl	8001be8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d4:	f000 ff6b 	bl	80025ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d8:	f000 f826 	bl	8001728 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016dc:	f000 fa08 	bl	8001af0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80016e0:	f000 f924 	bl	800192c <MX_SPI1_Init>
  MX_TIM1_Init();
 80016e4:	f000 f960 	bl	80019a8 <MX_TIM1_Init>
  MX_I2C1_Init();
 80016e8:	f000 f8e0 	bl	80018ac <MX_I2C1_Init>
  MX_ADC1_Init();
 80016ec:	f000 f88c 	bl	8001808 <MX_ADC1_Init>
  MX_TIM2_Init();
 80016f0:	f000 f9ae 	bl	8001a50 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80016f4:	4809      	ldr	r0, [pc, #36]	@ (800171c <main+0x50>)
 80016f6:	f004 fab1 	bl	8005c5c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80016fa:	4809      	ldr	r0, [pc, #36]	@ (8001720 <main+0x54>)
 80016fc:	f004 fb1e 	bl	8005d3c <HAL_TIM_Base_Start_IT>
  init();
 8001700:	f7ff ffba 	bl	8001678 <init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (update_flag)
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <main+0x58>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d0fa      	beq.n	8001704 <main+0x38>
	      {
	          update_flag = 0;
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <main+0x58>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
	          updateData();
 8001714:	f7ff ff1c 	bl	8001550 <updateData>
	  if (update_flag)
 8001718:	e7f4      	b.n	8001704 <main+0x38>
 800171a:	bf00      	nop
 800171c:	200001cc 	.word	0x200001cc
 8001720:	20000218 	.word	0x20000218
 8001724:	20000280 	.word	0x20000280

08001728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b094      	sub	sp, #80	@ 0x50
 800172c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172e:	f107 031c 	add.w	r3, r7, #28
 8001732:	2234      	movs	r2, #52	@ 0x34
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f004 ff5e 	bl	80065f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800173c:	f107 0308 	add.w	r3, r7, #8
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800174c:	4b2c      	ldr	r3, [pc, #176]	@ (8001800 <SystemClock_Config+0xd8>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	4a2b      	ldr	r2, [pc, #172]	@ (8001800 <SystemClock_Config+0xd8>)
 8001752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	@ 0x40
 8001758:	4b29      	ldr	r3, [pc, #164]	@ (8001800 <SystemClock_Config+0xd8>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001764:	4b27      	ldr	r3, [pc, #156]	@ (8001804 <SystemClock_Config+0xdc>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800176c:	4a25      	ldr	r2, [pc, #148]	@ (8001804 <SystemClock_Config+0xdc>)
 800176e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b23      	ldr	r3, [pc, #140]	@ (8001804 <SystemClock_Config+0xdc>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800177c:	603b      	str	r3, [r7, #0]
 800177e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001780:	2302      	movs	r3, #2
 8001782:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001784:	2301      	movs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001788:	2310      	movs	r3, #16
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800178c:	2302      	movs	r3, #2
 800178e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001790:	2300      	movs	r3, #0
 8001792:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001794:	2310      	movs	r3, #16
 8001796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001798:	23c0      	movs	r3, #192	@ 0xc0
 800179a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179c:	2302      	movs	r3, #2
 800179e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017a0:	2302      	movs	r3, #2
 80017a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017a4:	2302      	movs	r3, #2
 80017a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a8:	f107 031c 	add.w	r3, r7, #28
 80017ac:	4618      	mov	r0, r3
 80017ae:	f002 fdcb 	bl	8004348 <HAL_RCC_OscConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017b8:	f000 fa42 	bl	8001c40 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017bc:	f002 fd74 	bl	80042a8 <HAL_PWREx_EnableOverDrive>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80017c6:	f000 fa3b 	bl	8001c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ca:	230f      	movs	r3, #15
 80017cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ce:	2302      	movs	r3, #2
 80017d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017dc:	2300      	movs	r3, #0
 80017de:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017e0:	f107 0308 	add.w	r3, r7, #8
 80017e4:	2103      	movs	r1, #3
 80017e6:	4618      	mov	r0, r3
 80017e8:	f003 f85c 	bl	80048a4 <HAL_RCC_ClockConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80017f2:	f000 fa25 	bl	8001c40 <Error_Handler>
  }
}
 80017f6:	bf00      	nop
 80017f8:	3750      	adds	r7, #80	@ 0x50
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40023800 	.word	0x40023800
 8001804:	40007000 	.word	0x40007000

08001808 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800180e:	463b      	mov	r3, r7
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800181a:	4b21      	ldr	r3, [pc, #132]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800181c:	4a21      	ldr	r2, [pc, #132]	@ (80018a4 <MX_ADC1_Init+0x9c>)
 800181e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001820:	4b1f      	ldr	r3, [pc, #124]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001822:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001826:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001828:	4b1d      	ldr	r3, [pc, #116]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800182a:	2200      	movs	r2, #0
 800182c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800182e:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001836:	2200      	movs	r2, #0
 8001838:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800183a:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001842:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001844:	2200      	movs	r2, #0
 8001846:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001848:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800184a:	4a17      	ldr	r2, [pc, #92]	@ (80018a8 <MX_ADC1_Init+0xa0>)
 800184c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800184e:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001850:	2200      	movs	r2, #0
 8001852:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001854:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001856:	2201      	movs	r2, #1
 8001858:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <MX_ADC1_Init+0x98>)
 8001864:	2201      	movs	r2, #1
 8001866:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001868:	480d      	ldr	r0, [pc, #52]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800186a:	f000 ff21 	bl	80026b0 <HAL_ADC_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001874:	f000 f9e4 	bl	8001c40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001878:	2309      	movs	r3, #9
 800187a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800187c:	2301      	movs	r3, #1
 800187e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001884:	463b      	mov	r3, r7
 8001886:	4619      	mov	r1, r3
 8001888:	4805      	ldr	r0, [pc, #20]	@ (80018a0 <MX_ADC1_Init+0x98>)
 800188a:	f001 f8ef 	bl	8002a6c <HAL_ADC_ConfigChannel>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001894:	f000 f9d4 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001898:	bf00      	nop
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	200000cc 	.word	0x200000cc
 80018a4:	40012000 	.word	0x40012000
 80018a8:	0f000001 	.word	0x0f000001

080018ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001924 <MX_I2C1_Init+0x78>)
 80018b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018b8:	4a1b      	ldr	r2, [pc, #108]	@ (8001928 <MX_I2C1_Init+0x7c>)
 80018ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018bc:	4b18      	ldr	r3, [pc, #96]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c2:	4b17      	ldr	r3, [pc, #92]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018c8:	4b15      	ldr	r3, [pc, #84]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018ce:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018dc:	2200      	movs	r2, #0
 80018de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018e6:	480e      	ldr	r0, [pc, #56]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018e8:	f001 feba 	bl	8003660 <HAL_I2C_Init>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018f2:	f000 f9a5 	bl	8001c40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018f6:	2100      	movs	r1, #0
 80018f8:	4809      	ldr	r0, [pc, #36]	@ (8001920 <MX_I2C1_Init+0x74>)
 80018fa:	f002 fc3d 	bl	8004178 <HAL_I2CEx_ConfigAnalogFilter>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001904:	f000 f99c 	bl	8001c40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001908:	2100      	movs	r1, #0
 800190a:	4805      	ldr	r0, [pc, #20]	@ (8001920 <MX_I2C1_Init+0x74>)
 800190c:	f002 fc7f 	bl	800420e <HAL_I2CEx_ConfigDigitalFilter>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001916:	f000 f993 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000114 	.word	0x20000114
 8001924:	40005400 	.word	0x40005400
 8001928:	20303e5d 	.word	0x20303e5d

0800192c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001930:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001932:	4a1c      	ldr	r2, [pc, #112]	@ (80019a4 <MX_SPI1_Init+0x78>)
 8001934:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001936:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001938:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800193c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800193e:	4b18      	ldr	r3, [pc, #96]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001944:	4b16      	ldr	r3, [pc, #88]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001946:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800194a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800194c:	4b14      	ldr	r3, [pc, #80]	@ (80019a0 <MX_SPI1_Init+0x74>)
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001952:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001954:	2200      	movs	r2, #0
 8001956:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001958:	4b11      	ldr	r3, [pc, #68]	@ (80019a0 <MX_SPI1_Init+0x74>)
 800195a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800195e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001960:	4b0f      	ldr	r3, [pc, #60]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001966:	4b0e      	ldr	r3, [pc, #56]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800196c:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <MX_SPI1_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001972:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001978:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <MX_SPI1_Init+0x74>)
 800197a:	2207      	movs	r2, #7
 800197c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001980:	2200      	movs	r2, #0
 8001982:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001984:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <MX_SPI1_Init+0x74>)
 8001986:	2208      	movs	r2, #8
 8001988:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800198a:	4805      	ldr	r0, [pc, #20]	@ (80019a0 <MX_SPI1_Init+0x74>)
 800198c:	f003 fd64 	bl	8005458 <HAL_SPI_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001996:	f000 f953 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000168 	.word	0x20000168
 80019a4:	40013000 	.word	0x40013000

080019a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ae:	f107 0310 	add.w	r3, r7, #16
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019c6:	4b20      	ldr	r3, [pc, #128]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019c8:	4a20      	ldr	r2, [pc, #128]	@ (8001a4c <MX_TIM1_Init+0xa4>)
 80019ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 80019cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019ce:	225f      	movs	r2, #95	@ 0x5f
 80019d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e0:	4b19      	ldr	r3, [pc, #100]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019e6:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ec:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019f2:	4815      	ldr	r0, [pc, #84]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 80019f4:	f004 f8da 	bl	8005bac <HAL_TIM_Base_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80019fe:	f000 f91f 	bl	8001c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a08:	f107 0310 	add.w	r3, r7, #16
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	480e      	ldr	r0, [pc, #56]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 8001a10:	f004 fb14 	bl	800603c <HAL_TIM_ConfigClockSource>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a1a:	f000 f911 	bl	8001c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4806      	ldr	r0, [pc, #24]	@ (8001a48 <MX_TIM1_Init+0xa0>)
 8001a30:	f004 fd36 	bl	80064a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a3a:	f000 f901 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	3720      	adds	r7, #32
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200001cc 	.word	0x200001cc
 8001a4c:	40010000 	.word	0x40010000

08001a50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a56:	f107 0310 	add.w	r3, r7, #16
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9600-1;
 8001a76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a78:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001a7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100000-1;
 8001a84:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a86:	4a19      	ldr	r2, [pc, #100]	@ (8001aec <MX_TIM2_Init+0x9c>)
 8001a88:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a90:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a96:	4814      	ldr	r0, [pc, #80]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001a98:	f004 f888 	bl	8005bac <HAL_TIM_Base_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001aa2:	f000 f8cd 	bl	8001c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aaa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aac:	f107 0310 	add.w	r3, r7, #16
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001ab4:	f004 fac2 	bl	800603c <HAL_TIM_ConfigClockSource>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001abe:	f000 f8bf 	bl	8001c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	4619      	mov	r1, r3
 8001ace:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <MX_TIM2_Init+0x98>)
 8001ad0:	f004 fce6 	bl	80064a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001ada:	f000 f8b1 	bl	8001c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ade:	bf00      	nop
 8001ae0:	3720      	adds	r7, #32
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000218 	.word	0x20000218
 8001aec:	0001869f 	.word	0x0001869f

08001af0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b088      	sub	sp, #32
 8001af4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	60da      	str	r2, [r3, #12]
 8001b04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b06:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a33      	ldr	r2, [pc, #204]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b31      	ldr	r3, [pc, #196]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	60bb      	str	r3, [r7, #8]
 8001b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a2d      	ldr	r2, [pc, #180]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	4b28      	ldr	r3, [pc, #160]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a27      	ldr	r2, [pc, #156]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b25      	ldr	r3, [pc, #148]	@ (8001bd8 <MX_GPIO_Init+0xe8>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	603b      	str	r3, [r7, #0]
 8001b4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT11_Pin|GP_DIODE_Pin|OLED_DC_Pin|OLED_RES_Pin, GPIO_PIN_RESET);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f240 3111 	movw	r1, #785	@ 0x311
 8001b54:	4821      	ldr	r0, [pc, #132]	@ (8001bdc <MX_GPIO_Init+0xec>)
 8001b56:	f001 fd2b 	bl	80035b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|Red_LED_Pin|OLED_CS_Pin, GPIO_PIN_RESET);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f244 0141 	movw	r1, #16449	@ 0x4041
 8001b60:	481f      	ldr	r0, [pc, #124]	@ (8001be0 <MX_GPIO_Init+0xf0>)
 8001b62:	f001 fd25 	bl	80035b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b6c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b76:	f107 030c 	add.w	r3, r7, #12
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4819      	ldr	r0, [pc, #100]	@ (8001be4 <MX_GPIO_Init+0xf4>)
 8001b7e:	f001 fb53 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT11_Pin GP_DIODE_Pin OLED_DC_Pin OLED_RES_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin|GP_DIODE_Pin|OLED_DC_Pin|OLED_RES_Pin;
 8001b82:	f240 3311 	movw	r3, #785	@ 0x311
 8001b86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4810      	ldr	r0, [pc, #64]	@ (8001bdc <MX_GPIO_Init+0xec>)
 8001b9c:	f001 fb44 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pins : GREEN_LED_Pin Red_LED_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|Red_LED_Pin|OLED_CS_Pin;
 8001ba0:	f244 0341 	movw	r3, #16449	@ 0x4041
 8001ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb2:	f107 030c 	add.w	r3, r7, #12
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4809      	ldr	r0, [pc, #36]	@ (8001be0 <MX_GPIO_Init+0xf0>)
 8001bba:	f001 fb35 	bl	8003228 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2028      	movs	r0, #40	@ 0x28
 8001bc4:	f001 fa81 	bl	80030ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bc8:	2028      	movs	r0, #40	@ 0x28
 8001bca:	f001 fa9a 	bl	8003102 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bce:	bf00      	nop
 8001bd0:	3720      	adds	r7, #32
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020000 	.word	0x40020000
 8001be0:	40020400 	.word	0x40020400
 8001be4:	40020800 	.word	0x40020800

08001be8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001bfa:	f001 fa9d 	bl	8003138 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001c0a:	231f      	movs	r3, #31
 8001c0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001c0e:	2387      	movs	r3, #135	@ 0x87
 8001c10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001c16:	2300      	movs	r3, #0
 8001c18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001c26:	2300      	movs	r3, #0
 8001c28:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f001 fabb 	bl	80031a8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c32:	2004      	movs	r0, #4
 8001c34:	f001 fa98 	bl	8003168 <HAL_MPU_Enable>

}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c44:	b672      	cpsid	i
}
 8001c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <Error_Handler+0x8>

08001c4c <OLED_CS>:
static void OLED_WriteData(uint8_t *data, uint16_t size);

/* Private functions */

static void OLED_CS(uint8_t state)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	bf14      	ite	ne
 8001c5c:	2301      	movne	r3, #1
 8001c5e:	2300      	moveq	r3, #0
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	461a      	mov	r2, r3
 8001c64:	2140      	movs	r1, #64	@ 0x40
 8001c66:	4803      	ldr	r0, [pc, #12]	@ (8001c74 <OLED_CS+0x28>)
 8001c68:	f001 fca2 	bl	80035b0 <HAL_GPIO_WritePin>
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40020400 	.word	0x40020400

08001c78 <OLED_DC>:

static void OLED_DC(uint8_t state)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	bf14      	ite	ne
 8001c88:	2301      	movne	r3, #1
 8001c8a:	2300      	moveq	r3, #0
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c94:	4803      	ldr	r0, [pc, #12]	@ (8001ca4 <OLED_DC+0x2c>)
 8001c96:	f001 fc8b 	bl	80035b0 <HAL_GPIO_WritePin>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40020000 	.word	0x40020000

08001ca8 <OLED_RESET>:

static void OLED_RESET(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_RESET);
 8001cac:	2200      	movs	r2, #0
 8001cae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cb2:	4808      	ldr	r0, [pc, #32]	@ (8001cd4 <OLED_RESET+0x2c>)
 8001cb4:	f001 fc7c 	bl	80035b0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001cb8:	200a      	movs	r0, #10
 8001cba:	f000 fcd5 	bl	8002668 <HAL_Delay>
    HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_SET);
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cc4:	4803      	ldr	r0, [pc, #12]	@ (8001cd4 <OLED_RESET+0x2c>)
 8001cc6:	f001 fc73 	bl	80035b0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001cca:	200a      	movs	r0, #10
 8001ccc:	f000 fccc 	bl	8002668 <HAL_Delay>
}
 8001cd0:	bf00      	nop
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <OLED_WriteCommand>:

static void OLED_WriteCommand(uint8_t cmd)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
    OLED_DC(0);
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f7ff ffc8 	bl	8001c78 <OLED_DC>
    OLED_CS(0);
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f7ff ffaf 	bl	8001c4c <OLED_CS>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001cee:	1df9      	adds	r1, r7, #7
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	4805      	ldr	r0, [pc, #20]	@ (8001d0c <OLED_WriteCommand+0x34>)
 8001cf8:	f003 fc59 	bl	80055ae <HAL_SPI_Transmit>
    OLED_CS(1);
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	f7ff ffa5 	bl	8001c4c <OLED_CS>
}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000168 	.word	0x20000168

08001d10 <OLED_WriteData>:

static void OLED_WriteData(uint8_t *data, uint16_t size)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]
    OLED_DC(1);
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f7ff ffab 	bl	8001c78 <OLED_DC>
    OLED_CS(0);
 8001d22:	2000      	movs	r0, #0
 8001d24:	f7ff ff92 	bl	8001c4c <OLED_CS>
    HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
 8001d28:	887a      	ldrh	r2, [r7, #2]
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	4804      	ldr	r0, [pc, #16]	@ (8001d44 <OLED_WriteData+0x34>)
 8001d32:	f003 fc3c 	bl	80055ae <HAL_SPI_Transmit>
    OLED_CS(1);
 8001d36:	2001      	movs	r0, #1
 8001d38:	f7ff ff88 	bl	8001c4c <OLED_CS>
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000168 	.word	0x20000168

08001d48 <OLED_Init>:

/* Public functions */

void OLED_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
    OLED_RESET();
 8001d4c:	f7ff ffac 	bl	8001ca8 <OLED_RESET>
    HAL_Delay(100);
 8001d50:	2064      	movs	r0, #100	@ 0x64
 8001d52:	f000 fc89 	bl	8002668 <HAL_Delay>

    OLED_WriteCommand(0xAE); /* Display OFF */
 8001d56:	20ae      	movs	r0, #174	@ 0xae
 8001d58:	f7ff ffbe 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA8); /* Multiplex Ratio */
 8001d5c:	20a8      	movs	r0, #168	@ 0xa8
 8001d5e:	f7ff ffbb 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x3F); /* 64MUX */
 8001d62:	203f      	movs	r0, #63	@ 0x3f
 8001d64:	f7ff ffb8 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xD3); /* Display Offset */
 8001d68:	20d3      	movs	r0, #211	@ 0xd3
 8001d6a:	f7ff ffb5 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x00); /* no offset */
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f7ff ffb2 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x40); /* Start Line = 0 */
 8001d74:	2040      	movs	r0, #64	@ 0x40
 8001d76:	f7ff ffaf 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x8D); /* Charge Pump */
 8001d7a:	208d      	movs	r0, #141	@ 0x8d
 8001d7c:	f7ff ffac 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x14); /* enable */
 8001d80:	2014      	movs	r0, #20
 8001d82:	f7ff ffa9 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xAD); /* DC-DC Control */
 8001d86:	20ad      	movs	r0, #173	@ 0xad
 8001d88:	f7ff ffa6 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x8B); /* Enable DC-DC */
 8001d8c:	208b      	movs	r0, #139	@ 0x8b
 8001d8e:	f7ff ffa3 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA1); /* Segment Remap */
 8001d92:	20a1      	movs	r0, #161	@ 0xa1
 8001d94:	f7ff ffa0 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xC8); /* COM Scan Direction */
 8001d98:	20c8      	movs	r0, #200	@ 0xc8
 8001d9a:	f7ff ff9d 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xDA); /* COM Pins config */
 8001d9e:	20da      	movs	r0, #218	@ 0xda
 8001da0:	f7ff ff9a 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x12); /* for 128x64 */
 8001da4:	2012      	movs	r0, #18
 8001da6:	f7ff ff97 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x81); /* Contrast */
 8001daa:	2081      	movs	r0, #129	@ 0x81
 8001dac:	f7ff ff94 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x7F); /* medium */
 8001db0:	207f      	movs	r0, #127	@ 0x7f
 8001db2:	f7ff ff91 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA4); /* Resume RAM display */
 8001db6:	20a4      	movs	r0, #164	@ 0xa4
 8001db8:	f7ff ff8e 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xA6); /* Normal (not inverted) */
 8001dbc:	20a6      	movs	r0, #166	@ 0xa6
 8001dbe:	f7ff ff8b 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0xAF); /* Display ON */
 8001dc2:	20af      	movs	r0, #175	@ 0xaf
 8001dc4:	f7ff ff88 	bl	8001cd8 <OLED_WriteCommand>
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <OLED_Clear>:

void OLED_Clear(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b0a2      	sub	sp, #136	@ 0x88
 8001dd0:	af00      	add	r7, sp, #0
    uint8_t zeros[128] = {0};
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	2280      	movs	r2, #128	@ 0x80
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 fc0d 	bl	80065f8 <memset>
    const uint8_t offset = 2;
 8001dde:	2302      	movs	r3, #2
 8001de0:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    uint8_t page;

    for (page = 0; page < 8; page++)
 8001de4:	2300      	movs	r3, #0
 8001de6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001dea:	e021      	b.n	8001e30 <OLED_Clear+0x64>
    {
        OLED_WriteCommand(0xB0 + page);
 8001dec:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001df0:	3b50      	subs	r3, #80	@ 0x50
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff ff6f 	bl	8001cd8 <OLED_WriteCommand>
        OLED_WriteCommand(0x00 + (offset & 0x0F));
 8001dfa:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ff67 	bl	8001cd8 <OLED_WriteCommand>
        OLED_WriteCommand(0x10 + (offset >> 4));
 8001e0a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001e0e:	091b      	lsrs	r3, r3, #4
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	3310      	adds	r3, #16
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff ff5e 	bl	8001cd8 <OLED_WriteCommand>
        OLED_WriteData(zeros, 128);
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2180      	movs	r1, #128	@ 0x80
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff75 	bl	8001d10 <OLED_WriteData>
    for (page = 0; page < 8; page++)
 8001e26:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001e30:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001e34:	2b07      	cmp	r3, #7
 8001e36:	d9d9      	bls.n	8001dec <OLED_Clear+0x20>
    }
}
 8001e38:	bf00      	nop
 8001e3a:	bf00      	nop
 8001e3c:	3788      	adds	r7, #136	@ 0x88
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <OLED_DrawLetter>:

void OLED_DrawLetter(uint8_t page, uint8_t startColumn, const uint8_t letter[])
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b086      	sub	sp, #24
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	4603      	mov	r3, r0
 8001e4a:	603a      	str	r2, [r7, #0]
 8001e4c:	71fb      	strb	r3, [r7, #7]
 8001e4e:	460b      	mov	r3, r1
 8001e50:	71bb      	strb	r3, [r7, #6]
    uint8_t temp[8];
    int i;

    /* Copy const data to writable buffer */
    for (i = 0; i < 8; i++)
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	e00c      	b.n	8001e72 <OLED_DrawLetter+0x30>
    {
        temp[i] = letter[i];
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	7819      	ldrb	r1, [r3, #0]
 8001e60:	f107 020c 	add.w	r2, r7, #12
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	4413      	add	r3, r2
 8001e68:	460a      	mov	r2, r1
 8001e6a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8; i++)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	2b07      	cmp	r3, #7
 8001e76:	ddef      	ble.n	8001e58 <OLED_DrawLetter+0x16>
    }

    OLED_WriteCommand(0xB0 + page);
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	3b50      	subs	r3, #80	@ 0x50
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ff2a 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x02 + (startColumn & 0x0F));
 8001e84:	79bb      	ldrb	r3, [r7, #6]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff ff21 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x10 + (startColumn >> 4));
 8001e96:	79bb      	ldrb	r3, [r7, #6]
 8001e98:	091b      	lsrs	r3, r3, #4
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	3310      	adds	r3, #16
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff19 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteData(temp, 8);
 8001ea6:	f107 030c 	add.w	r3, r7, #12
 8001eaa:	2108      	movs	r1, #8
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff2f 	bl	8001d10 <OLED_WriteData>
}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <OLED_DrawCol>:

void OLED_DrawCol(uint8_t page, uint8_t startColumn, uint8_t letter)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	71fb      	strb	r3, [r7, #7]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	71bb      	strb	r3, [r7, #6]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	717b      	strb	r3, [r7, #5]
    OLED_WriteCommand(0xB0 + page);
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	3b50      	subs	r3, #80	@ 0x50
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff ff00 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x02 + (startColumn & 0x0F));
 8001ed8:	79bb      	ldrb	r3, [r7, #6]
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	3302      	adds	r3, #2
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fef7 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteCommand(0x10 + (startColumn >> 4));
 8001eea:	79bb      	ldrb	r3, [r7, #6]
 8001eec:	091b      	lsrs	r3, r3, #4
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	3310      	adds	r3, #16
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff feef 	bl	8001cd8 <OLED_WriteCommand>
    OLED_WriteData(&letter, 1);
 8001efa:	1d7b      	adds	r3, r7, #5
 8001efc:	2101      	movs	r1, #1
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ff06 	bl	8001d10 <OLED_WriteData>
}
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <OLED_temp>:

void OLED_temp(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
    uint8_t tempD, tempL, tempD_dec, tempL_dec;
    uint8_t humD, humL, hum_dec;

    OLED_DrawLetter(0, 0, font8x8[48]);
 8001f12:	4a49      	ldr	r2, [pc, #292]	@ (8002038 <OLED_temp+0x12c>)
 8001f14:	2100      	movs	r1, #0
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7ff ff93 	bl	8001e42 <OLED_DrawLetter>

    tempD = (uint8_t)(DHT11_Data[2] / 10);
 8001f1c:	4b47      	ldr	r3, [pc, #284]	@ (800203c <OLED_temp+0x130>)
 8001f1e:	789b      	ldrb	r3, [r3, #2]
 8001f20:	4a47      	ldr	r2, [pc, #284]	@ (8002040 <OLED_temp+0x134>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	08db      	lsrs	r3, r3, #3
 8001f28:	71fb      	strb	r3, [r7, #7]
    tempL = (uint8_t)(DHT11_Data[2] - (tempD * 10));
 8001f2a:	4b44      	ldr	r3, [pc, #272]	@ (800203c <OLED_temp+0x130>)
 8001f2c:	789a      	ldrb	r2, [r3, #2]
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	4619      	mov	r1, r3
 8001f32:	0089      	lsls	r1, r1, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	71bb      	strb	r3, [r7, #6]

    OLED_DrawLetter(0, 8, font8x8[tempD]);
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	4a40      	ldr	r2, [pc, #256]	@ (8002044 <OLED_temp+0x138>)
 8001f44:	4413      	add	r3, r2
 8001f46:	461a      	mov	r2, r3
 8001f48:	2108      	movs	r1, #8
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f7ff ff79 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(0, 16, font8x8[tempL]);
 8001f50:	79bb      	ldrb	r3, [r7, #6]
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	4a3b      	ldr	r2, [pc, #236]	@ (8002044 <OLED_temp+0x138>)
 8001f56:	4413      	add	r3, r2
 8001f58:	461a      	mov	r2, r3
 8001f5a:	2110      	movs	r1, #16
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f7ff ff70 	bl	8001e42 <OLED_DrawLetter>

    tempD_dec = (uint8_t)(DHT11_Data[3] / 10);
 8001f62:	4b36      	ldr	r3, [pc, #216]	@ (800203c <OLED_temp+0x130>)
 8001f64:	78db      	ldrb	r3, [r3, #3]
 8001f66:	4a36      	ldr	r2, [pc, #216]	@ (8002040 <OLED_temp+0x134>)
 8001f68:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	717b      	strb	r3, [r7, #5]
    tempL_dec = (uint8_t)(DHT11_Data[3] - (tempD_dec * 10));
 8001f70:	4b32      	ldr	r3, [pc, #200]	@ (800203c <OLED_temp+0x130>)
 8001f72:	78da      	ldrb	r2, [r3, #3]
 8001f74:	797b      	ldrb	r3, [r7, #5]
 8001f76:	4619      	mov	r1, r3
 8001f78:	0089      	lsls	r1, r1, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	713b      	strb	r3, [r7, #4]

    OLED_DrawLetter(0, 24, font8x8[tempL_dec]);
 8001f84:	793b      	ldrb	r3, [r7, #4]
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4a2e      	ldr	r2, [pc, #184]	@ (8002044 <OLED_temp+0x138>)
 8001f8a:	4413      	add	r3, r2
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	2118      	movs	r1, #24
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff ff56 	bl	8001e42 <OLED_DrawLetter>

    OLED_DrawCol(0, 23, 0b11000000);
 8001f96:	22c0      	movs	r2, #192	@ 0xc0
 8001f98:	2117      	movs	r1, #23
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7ff ff8d 	bl	8001eba <OLED_DrawCol>
    OLED_DrawCol(0, 24, 0b11000000);
 8001fa0:	22c0      	movs	r2, #192	@ 0xc0
 8001fa2:	2118      	movs	r1, #24
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f7ff ff88 	bl	8001eba <OLED_DrawCol>
    OLED_DrawCol(0, 7, 0b11011000);
 8001faa:	22d8      	movs	r2, #216	@ 0xd8
 8001fac:	2107      	movs	r1, #7
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7ff ff83 	bl	8001eba <OLED_DrawCol>

    OLED_DrawLetter(0, 40, font8x8[24]);
 8001fb4:	4a24      	ldr	r2, [pc, #144]	@ (8002048 <OLED_temp+0x13c>)
 8001fb6:	2128      	movs	r1, #40	@ 0x28
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f7ff ff42 	bl	8001e42 <OLED_DrawLetter>

    humD = (uint8_t)(DHT11_Data[0] / 10);
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <OLED_temp+0x130>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8002040 <OLED_temp+0x134>)
 8001fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc8:	08db      	lsrs	r3, r3, #3
 8001fca:	70fb      	strb	r3, [r7, #3]
    humL = (uint8_t)(DHT11_Data[0] - humD * 10);
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <OLED_temp+0x130>)
 8001fce:	781a      	ldrb	r2, [r3, #0]
 8001fd0:	78fb      	ldrb	r3, [r7, #3]
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	0089      	lsls	r1, r1, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	70bb      	strb	r3, [r7, #2]
    hum_dec = DHT11_Data[1];
 8001fe0:	4b16      	ldr	r3, [pc, #88]	@ (800203c <OLED_temp+0x130>)
 8001fe2:	785b      	ldrb	r3, [r3, #1]
 8001fe4:	707b      	strb	r3, [r7, #1]

    (void)hum_dec; /* Suppress unused warning */

    OLED_DrawLetter(0, 48, font8x8[humD]);
 8001fe6:	78fb      	ldrb	r3, [r7, #3]
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	4a16      	ldr	r2, [pc, #88]	@ (8002044 <OLED_temp+0x138>)
 8001fec:	4413      	add	r3, r2
 8001fee:	461a      	mov	r2, r3
 8001ff0:	2130      	movs	r1, #48	@ 0x30
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	f7ff ff25 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(0, 56, font8x8[humL]);
 8001ff8:	78bb      	ldrb	r3, [r7, #2]
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	4a11      	ldr	r2, [pc, #68]	@ (8002044 <OLED_temp+0x138>)
 8001ffe:	4413      	add	r3, r2
 8002000:	461a      	mov	r2, r3
 8002002:	2138      	movs	r1, #56	@ 0x38
 8002004:	2000      	movs	r0, #0
 8002006:	f7ff ff1c 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(0, 64, font8x8[humL]);
 800200a:	78bb      	ldrb	r3, [r7, #2]
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4a0d      	ldr	r2, [pc, #52]	@ (8002044 <OLED_temp+0x138>)
 8002010:	4413      	add	r3, r2
 8002012:	461a      	mov	r2, r3
 8002014:	2140      	movs	r1, #64	@ 0x40
 8002016:	2000      	movs	r0, #0
 8002018:	f7ff ff13 	bl	8001e42 <OLED_DrawLetter>

    OLED_DrawCol(0, 64, 0b11000000);
 800201c:	22c0      	movs	r2, #192	@ 0xc0
 800201e:	2140      	movs	r1, #64	@ 0x40
 8002020:	2000      	movs	r0, #0
 8002022:	f7ff ff4a 	bl	8001eba <OLED_DrawCol>
    OLED_DrawCol(0, 48, 0b11011000);
 8002026:	22d8      	movs	r2, #216	@ 0xd8
 8002028:	2130      	movs	r1, #48	@ 0x30
 800202a:	2000      	movs	r0, #0
 800202c:	f7ff ff45 	bl	8001eba <OLED_DrawCol>
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	08006b88 	.word	0x08006b88
 800203c:	20000094 	.word	0x20000094
 8002040:	cccccccd 	.word	0xcccccccd
 8002044:	08006a08 	.word	0x08006a08
 8002048:	08006ac8 	.word	0x08006ac8

0800204c <OLED_pressure_Pa>:

void OLED_pressure_Pa(float pressure, int x)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	@ 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	ed87 0a01 	vstr	s0, [r7, #4]
 8002056:	6038      	str	r0, [r7, #0]
    int p = (int)pressure;
 8002058:	edd7 7a01 	vldr	s15, [r7, #4]
 800205c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002060:	ee17 3a90 	vmov	r3, s15
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
    int digits[6];
    int i;

    for (i = 5; i >= 0; i--)
 8002066:	2305      	movs	r3, #5
 8002068:	623b      	str	r3, [r7, #32]
 800206a:	e01c      	b.n	80020a6 <OLED_pressure_Pa+0x5a>
    {
        digits[i] = p % 10;
 800206c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800206e:	4b29      	ldr	r3, [pc, #164]	@ (8002114 <OLED_pressure_Pa+0xc8>)
 8002070:	fb83 2301 	smull	r2, r3, r3, r1
 8002074:	109a      	asrs	r2, r3, #2
 8002076:	17cb      	asrs	r3, r1, #31
 8002078:	1ad2      	subs	r2, r2, r3
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	1aca      	subs	r2, r1, r3
 8002084:	6a3b      	ldr	r3, [r7, #32]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	3328      	adds	r3, #40	@ 0x28
 800208a:	443b      	add	r3, r7
 800208c:	f843 2c20 	str.w	r2, [r3, #-32]
        p /= 10;
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	4a20      	ldr	r2, [pc, #128]	@ (8002114 <OLED_pressure_Pa+0xc8>)
 8002094:	fb82 1203 	smull	r1, r2, r2, r3
 8002098:	1092      	asrs	r2, r2, #2
 800209a:	17db      	asrs	r3, r3, #31
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 5; i >= 0; i--)
 80020a0:	6a3b      	ldr	r3, [r7, #32]
 80020a2:	3b01      	subs	r3, #1
 80020a4:	623b      	str	r3, [r7, #32]
 80020a6:	6a3b      	ldr	r3, [r7, #32]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	dadf      	bge.n	800206c <OLED_pressure_Pa+0x20>
    }

    for (i = 0; i < 4; i++)
 80020ac:	2300      	movs	r3, #0
 80020ae:	623b      	str	r3, [r7, #32]
 80020b0:	e017      	b.n	80020e2 <OLED_pressure_Pa+0x96>
    {
        OLED_DrawLetter(1, (uint8_t)(i * 8 + x), font8x8[digits[i]]);
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	4413      	add	r3, r2
 80020c0:	b2d9      	uxtb	r1, r3
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	3328      	adds	r3, #40	@ 0x28
 80020c8:	443b      	add	r3, r7
 80020ca:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	4a11      	ldr	r2, [pc, #68]	@ (8002118 <OLED_pressure_Pa+0xcc>)
 80020d2:	4413      	add	r3, r2
 80020d4:	461a      	mov	r2, r3
 80020d6:	2001      	movs	r0, #1
 80020d8:	f7ff feb3 	bl	8001e42 <OLED_DrawLetter>
    for (i = 0; i < 4; i++)
 80020dc:	6a3b      	ldr	r3, [r7, #32]
 80020de:	3301      	adds	r3, #1
 80020e0:	623b      	str	r3, [r7, #32]
 80020e2:	6a3b      	ldr	r3, [r7, #32]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	dde4      	ble.n	80020b2 <OLED_pressure_Pa+0x66>
    }

    OLED_DrawLetter(1, (uint8_t)(32 + x), font8x8[40]);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	3320      	adds	r3, #32
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <OLED_pressure_Pa+0xd0>)
 80020f2:	4619      	mov	r1, r3
 80020f4:	2001      	movs	r0, #1
 80020f6:	f7ff fea4 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(1, (uint8_t)(40 + x), font8x8[25]);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	3328      	adds	r3, #40	@ 0x28
 8002100:	b2db      	uxtb	r3, r3
 8002102:	4a07      	ldr	r2, [pc, #28]	@ (8002120 <OLED_pressure_Pa+0xd4>)
 8002104:	4619      	mov	r1, r3
 8002106:	2001      	movs	r0, #1
 8002108:	f7ff fe9b 	bl	8001e42 <OLED_DrawLetter>
}
 800210c:	bf00      	nop
 800210e:	3728      	adds	r7, #40	@ 0x28
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	66666667 	.word	0x66666667
 8002118:	08006a08 	.word	0x08006a08
 800211c:	08006b48 	.word	0x08006b48
 8002120:	08006ad0 	.word	0x08006ad0

08002124 <OLED_dust>:

void OLED_dust(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
    int dustInt = (int)dustDensity;
 800212a:	4b2c      	ldr	r3, [pc, #176]	@ (80021dc <OLED_dust+0xb8>)
 800212c:	edd3 7a00 	vldr	s15, [r3]
 8002130:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002134:	ee17 3a90 	vmov	r3, s15
 8002138:	60fb      	str	r3, [r7, #12]
    int d1 = dustInt / 100;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4a28      	ldr	r2, [pc, #160]	@ (80021e0 <OLED_dust+0xbc>)
 800213e:	fb82 1203 	smull	r1, r2, r2, r3
 8002142:	1152      	asrs	r2, r2, #5
 8002144:	17db      	asrs	r3, r3, #31
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	60bb      	str	r3, [r7, #8]
    int d2 = (dustInt / 10) % 10;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4a25      	ldr	r2, [pc, #148]	@ (80021e4 <OLED_dust+0xc0>)
 800214e:	fb82 1203 	smull	r1, r2, r2, r3
 8002152:	1092      	asrs	r2, r2, #2
 8002154:	17db      	asrs	r3, r3, #31
 8002156:	1ad2      	subs	r2, r2, r3
 8002158:	4b22      	ldr	r3, [pc, #136]	@ (80021e4 <OLED_dust+0xc0>)
 800215a:	fb83 1302 	smull	r1, r3, r3, r2
 800215e:	1099      	asrs	r1, r3, #2
 8002160:	17d3      	asrs	r3, r2, #31
 8002162:	1ac9      	subs	r1, r1, r3
 8002164:	460b      	mov	r3, r1
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	607b      	str	r3, [r7, #4]
    int d3 = dustInt % 10;
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	4b1c      	ldr	r3, [pc, #112]	@ (80021e4 <OLED_dust+0xc0>)
 8002174:	fb83 1302 	smull	r1, r3, r3, r2
 8002178:	1099      	asrs	r1, r3, #2
 800217a:	17d3      	asrs	r3, r2, #31
 800217c:	1ac9      	subs	r1, r1, r3
 800217e:	460b      	mov	r3, r1
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	603b      	str	r3, [r7, #0]

    OLED_DrawLetter(3, 0, font8x8[40]);
 800218a:	4a17      	ldr	r2, [pc, #92]	@ (80021e8 <OLED_dust+0xc4>)
 800218c:	2100      	movs	r1, #0
 800218e:	2003      	movs	r0, #3
 8002190:	f7ff fe57 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(3, 8, font8x8[34]);
 8002194:	4a15      	ldr	r2, [pc, #84]	@ (80021ec <OLED_dust+0xc8>)
 8002196:	2108      	movs	r1, #8
 8002198:	2003      	movs	r0, #3
 800219a:	f7ff fe52 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(3, 16, font8x8[d1]);
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4a13      	ldr	r2, [pc, #76]	@ (80021f0 <OLED_dust+0xcc>)
 80021a4:	4413      	add	r3, r2
 80021a6:	461a      	mov	r2, r3
 80021a8:	2110      	movs	r1, #16
 80021aa:	2003      	movs	r0, #3
 80021ac:	f7ff fe49 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(3, 24, font8x8[d2]);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	4a0e      	ldr	r2, [pc, #56]	@ (80021f0 <OLED_dust+0xcc>)
 80021b6:	4413      	add	r3, r2
 80021b8:	461a      	mov	r2, r3
 80021ba:	2118      	movs	r1, #24
 80021bc:	2003      	movs	r0, #3
 80021be:	f7ff fe40 	bl	8001e42 <OLED_DrawLetter>
    OLED_DrawLetter(3, 32, font8x8[d3]);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <OLED_dust+0xcc>)
 80021c8:	4413      	add	r3, r2
 80021ca:	461a      	mov	r2, r3
 80021cc:	2120      	movs	r1, #32
 80021ce:	2003      	movs	r0, #3
 80021d0:	f7ff fe37 	bl	8001e42 <OLED_DrawLetter>
}
 80021d4:	bf00      	nop
 80021d6:	3710      	adds	r7, #16
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	2000027c 	.word	0x2000027c
 80021e0:	51eb851f 	.word	0x51eb851f
 80021e4:	66666667 	.word	0x66666667
 80021e8:	08006b48 	.word	0x08006b48
 80021ec:	08006b18 	.word	0x08006b18
 80021f0:	08006a08 	.word	0x08006a08

080021f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80021fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002238 <HAL_MspInit+0x44>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002238 <HAL_MspInit+0x44>)
 8002200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002204:	6413      	str	r3, [r2, #64]	@ 0x40
 8002206:	4b0c      	ldr	r3, [pc, #48]	@ (8002238 <HAL_MspInit+0x44>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800220e:	607b      	str	r3, [r7, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <HAL_MspInit+0x44>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002216:	4a08      	ldr	r2, [pc, #32]	@ (8002238 <HAL_MspInit+0x44>)
 8002218:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800221c:	6453      	str	r3, [r2, #68]	@ 0x44
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_MspInit+0x44>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002222:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002226:	603b      	str	r3, [r7, #0]
 8002228:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40023800 	.word	0x40023800

0800223c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08a      	sub	sp, #40	@ 0x28
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a15      	ldr	r2, [pc, #84]	@ (80022b0 <HAL_ADC_MspInit+0x74>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d123      	bne.n	80022a6 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800225e:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <HAL_ADC_MspInit+0x78>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002262:	4a14      	ldr	r2, [pc, #80]	@ (80022b4 <HAL_ADC_MspInit+0x78>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002268:	6453      	str	r3, [r2, #68]	@ 0x44
 800226a:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_ADC_MspInit+0x78>)
 800226c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002272:	613b      	str	r3, [r7, #16]
 8002274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002276:	4b0f      	ldr	r3, [pc, #60]	@ (80022b4 <HAL_ADC_MspInit+0x78>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	4a0e      	ldr	r2, [pc, #56]	@ (80022b4 <HAL_ADC_MspInit+0x78>)
 800227c:	f043 0302 	orr.w	r3, r3, #2
 8002280:	6313      	str	r3, [r2, #48]	@ 0x30
 8002282:	4b0c      	ldr	r3, [pc, #48]	@ (80022b4 <HAL_ADC_MspInit+0x78>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GP_ADC_Pin;
 800228e:	2302      	movs	r3, #2
 8002290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002292:	2303      	movs	r3, #3
 8002294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GP_ADC_GPIO_Port, &GPIO_InitStruct);
 800229a:	f107 0314 	add.w	r3, r7, #20
 800229e:	4619      	mov	r1, r3
 80022a0:	4805      	ldr	r0, [pc, #20]	@ (80022b8 <HAL_ADC_MspInit+0x7c>)
 80022a2:	f000 ffc1 	bl	8003228 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80022a6:	bf00      	nop
 80022a8:	3728      	adds	r7, #40	@ 0x28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40012000 	.word	0x40012000
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40020400 	.word	0x40020400

080022bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b0ae      	sub	sp, #184	@ 0xb8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	2290      	movs	r2, #144	@ 0x90
 80022da:	2100      	movs	r1, #0
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 f98b 	bl	80065f8 <memset>
  if(hi2c->Instance==I2C1)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a22      	ldr	r2, [pc, #136]	@ (8002370 <HAL_I2C_MspInit+0xb4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d13c      	bne.n	8002366 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022f0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80022f2:	2300      	movs	r3, #0
 80022f4:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022f6:	f107 0314 	add.w	r3, r7, #20
 80022fa:	4618      	mov	r0, r3
 80022fc:	f002 fc84 	bl	8004c08 <HAL_RCCEx_PeriphCLKConfig>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002306:	f7ff fc9b 	bl	8001c40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230a:	4b1a      	ldr	r3, [pc, #104]	@ (8002374 <HAL_I2C_MspInit+0xb8>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a19      	ldr	r2, [pc, #100]	@ (8002374 <HAL_I2C_MspInit+0xb8>)
 8002310:	f043 0302 	orr.w	r3, r3, #2
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b17      	ldr	r3, [pc, #92]	@ (8002374 <HAL_I2C_MspInit+0xb8>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002322:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800232a:	2312      	movs	r3, #18
 800232c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002336:	2303      	movs	r3, #3
 8002338:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800233c:	2304      	movs	r3, #4
 800233e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002342:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002346:	4619      	mov	r1, r3
 8002348:	480b      	ldr	r0, [pc, #44]	@ (8002378 <HAL_I2C_MspInit+0xbc>)
 800234a:	f000 ff6d 	bl	8003228 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800234e:	4b09      	ldr	r3, [pc, #36]	@ (8002374 <HAL_I2C_MspInit+0xb8>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	4a08      	ldr	r2, [pc, #32]	@ (8002374 <HAL_I2C_MspInit+0xb8>)
 8002354:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002358:	6413      	str	r3, [r2, #64]	@ 0x40
 800235a:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <HAL_I2C_MspInit+0xb8>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002366:	bf00      	nop
 8002368:	37b8      	adds	r7, #184	@ 0xb8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40005400 	.word	0x40005400
 8002374:	40023800 	.word	0x40023800
 8002378:	40020400 	.word	0x40020400

0800237c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08a      	sub	sp, #40	@ 0x28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002384:	f107 0314 	add.w	r3, r7, #20
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]
 8002392:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a17      	ldr	r2, [pc, #92]	@ (80023f8 <HAL_SPI_MspInit+0x7c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d127      	bne.n	80023ee <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800239e:	4b17      	ldr	r3, [pc, #92]	@ (80023fc <HAL_SPI_MspInit+0x80>)
 80023a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a2:	4a16      	ldr	r2, [pc, #88]	@ (80023fc <HAL_SPI_MspInit+0x80>)
 80023a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023aa:	4b14      	ldr	r3, [pc, #80]	@ (80023fc <HAL_SPI_MspInit+0x80>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023b2:	613b      	str	r3, [r7, #16]
 80023b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b6:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <HAL_SPI_MspInit+0x80>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ba:	4a10      	ldr	r2, [pc, #64]	@ (80023fc <HAL_SPI_MspInit+0x80>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c2:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <HAL_SPI_MspInit+0x80>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_A_SCK_Pin|SPI_A_MISO_Pin;
 80023ce:	23a0      	movs	r3, #160	@ 0xa0
 80023d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023da:	2303      	movs	r3, #3
 80023dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023de:	2305      	movs	r3, #5
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	4619      	mov	r1, r3
 80023e8:	4805      	ldr	r0, [pc, #20]	@ (8002400 <HAL_SPI_MspInit+0x84>)
 80023ea:	f000 ff1d 	bl	8003228 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80023ee:	bf00      	nop
 80023f0:	3728      	adds	r7, #40	@ 0x28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40013000 	.word	0x40013000
 80023fc:	40023800 	.word	0x40023800
 8002400:	40020000 	.word	0x40020000

08002404 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a16      	ldr	r2, [pc, #88]	@ (800246c <HAL_TIM_Base_MspInit+0x68>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d10c      	bne.n	8002430 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002416:	4b16      	ldr	r3, [pc, #88]	@ (8002470 <HAL_TIM_Base_MspInit+0x6c>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	4a15      	ldr	r2, [pc, #84]	@ (8002470 <HAL_TIM_Base_MspInit+0x6c>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6453      	str	r3, [r2, #68]	@ 0x44
 8002422:	4b13      	ldr	r3, [pc, #76]	@ (8002470 <HAL_TIM_Base_MspInit+0x6c>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800242e:	e018      	b.n	8002462 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002438:	d113      	bne.n	8002462 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800243a:	4b0d      	ldr	r3, [pc, #52]	@ (8002470 <HAL_TIM_Base_MspInit+0x6c>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	4a0c      	ldr	r2, [pc, #48]	@ (8002470 <HAL_TIM_Base_MspInit+0x6c>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6413      	str	r3, [r2, #64]	@ 0x40
 8002446:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <HAL_TIM_Base_MspInit+0x6c>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	60bb      	str	r3, [r7, #8]
 8002450:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002452:	2200      	movs	r2, #0
 8002454:	2100      	movs	r1, #0
 8002456:	201c      	movs	r0, #28
 8002458:	f000 fe37 	bl	80030ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800245c:	201c      	movs	r0, #28
 800245e:	f000 fe50 	bl	8003102 <HAL_NVIC_EnableIRQ>
}
 8002462:	bf00      	nop
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	40010000 	.word	0x40010000
 8002470:	40023800 	.word	0x40023800

08002474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <NMI_Handler+0x4>

0800247c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <HardFault_Handler+0x4>

08002484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <MemManage_Handler+0x4>

0800248c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002490:	bf00      	nop
 8002492:	e7fd      	b.n	8002490 <BusFault_Handler+0x4>

08002494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <UsageFault_Handler+0x4>

0800249c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ca:	f000 f8ad 	bl	8002628 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024d8:	4802      	ldr	r0, [pc, #8]	@ (80024e4 <TIM2_IRQHandler+0x10>)
 80024da:	f003 fca7 	bl	8005e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000218 	.word	0x20000218

080024e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80024ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80024f0:	f001 f892 	bl	8003618 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  update_flag = 1;
 80024f4:	4b04      	ldr	r3, [pc, #16]	@ (8002508 <EXTI15_10_IRQHandler+0x20>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(Red_LED_GPIO_Port, Red_LED_Pin);
 80024fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024fe:	4803      	ldr	r0, [pc, #12]	@ (800250c <EXTI15_10_IRQHandler+0x24>)
 8002500:	f001 f86f 	bl	80035e2 <HAL_GPIO_TogglePin>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000280 	.word	0x20000280
 800250c:	40020400 	.word	0x40020400

08002510 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002520:	d102      	bne.n	8002528 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        update_flag = 1;
 8002522:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002524:	2201      	movs	r2, #1
 8002526:	701a      	strb	r2, [r3, #0]
    }
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	20000280 	.word	0x20000280

08002538 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <SystemInit+0x20>)
 800253e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002542:	4a05      	ldr	r2, [pc, #20]	@ (8002558 <SystemInit+0x20>)
 8002544:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002548:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <Reset_Handler>:
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002594 <LoopFillZerobss+0xe>
 8002560:	f7ff ffea 	bl	8002538 <SystemInit>
 8002564:	480c      	ldr	r0, [pc, #48]	@ (8002598 <LoopFillZerobss+0x12>)
 8002566:	490d      	ldr	r1, [pc, #52]	@ (800259c <LoopFillZerobss+0x16>)
 8002568:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <LoopFillZerobss+0x1a>)
 800256a:	2300      	movs	r3, #0
 800256c:	e002      	b.n	8002574 <LoopCopyDataInit>

0800256e <CopyDataInit>:
 800256e:	58d4      	ldr	r4, [r2, r3]
 8002570:	50c4      	str	r4, [r0, r3]
 8002572:	3304      	adds	r3, #4

08002574 <LoopCopyDataInit>:
 8002574:	18c4      	adds	r4, r0, r3
 8002576:	428c      	cmp	r4, r1
 8002578:	d3f9      	bcc.n	800256e <CopyDataInit>
 800257a:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <LoopFillZerobss+0x1e>)
 800257c:	4c0a      	ldr	r4, [pc, #40]	@ (80025a8 <LoopFillZerobss+0x22>)
 800257e:	2300      	movs	r3, #0
 8002580:	e001      	b.n	8002586 <LoopFillZerobss>

08002582 <FillZerobss>:
 8002582:	6013      	str	r3, [r2, #0]
 8002584:	3204      	adds	r2, #4

08002586 <LoopFillZerobss>:
 8002586:	42a2      	cmp	r2, r4
 8002588:	d3fb      	bcc.n	8002582 <FillZerobss>
 800258a:	f004 f843 	bl	8006614 <__libc_init_array>
 800258e:	f7ff f89d 	bl	80016cc <main>
 8002592:	4770      	bx	lr
 8002594:	20080000 	.word	0x20080000
 8002598:	20000000 	.word	0x20000000
 800259c:	2000005c 	.word	0x2000005c
 80025a0:	08006e90 	.word	0x08006e90
 80025a4:	2000005c 	.word	0x2000005c
 80025a8:	200003c0 	.word	0x200003c0

080025ac <ADC_IRQHandler>:
 80025ac:	e7fe      	b.n	80025ac <ADC_IRQHandler>

080025ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b2:	2003      	movs	r0, #3
 80025b4:	f000 fd7e 	bl	80030b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025b8:	200f      	movs	r0, #15
 80025ba:	f000 f805 	bl	80025c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025be:	f7ff fe19 	bl	80021f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025d0:	4b12      	ldr	r3, [pc, #72]	@ (800261c <HAL_InitTick+0x54>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <HAL_InitTick+0x58>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025de:	fbb3 f3f1 	udiv	r3, r3, r1
 80025e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 fd99 	bl	800311e <HAL_SYSTICK_Config>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e00e      	b.n	8002614 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2b0f      	cmp	r3, #15
 80025fa:	d80a      	bhi.n	8002612 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025fc:	2200      	movs	r2, #0
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	f04f 30ff 	mov.w	r0, #4294967295
 8002604:	f000 fd61 	bl	80030ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002608:	4a06      	ldr	r2, [pc, #24]	@ (8002624 <HAL_InitTick+0x5c>)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	e000      	b.n	8002614 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
}
 8002614:	4618      	mov	r0, r3
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000000 	.word	0x20000000
 8002620:	20000008 	.word	0x20000008
 8002624:	20000004 	.word	0x20000004

08002628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800262c:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_IncTick+0x20>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	461a      	mov	r2, r3
 8002632:	4b06      	ldr	r3, [pc, #24]	@ (800264c <HAL_IncTick+0x24>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4413      	add	r3, r2
 8002638:	4a04      	ldr	r2, [pc, #16]	@ (800264c <HAL_IncTick+0x24>)
 800263a:	6013      	str	r3, [r2, #0]
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20000008 	.word	0x20000008
 800264c:	20000284 	.word	0x20000284

08002650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return uwTick;
 8002654:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <HAL_GetTick+0x14>)
 8002656:	681b      	ldr	r3, [r3, #0]
}
 8002658:	4618      	mov	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	20000284 	.word	0x20000284

08002668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002670:	f7ff ffee 	bl	8002650 <HAL_GetTick>
 8002674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d005      	beq.n	800268e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002682:	4b0a      	ldr	r3, [pc, #40]	@ (80026ac <HAL_Delay+0x44>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4413      	add	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800268e:	bf00      	nop
 8002690:	f7ff ffde 	bl	8002650 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	429a      	cmp	r2, r3
 800269e:	d8f7      	bhi.n	8002690 <HAL_Delay+0x28>
  {
  }
}
 80026a0:	bf00      	nop
 80026a2:	bf00      	nop
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000008 	.word	0x20000008

080026b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e031      	b.n	800272a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d109      	bne.n	80026e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff fdb4 	bl	800223c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	f003 0310 	and.w	r3, r3, #16
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d116      	bne.n	800271c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026f2:	4b10      	ldr	r3, [pc, #64]	@ (8002734 <HAL_ADC_Init+0x84>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	f043 0202 	orr.w	r2, r3, #2
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 fb0e 	bl	8002d20 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	f023 0303 	bic.w	r3, r3, #3
 8002712:	f043 0201 	orr.w	r2, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	641a      	str	r2, [r3, #64]	@ 0x40
 800271a:	e001      	b.n	8002720 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002728:	7bfb      	ldrb	r3, [r7, #15]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	ffffeefd 	.word	0xffffeefd

08002738 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <HAL_ADC_Start+0x1a>
 800274e:	2302      	movs	r3, #2
 8002750:	e0ad      	b.n	80028ae <HAL_ADC_Start+0x176>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b01      	cmp	r3, #1
 8002766:	d018      	beq.n	800279a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002778:	4b50      	ldr	r3, [pc, #320]	@ (80028bc <HAL_ADC_Start+0x184>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a50      	ldr	r2, [pc, #320]	@ (80028c0 <HAL_ADC_Start+0x188>)
 800277e:	fba2 2303 	umull	r2, r3, r2, r3
 8002782:	0c9a      	lsrs	r2, r3, #18
 8002784:	4613      	mov	r3, r2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4413      	add	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800278c:	e002      	b.n	8002794 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	3b01      	subs	r3, #1
 8002792:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f9      	bne.n	800278e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d175      	bne.n	8002894 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027ac:	4b45      	ldr	r3, [pc, #276]	@ (80028c4 <HAL_ADC_Start+0x18c>)
 80027ae:	4013      	ands	r3, r2
 80027b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d007      	beq.n	80027d6 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027e2:	d106      	bne.n	80027f2 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e8:	f023 0206 	bic.w	r2, r3, #6
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80027f0:	e002      	b.n	80027f8 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002808:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800280a:	4b2f      	ldr	r3, [pc, #188]	@ (80028c8 <HAL_ADC_Start+0x190>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10f      	bne.n	8002836 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d143      	bne.n	80028ac <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689a      	ldr	r2, [r3, #8]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	e03a      	b.n	80028ac <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a24      	ldr	r2, [pc, #144]	@ (80028cc <HAL_ADC_Start+0x194>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d10e      	bne.n	800285e <HAL_ADC_Start+0x126>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d107      	bne.n	800285e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800285c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800285e:	4b1a      	ldr	r3, [pc, #104]	@ (80028c8 <HAL_ADC_Start+0x190>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2b00      	cmp	r3, #0
 8002868:	d120      	bne.n	80028ac <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a18      	ldr	r2, [pc, #96]	@ (80028d0 <HAL_ADC_Start+0x198>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d11b      	bne.n	80028ac <HAL_ADC_Start+0x174>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d114      	bne.n	80028ac <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002890:	609a      	str	r2, [r3, #8]
 8002892:	e00b      	b.n	80028ac <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	f043 0210 	orr.w	r2, r3, #16
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a4:	f043 0201 	orr.w	r2, r3, #1
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	20000000 	.word	0x20000000
 80028c0:	431bde83 	.word	0x431bde83
 80028c4:	fffff8fe 	.word	0xfffff8fe
 80028c8:	40012300 	.word	0x40012300
 80028cc:	40012000 	.word	0x40012000
 80028d0:	40012200 	.word	0x40012200

080028d4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_Stop+0x16>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e01f      	b.n	800292a <HAL_ADC_Stop+0x56>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0201 	bic.w	r2, r2, #1
 8002900:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d107      	bne.n	8002920 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002914:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <HAL_ADC_Stop+0x64>)
 8002916:	4013      	ands	r3, r2
 8002918:	f043 0201 	orr.w	r2, r3, #1
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	ffffeefe 	.word	0xffffeefe

0800293c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002946:	2300      	movs	r3, #0
 8002948:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002958:	d113      	bne.n	8002982 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002964:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002968:	d10b      	bne.n	8002982 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	f043 0220 	orr.w	r2, r3, #32
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e063      	b.n	8002a4a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002982:	f7ff fe65 	bl	8002650 <HAL_GetTick>
 8002986:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002988:	e021      	b.n	80029ce <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002990:	d01d      	beq.n	80029ce <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_ADC_PollForConversion+0x6c>
 8002998:	f7ff fe5a 	bl	8002650 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d212      	bcs.n	80029ce <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d00b      	beq.n	80029ce <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ba:	f043 0204 	orr.w	r2, r3, #4
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e03d      	b.n	8002a4a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d1d6      	bne.n	800298a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f06f 0212 	mvn.w	r2, #18
 80029e4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d123      	bne.n	8002a48 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d11f      	bne.n	8002a48 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d006      	beq.n	8002a24 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d111      	bne.n	8002a48 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d105      	bne.n	8002a48 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a40:	f043 0201 	orr.w	r2, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d101      	bne.n	8002a88 <HAL_ADC_ConfigChannel+0x1c>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e13a      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x292>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b09      	cmp	r3, #9
 8002a96:	d93a      	bls.n	8002b0e <HAL_ADC_ConfigChannel+0xa2>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002aa0:	d035      	beq.n	8002b0e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68d9      	ldr	r1, [r3, #12]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	461a      	mov	r2, r3
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3b1e      	subs	r3, #30
 8002ab8:	2207      	movs	r2, #7
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43da      	mvns	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	400a      	ands	r2, r1
 8002ac6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a8f      	ldr	r2, [pc, #572]	@ (8002d0c <HAL_ADC_ConfigChannel+0x2a0>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d10a      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68d9      	ldr	r1, [r3, #12]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	061a      	lsls	r2, r3, #24
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ae6:	e039      	b.n	8002b5c <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68d9      	ldr	r1, [r3, #12]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	4618      	mov	r0, r3
 8002afa:	4603      	mov	r3, r0
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	4403      	add	r3, r0
 8002b00:	3b1e      	subs	r3, #30
 8002b02:	409a      	lsls	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b0c:	e026      	b.n	8002b5c <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6919      	ldr	r1, [r3, #16]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4413      	add	r3, r2
 8002b22:	f003 031f 	and.w	r3, r3, #31
 8002b26:	2207      	movs	r2, #7
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43da      	mvns	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	400a      	ands	r2, r1
 8002b34:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6919      	ldr	r1, [r3, #16]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4403      	add	r3, r0
 8002b4e:	f003 031f 	and.w	r3, r3, #31
 8002b52:	409a      	lsls	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b06      	cmp	r3, #6
 8002b62:	d824      	bhi.n	8002bae <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	3b05      	subs	r3, #5
 8002b76:	221f      	movs	r2, #31
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	400a      	ands	r2, r1
 8002b84:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	4618      	mov	r0, r3
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	3b05      	subs	r3, #5
 8002ba0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bac:	e04c      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d824      	bhi.n	8002c00 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	3b23      	subs	r3, #35	@ 0x23
 8002bc8:	221f      	movs	r2, #31
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43da      	mvns	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	400a      	ands	r2, r1
 8002bd6:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	4618      	mov	r0, r3
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	3b23      	subs	r3, #35	@ 0x23
 8002bf2:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bfe:	e023      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	3b41      	subs	r3, #65	@ 0x41
 8002c12:	221f      	movs	r2, #31
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43da      	mvns	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	400a      	ands	r2, r1
 8002c20:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	4618      	mov	r0, r3
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	3b41      	subs	r3, #65	@ 0x41
 8002c3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a30      	ldr	r2, [pc, #192]	@ (8002d10 <HAL_ADC_ConfigChannel+0x2a4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10a      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x1fc>
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c5a:	d105      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	4a2c      	ldr	r2, [pc, #176]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c62:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002c66:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a28      	ldr	r2, [pc, #160]	@ (8002d10 <HAL_ADC_ConfigChannel+0x2a4>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10f      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x226>
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2b12      	cmp	r3, #18
 8002c78:	d10b      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002c7a:	4b26      	ldr	r3, [pc, #152]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4a25      	ldr	r2, [pc, #148]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c80:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002c84:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002c86:	4b23      	ldr	r3, [pc, #140]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	4a22      	ldr	r2, [pc, #136]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002c8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c90:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1e      	ldr	r2, [pc, #120]	@ (8002d10 <HAL_ADC_ConfigChannel+0x2a4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d12b      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x288>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d0c <HAL_ADC_ConfigChannel+0x2a0>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d003      	beq.n	8002cae <HAL_ADC_ConfigChannel+0x242>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2b11      	cmp	r3, #17
 8002cac:	d122      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002cae:	4b19      	ldr	r3, [pc, #100]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	4a18      	ldr	r2, [pc, #96]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002cb4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002cb8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002cba:	4b16      	ldr	r3, [pc, #88]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	4a15      	ldr	r2, [pc, #84]	@ (8002d14 <HAL_ADC_ConfigChannel+0x2a8>)
 8002cc0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cc4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a10      	ldr	r2, [pc, #64]	@ (8002d0c <HAL_ADC_ConfigChannel+0x2a0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d111      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002cd0:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <HAL_ADC_ConfigChannel+0x2ac>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a11      	ldr	r2, [pc, #68]	@ (8002d1c <HAL_ADC_ConfigChannel+0x2b0>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	0c9a      	lsrs	r2, r3, #18
 8002cdc:	4613      	mov	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4413      	add	r3, r2
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002ce6:	e002      	b.n	8002cee <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d1f9      	bne.n	8002ce8 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	10000012 	.word	0x10000012
 8002d10:	40012000 	.word	0x40012000
 8002d14:	40012300 	.word	0x40012300
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	431bde83 	.word	0x431bde83

08002d20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002d28:	4b78      	ldr	r3, [pc, #480]	@ (8002f0c <ADC_Init+0x1ec>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4a77      	ldr	r2, [pc, #476]	@ (8002f0c <ADC_Init+0x1ec>)
 8002d2e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002d32:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002d34:	4b75      	ldr	r3, [pc, #468]	@ (8002f0c <ADC_Init+0x1ec>)
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4973      	ldr	r1, [pc, #460]	@ (8002f0c <ADC_Init+0x1ec>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	021a      	lsls	r2, r3, #8
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6859      	ldr	r1, [r3, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6899      	ldr	r1, [r3, #8]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dae:	4a58      	ldr	r2, [pc, #352]	@ (8002f10 <ADC_Init+0x1f0>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d022      	beq.n	8002dfa <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dc2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6899      	ldr	r1, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002de4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6899      	ldr	r1, [r3, #8]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	430a      	orrs	r2, r1
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	e00f      	b.n	8002e1a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e18:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0202 	bic.w	r2, r2, #2
 8002e28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6899      	ldr	r1, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	005a      	lsls	r2, r3, #1
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d01b      	beq.n	8002e80 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e56:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e66:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6859      	ldr	r1, [r3, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	3b01      	subs	r3, #1
 8002e74:	035a      	lsls	r2, r3, #13
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	e007      	b.n	8002e90 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	051a      	lsls	r2, r3, #20
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ec4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6899      	ldr	r1, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ed2:	025a      	lsls	r2, r3, #9
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002eea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6899      	ldr	r1, [r3, #8]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	029a      	lsls	r2, r3, #10
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	609a      	str	r2, [r3, #8]
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	40012300 	.word	0x40012300
 8002f10:	0f000001 	.word	0x0f000001

08002f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f24:	4b0b      	ldr	r3, [pc, #44]	@ (8002f54 <__NVIC_SetPriorityGrouping+0x40>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f30:	4013      	ands	r3, r2
 8002f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f3c:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <__NVIC_SetPriorityGrouping+0x44>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f42:	4a04      	ldr	r2, [pc, #16]	@ (8002f54 <__NVIC_SetPriorityGrouping+0x40>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	60d3      	str	r3, [r2, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00
 8002f58:	05fa0000 	.word	0x05fa0000

08002f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f60:	4b04      	ldr	r3, [pc, #16]	@ (8002f74 <__NVIC_GetPriorityGrouping+0x18>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	0a1b      	lsrs	r3, r3, #8
 8002f66:	f003 0307 	and.w	r3, r3, #7
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	db0b      	blt.n	8002fa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	f003 021f 	and.w	r2, r3, #31
 8002f90:	4907      	ldr	r1, [pc, #28]	@ (8002fb0 <__NVIC_EnableIRQ+0x38>)
 8002f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f96:	095b      	lsrs	r3, r3, #5
 8002f98:	2001      	movs	r0, #1
 8002f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	e000e100 	.word	0xe000e100

08002fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	6039      	str	r1, [r7, #0]
 8002fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	db0a      	blt.n	8002fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	490c      	ldr	r1, [pc, #48]	@ (8003000 <__NVIC_SetPriority+0x4c>)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	0112      	lsls	r2, r2, #4
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fdc:	e00a      	b.n	8002ff4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	4908      	ldr	r1, [pc, #32]	@ (8003004 <__NVIC_SetPriority+0x50>)
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	3b04      	subs	r3, #4
 8002fec:	0112      	lsls	r2, r2, #4
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	761a      	strb	r2, [r3, #24]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000e100 	.word	0xe000e100
 8003004:	e000ed00 	.word	0xe000ed00

08003008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003008:	b480      	push	{r7}
 800300a:	b089      	sub	sp, #36	@ 0x24
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f1c3 0307 	rsb	r3, r3, #7
 8003022:	2b04      	cmp	r3, #4
 8003024:	bf28      	it	cs
 8003026:	2304      	movcs	r3, #4
 8003028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	3304      	adds	r3, #4
 800302e:	2b06      	cmp	r3, #6
 8003030:	d902      	bls.n	8003038 <NVIC_EncodePriority+0x30>
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	3b03      	subs	r3, #3
 8003036:	e000      	b.n	800303a <NVIC_EncodePriority+0x32>
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	f04f 32ff 	mov.w	r2, #4294967295
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	43da      	mvns	r2, r3
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	401a      	ands	r2, r3
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003050:	f04f 31ff 	mov.w	r1, #4294967295
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	fa01 f303 	lsl.w	r3, r1, r3
 800305a:	43d9      	mvns	r1, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003060:	4313      	orrs	r3, r2
         );
}
 8003062:	4618      	mov	r0, r3
 8003064:	3724      	adds	r7, #36	@ 0x24
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
	...

08003070 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3b01      	subs	r3, #1
 800307c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003080:	d301      	bcc.n	8003086 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003082:	2301      	movs	r3, #1
 8003084:	e00f      	b.n	80030a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003086:	4a0a      	ldr	r2, [pc, #40]	@ (80030b0 <SysTick_Config+0x40>)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3b01      	subs	r3, #1
 800308c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800308e:	210f      	movs	r1, #15
 8003090:	f04f 30ff 	mov.w	r0, #4294967295
 8003094:	f7ff ff8e 	bl	8002fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003098:	4b05      	ldr	r3, [pc, #20]	@ (80030b0 <SysTick_Config+0x40>)
 800309a:	2200      	movs	r2, #0
 800309c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800309e:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <SysTick_Config+0x40>)
 80030a0:	2207      	movs	r2, #7
 80030a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	e000e010 	.word	0xe000e010

080030b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff ff29 	bl	8002f14 <__NVIC_SetPriorityGrouping>
}
 80030c2:	bf00      	nop
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b086      	sub	sp, #24
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	4603      	mov	r3, r0
 80030d2:	60b9      	str	r1, [r7, #8]
 80030d4:	607a      	str	r2, [r7, #4]
 80030d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030d8:	2300      	movs	r3, #0
 80030da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030dc:	f7ff ff3e 	bl	8002f5c <__NVIC_GetPriorityGrouping>
 80030e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	68b9      	ldr	r1, [r7, #8]
 80030e6:	6978      	ldr	r0, [r7, #20]
 80030e8:	f7ff ff8e 	bl	8003008 <NVIC_EncodePriority>
 80030ec:	4602      	mov	r2, r0
 80030ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030f2:	4611      	mov	r1, r2
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff ff5d 	bl	8002fb4 <__NVIC_SetPriority>
}
 80030fa:	bf00      	nop
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b082      	sub	sp, #8
 8003106:	af00      	add	r7, sp, #0
 8003108:	4603      	mov	r3, r0
 800310a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800310c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff ff31 	bl	8002f78 <__NVIC_EnableIRQ>
}
 8003116:	bf00      	nop
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff ffa2 	bl	8003070 <SysTick_Config>
 800312c:	4603      	mov	r3, r0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800313c:	f3bf 8f5f 	dmb	sy
}
 8003140:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003142:	4b07      	ldr	r3, [pc, #28]	@ (8003160 <HAL_MPU_Disable+0x28>)
 8003144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003146:	4a06      	ldr	r2, [pc, #24]	@ (8003160 <HAL_MPU_Disable+0x28>)
 8003148:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800314c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800314e:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <HAL_MPU_Disable+0x2c>)
 8003150:	2200      	movs	r2, #0
 8003152:	605a      	str	r2, [r3, #4]
}
 8003154:	bf00      	nop
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	e000ed00 	.word	0xe000ed00
 8003164:	e000ed90 	.word	0xe000ed90

08003168 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003170:	4a0b      	ldr	r2, [pc, #44]	@ (80031a0 <HAL_MPU_Enable+0x38>)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800317a:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <HAL_MPU_Enable+0x3c>)
 800317c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317e:	4a09      	ldr	r2, [pc, #36]	@ (80031a4 <HAL_MPU_Enable+0x3c>)
 8003180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003184:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003186:	f3bf 8f4f 	dsb	sy
}
 800318a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800318c:	f3bf 8f6f 	isb	sy
}
 8003190:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	e000ed90 	.word	0xe000ed90
 80031a4:	e000ed00 	.word	0xe000ed00

080031a8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	785a      	ldrb	r2, [r3, #1]
 80031b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003224 <HAL_MPU_ConfigRegion+0x7c>)
 80031b6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80031b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003224 <HAL_MPU_ConfigRegion+0x7c>)
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	4a19      	ldr	r2, [pc, #100]	@ (8003224 <HAL_MPU_ConfigRegion+0x7c>)
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80031c4:	4a17      	ldr	r2, [pc, #92]	@ (8003224 <HAL_MPU_ConfigRegion+0x7c>)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	7b1b      	ldrb	r3, [r3, #12]
 80031d0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7adb      	ldrb	r3, [r3, #11]
 80031d6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80031d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7a9b      	ldrb	r3, [r3, #10]
 80031de:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80031e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	7b5b      	ldrb	r3, [r3, #13]
 80031e6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80031e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	7b9b      	ldrb	r3, [r3, #14]
 80031ee:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80031f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	7bdb      	ldrb	r3, [r3, #15]
 80031f6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80031f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	7a5b      	ldrb	r3, [r3, #9]
 80031fe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003200:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	7a1b      	ldrb	r3, [r3, #8]
 8003206:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003208:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	7812      	ldrb	r2, [r2, #0]
 800320e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003210:	4a04      	ldr	r2, [pc, #16]	@ (8003224 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003212:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003214:	6113      	str	r3, [r2, #16]
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000ed90 	.word	0xe000ed90

08003228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	@ 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800323e:	2300      	movs	r3, #0
 8003240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	e175      	b.n	8003534 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003248:	2201      	movs	r2, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	429a      	cmp	r2, r3
 8003262:	f040 8164 	bne.w	800352e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d005      	beq.n	800327e <HAL_GPIO_Init+0x56>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d130      	bne.n	80032e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032b4:	2201      	movs	r2, #1
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 0201 	and.w	r2, r3, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d017      	beq.n	800331c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d123      	bne.n	8003370 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	08da      	lsrs	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3208      	adds	r2, #8
 8003330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	08da      	lsrs	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3208      	adds	r2, #8
 800336a:	69b9      	ldr	r1, [r7, #24]
 800336c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2203      	movs	r2, #3
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 0203 	and.w	r2, r3, #3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80be 	beq.w	800352e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b2:	4b66      	ldr	r3, [pc, #408]	@ (800354c <HAL_GPIO_Init+0x324>)
 80033b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b6:	4a65      	ldr	r2, [pc, #404]	@ (800354c <HAL_GPIO_Init+0x324>)
 80033b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80033be:	4b63      	ldr	r3, [pc, #396]	@ (800354c <HAL_GPIO_Init+0x324>)
 80033c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80033ca:	4a61      	ldr	r2, [pc, #388]	@ (8003550 <HAL_GPIO_Init+0x328>)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	3302      	adds	r3, #2
 80033d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	220f      	movs	r2, #15
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	43db      	mvns	r3, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4013      	ands	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a58      	ldr	r2, [pc, #352]	@ (8003554 <HAL_GPIO_Init+0x32c>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d037      	beq.n	8003466 <HAL_GPIO_Init+0x23e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a57      	ldr	r2, [pc, #348]	@ (8003558 <HAL_GPIO_Init+0x330>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d031      	beq.n	8003462 <HAL_GPIO_Init+0x23a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a56      	ldr	r2, [pc, #344]	@ (800355c <HAL_GPIO_Init+0x334>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d02b      	beq.n	800345e <HAL_GPIO_Init+0x236>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a55      	ldr	r2, [pc, #340]	@ (8003560 <HAL_GPIO_Init+0x338>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d025      	beq.n	800345a <HAL_GPIO_Init+0x232>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a54      	ldr	r2, [pc, #336]	@ (8003564 <HAL_GPIO_Init+0x33c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d01f      	beq.n	8003456 <HAL_GPIO_Init+0x22e>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a53      	ldr	r2, [pc, #332]	@ (8003568 <HAL_GPIO_Init+0x340>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d019      	beq.n	8003452 <HAL_GPIO_Init+0x22a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a52      	ldr	r2, [pc, #328]	@ (800356c <HAL_GPIO_Init+0x344>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d013      	beq.n	800344e <HAL_GPIO_Init+0x226>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a51      	ldr	r2, [pc, #324]	@ (8003570 <HAL_GPIO_Init+0x348>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00d      	beq.n	800344a <HAL_GPIO_Init+0x222>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a50      	ldr	r2, [pc, #320]	@ (8003574 <HAL_GPIO_Init+0x34c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d007      	beq.n	8003446 <HAL_GPIO_Init+0x21e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a4f      	ldr	r2, [pc, #316]	@ (8003578 <HAL_GPIO_Init+0x350>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d101      	bne.n	8003442 <HAL_GPIO_Init+0x21a>
 800343e:	2309      	movs	r3, #9
 8003440:	e012      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003442:	230a      	movs	r3, #10
 8003444:	e010      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003446:	2308      	movs	r3, #8
 8003448:	e00e      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800344a:	2307      	movs	r3, #7
 800344c:	e00c      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800344e:	2306      	movs	r3, #6
 8003450:	e00a      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003452:	2305      	movs	r3, #5
 8003454:	e008      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003456:	2304      	movs	r3, #4
 8003458:	e006      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800345a:	2303      	movs	r3, #3
 800345c:	e004      	b.n	8003468 <HAL_GPIO_Init+0x240>
 800345e:	2302      	movs	r3, #2
 8003460:	e002      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <HAL_GPIO_Init+0x240>
 8003466:	2300      	movs	r3, #0
 8003468:	69fa      	ldr	r2, [r7, #28]
 800346a:	f002 0203 	and.w	r2, r2, #3
 800346e:	0092      	lsls	r2, r2, #2
 8003470:	4093      	lsls	r3, r2
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003478:	4935      	ldr	r1, [pc, #212]	@ (8003550 <HAL_GPIO_Init+0x328>)
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	089b      	lsrs	r3, r3, #2
 800347e:	3302      	adds	r3, #2
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003486:	4b3d      	ldr	r3, [pc, #244]	@ (800357c <HAL_GPIO_Init+0x354>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	43db      	mvns	r3, r3
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	4013      	ands	r3, r2
 8003494:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034aa:	4a34      	ldr	r2, [pc, #208]	@ (800357c <HAL_GPIO_Init+0x354>)
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034b0:	4b32      	ldr	r3, [pc, #200]	@ (800357c <HAL_GPIO_Init+0x354>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	43db      	mvns	r3, r3
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4013      	ands	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034d4:	4a29      	ldr	r2, [pc, #164]	@ (800357c <HAL_GPIO_Init+0x354>)
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034da:	4b28      	ldr	r3, [pc, #160]	@ (800357c <HAL_GPIO_Init+0x354>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	43db      	mvns	r3, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4013      	ands	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034fe:	4a1f      	ldr	r2, [pc, #124]	@ (800357c <HAL_GPIO_Init+0x354>)
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003504:	4b1d      	ldr	r3, [pc, #116]	@ (800357c <HAL_GPIO_Init+0x354>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003528:	4a14      	ldr	r2, [pc, #80]	@ (800357c <HAL_GPIO_Init+0x354>)
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	3301      	adds	r3, #1
 8003532:	61fb      	str	r3, [r7, #28]
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	2b0f      	cmp	r3, #15
 8003538:	f67f ae86 	bls.w	8003248 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800353c:	bf00      	nop
 800353e:	bf00      	nop
 8003540:	3724      	adds	r7, #36	@ 0x24
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	40023800 	.word	0x40023800
 8003550:	40013800 	.word	0x40013800
 8003554:	40020000 	.word	0x40020000
 8003558:	40020400 	.word	0x40020400
 800355c:	40020800 	.word	0x40020800
 8003560:	40020c00 	.word	0x40020c00
 8003564:	40021000 	.word	0x40021000
 8003568:	40021400 	.word	0x40021400
 800356c:	40021800 	.word	0x40021800
 8003570:	40021c00 	.word	0x40021c00
 8003574:	40022000 	.word	0x40022000
 8003578:	40022400 	.word	0x40022400
 800357c:	40013c00 	.word	0x40013c00

08003580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	887b      	ldrh	r3, [r7, #2]
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003598:	2301      	movs	r3, #1
 800359a:	73fb      	strb	r3, [r7, #15]
 800359c:	e001      	b.n	80035a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	460b      	mov	r3, r1
 80035ba:	807b      	strh	r3, [r7, #2]
 80035bc:	4613      	mov	r3, r2
 80035be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035c0:	787b      	ldrb	r3, [r7, #1]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035c6:	887a      	ldrh	r2, [r7, #2]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80035cc:	e003      	b.n	80035d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80035ce:	887b      	ldrh	r3, [r7, #2]
 80035d0:	041a      	lsls	r2, r3, #16
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	619a      	str	r2, [r3, #24]
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b085      	sub	sp, #20
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
 80035ea:	460b      	mov	r3, r1
 80035ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035f4:	887a      	ldrh	r2, [r7, #2]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4013      	ands	r3, r2
 80035fa:	041a      	lsls	r2, r3, #16
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	43d9      	mvns	r1, r3
 8003600:	887b      	ldrh	r3, [r7, #2]
 8003602:	400b      	ands	r3, r1
 8003604:	431a      	orrs	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	619a      	str	r2, [r3, #24]
}
 800360a:	bf00      	nop
 800360c:	3714      	adds	r7, #20
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
	...

08003618 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	4603      	mov	r3, r0
 8003620:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003622:	4b08      	ldr	r3, [pc, #32]	@ (8003644 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003624:	695a      	ldr	r2, [r3, #20]
 8003626:	88fb      	ldrh	r3, [r7, #6]
 8003628:	4013      	ands	r3, r2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d006      	beq.n	800363c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800362e:	4a05      	ldr	r2, [pc, #20]	@ (8003644 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003630:	88fb      	ldrh	r3, [r7, #6]
 8003632:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	4618      	mov	r0, r3
 8003638:	f000 f806 	bl	8003648 <HAL_GPIO_EXTI_Callback>
  }
}
 800363c:	bf00      	nop
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40013c00 	.word	0x40013c00

08003648 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003652:	bf00      	nop
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e08b      	b.n	800378a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7fe fe18 	bl	80022bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2224      	movs	r2, #36	@ 0x24
 8003690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0201 	bic.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d107      	bne.n	80036da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036d6:	609a      	str	r2, [r3, #8]
 80036d8:	e006      	b.n	80036e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80036e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d108      	bne.n	8003702 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036fe:	605a      	str	r2, [r3, #4]
 8003700:	e007      	b.n	8003712 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003710:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6859      	ldr	r1, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	4b1d      	ldr	r3, [pc, #116]	@ (8003794 <HAL_I2C_Init+0x134>)
 800371e:	430b      	orrs	r3, r1
 8003720:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003730:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691a      	ldr	r2, [r3, #16]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69d9      	ldr	r1, [r3, #28]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1a      	ldr	r2, [r3, #32]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	02008000 	.word	0x02008000

08003798 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	4608      	mov	r0, r1
 80037a2:	4611      	mov	r1, r2
 80037a4:	461a      	mov	r2, r3
 80037a6:	4603      	mov	r3, r0
 80037a8:	817b      	strh	r3, [r7, #10]
 80037aa:	460b      	mov	r3, r1
 80037ac:	813b      	strh	r3, [r7, #8]
 80037ae:	4613      	mov	r3, r2
 80037b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 80f9 	bne.w	80039b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_I2C_Mem_Write+0x34>
 80037c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0ed      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_I2C_Mem_Write+0x4e>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e0e6      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037ee:	f7fe ff2f 	bl	8002650 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2319      	movs	r3, #25
 80037fa:	2201      	movs	r2, #1
 80037fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 fac3 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0d1      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2221      	movs	r2, #33	@ 0x21
 8003814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	@ 0x40
 800381c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a3a      	ldr	r2, [r7, #32]
 800382a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003838:	88f8      	ldrh	r0, [r7, #6]
 800383a:	893a      	ldrh	r2, [r7, #8]
 800383c:	8979      	ldrh	r1, [r7, #10]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	9301      	str	r3, [sp, #4]
 8003842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4603      	mov	r3, r0
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f9d3 	bl	8003bf4 <I2C_RequestMemoryWrite>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0a9      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003864:	b29b      	uxth	r3, r3
 8003866:	2bff      	cmp	r3, #255	@ 0xff
 8003868:	d90e      	bls.n	8003888 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	22ff      	movs	r2, #255	@ 0xff
 800386e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003874:	b2da      	uxtb	r2, r3
 8003876:	8979      	ldrh	r1, [r7, #10]
 8003878:	2300      	movs	r3, #0
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 fc47 	bl	8004114 <I2C_TransferConfig>
 8003886:	e00f      	b.n	80038a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003896:	b2da      	uxtb	r2, r3
 8003898:	8979      	ldrh	r1, [r7, #10]
 800389a:	2300      	movs	r3, #0
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fc36 	bl	8004114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fac6 	bl	8003e3e <I2C_WaitOnTXISFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e07b      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	781a      	ldrb	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	3b01      	subs	r3, #1
 80038da:	b29a      	uxth	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d034      	beq.n	8003960 <HAL_I2C_Mem_Write+0x1c8>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d130      	bne.n	8003960 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003904:	2200      	movs	r2, #0
 8003906:	2180      	movs	r1, #128	@ 0x80
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 fa3f 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e04d      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	2bff      	cmp	r3, #255	@ 0xff
 8003920:	d90e      	bls.n	8003940 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	22ff      	movs	r2, #255	@ 0xff
 8003926:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392c:	b2da      	uxtb	r2, r3
 800392e:	8979      	ldrh	r1, [r7, #10]
 8003930:	2300      	movs	r3, #0
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 fbeb 	bl	8004114 <I2C_TransferConfig>
 800393e:	e00f      	b.n	8003960 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394e:	b2da      	uxtb	r2, r3
 8003950:	8979      	ldrh	r1, [r7, #10]
 8003952:	2300      	movs	r3, #0
 8003954:	9300      	str	r3, [sp, #0]
 8003956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 fbda 	bl	8004114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003964:	b29b      	uxth	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d19e      	bne.n	80038a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 faac 	bl	8003ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e01a      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2220      	movs	r2, #32
 8003984:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <HAL_I2C_Mem_Write+0x224>)
 8003992:	400b      	ands	r3, r1
 8003994:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2220      	movs	r2, #32
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e000      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80039b2:	2302      	movs	r3, #2
  }
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	fe00e800 	.word	0xfe00e800

080039c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	4608      	mov	r0, r1
 80039ca:	4611      	mov	r1, r2
 80039cc:	461a      	mov	r2, r3
 80039ce:	4603      	mov	r3, r0
 80039d0:	817b      	strh	r3, [r7, #10]
 80039d2:	460b      	mov	r3, r1
 80039d4:	813b      	strh	r3, [r7, #8]
 80039d6:	4613      	mov	r3, r2
 80039d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b20      	cmp	r3, #32
 80039e4:	f040 80fd 	bne.w	8003be2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_I2C_Mem_Read+0x34>
 80039ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d105      	bne.n	8003a00 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e0f1      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d101      	bne.n	8003a0e <HAL_I2C_Mem_Read+0x4e>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e0ea      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a16:	f7fe fe1b 	bl	8002650 <HAL_GetTick>
 8003a1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	2319      	movs	r3, #25
 8003a22:	2201      	movs	r2, #1
 8003a24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f9af 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0d5      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2222      	movs	r2, #34	@ 0x22
 8003a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2240      	movs	r2, #64	@ 0x40
 8003a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6a3a      	ldr	r2, [r7, #32]
 8003a52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a60:	88f8      	ldrh	r0, [r7, #6]
 8003a62:	893a      	ldrh	r2, [r7, #8]
 8003a64:	8979      	ldrh	r1, [r7, #10]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	4603      	mov	r3, r0
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f913 	bl	8003c9c <I2C_RequestMemoryRead>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0ad      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2bff      	cmp	r3, #255	@ 0xff
 8003a90:	d90e      	bls.n	8003ab0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	8979      	ldrh	r1, [r7, #10]
 8003aa0:	4b52      	ldr	r3, [pc, #328]	@ (8003bec <HAL_I2C_Mem_Read+0x22c>)
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 fb33 	bl	8004114 <I2C_TransferConfig>
 8003aae:	e00f      	b.n	8003ad0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abe:	b2da      	uxtb	r2, r3
 8003ac0:	8979      	ldrh	r1, [r7, #10]
 8003ac2:	4b4a      	ldr	r3, [pc, #296]	@ (8003bec <HAL_I2C_Mem_Read+0x22c>)
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 fb22 	bl	8004114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2104      	movs	r1, #4
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f956 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e07c      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	b2d2      	uxtb	r2, r2
 8003af6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d034      	beq.n	8003b90 <HAL_I2C_Mem_Read+0x1d0>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d130      	bne.n	8003b90 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b34:	2200      	movs	r2, #0
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f927 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e04d      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2bff      	cmp	r3, #255	@ 0xff
 8003b50:	d90e      	bls.n	8003b70 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2201      	movs	r2, #1
 8003b56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	8979      	ldrh	r1, [r7, #10]
 8003b60:	2300      	movs	r3, #0
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 fad3 	bl	8004114 <I2C_TransferConfig>
 8003b6e:	e00f      	b.n	8003b90 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	8979      	ldrh	r1, [r7, #10]
 8003b82:	2300      	movs	r3, #0
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 fac2 	bl	8004114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d19a      	bne.n	8003ad0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 f994 	bl	8003ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e01a      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6859      	ldr	r1, [r3, #4]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_I2C_Mem_Read+0x230>)
 8003bc2:	400b      	ands	r3, r1
 8003bc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bde:	2300      	movs	r3, #0
 8003be0:	e000      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003be2:	2302      	movs	r3, #2
  }
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	80002400 	.word	0x80002400
 8003bf0:	fe00e800 	.word	0xfe00e800

08003bf4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af02      	add	r7, sp, #8
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	4608      	mov	r0, r1
 8003bfe:	4611      	mov	r1, r2
 8003c00:	461a      	mov	r2, r3
 8003c02:	4603      	mov	r3, r0
 8003c04:	817b      	strh	r3, [r7, #10]
 8003c06:	460b      	mov	r3, r1
 8003c08:	813b      	strh	r3, [r7, #8]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c0e:	88fb      	ldrh	r3, [r7, #6]
 8003c10:	b2da      	uxtb	r2, r3
 8003c12:	8979      	ldrh	r1, [r7, #10]
 8003c14:	4b20      	ldr	r3, [pc, #128]	@ (8003c98 <I2C_RequestMemoryWrite+0xa4>)
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fa79 	bl	8004114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c22:	69fa      	ldr	r2, [r7, #28]
 8003c24:	69b9      	ldr	r1, [r7, #24]
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 f909 	bl	8003e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e02c      	b.n	8003c90 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c36:	88fb      	ldrh	r3, [r7, #6]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d105      	bne.n	8003c48 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c3c:	893b      	ldrh	r3, [r7, #8]
 8003c3e:	b2da      	uxtb	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c46:	e015      	b.n	8003c74 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c48:	893b      	ldrh	r3, [r7, #8]
 8003c4a:	0a1b      	lsrs	r3, r3, #8
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c56:	69fa      	ldr	r2, [r7, #28]
 8003c58:	69b9      	ldr	r1, [r7, #24]
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f8ef 	bl	8003e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e012      	b.n	8003c90 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c6a:	893b      	ldrh	r3, [r7, #8]
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	2180      	movs	r1, #128	@ 0x80
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f884 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	80002000 	.word	0x80002000

08003c9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	817b      	strh	r3, [r7, #10]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	813b      	strh	r3, [r7, #8]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003cb6:	88fb      	ldrh	r3, [r7, #6]
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	8979      	ldrh	r1, [r7, #10]
 8003cbc:	4b20      	ldr	r3, [pc, #128]	@ (8003d40 <I2C_RequestMemoryRead+0xa4>)
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 fa26 	bl	8004114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cc8:	69fa      	ldr	r2, [r7, #28]
 8003cca:	69b9      	ldr	r1, [r7, #24]
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f000 f8b6 	bl	8003e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e02c      	b.n	8003d36 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cdc:	88fb      	ldrh	r3, [r7, #6]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d105      	bne.n	8003cee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ce2:	893b      	ldrh	r3, [r7, #8]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cec:	e015      	b.n	8003d1a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003cee:	893b      	ldrh	r3, [r7, #8]
 8003cf0:	0a1b      	lsrs	r3, r3, #8
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cfc:	69fa      	ldr	r2, [r7, #28]
 8003cfe:	69b9      	ldr	r1, [r7, #24]
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 f89c 	bl	8003e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e012      	b.n	8003d36 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d10:	893b      	ldrh	r3, [r7, #8]
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	2200      	movs	r2, #0
 8003d22:	2140      	movs	r1, #64	@ 0x40
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 f831 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e000      	b.n	8003d36 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	80002000 	.word	0x80002000

08003d44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d103      	bne.n	8003d62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d007      	beq.n	8003d80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699a      	ldr	r2, [r3, #24]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0201 	orr.w	r2, r2, #1
 8003d7e:	619a      	str	r2, [r3, #24]
  }
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d9c:	e03b      	b.n	8003e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	6839      	ldr	r1, [r7, #0]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 f8d6 	bl	8003f54 <I2C_IsErrorOccurred>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e041      	b.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d02d      	beq.n	8003e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dba:	f7fe fc49 	bl	8002650 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d302      	bcc.n	8003dd0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d122      	bne.n	8003e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699a      	ldr	r2, [r3, #24]
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	bf0c      	ite	eq
 8003de0:	2301      	moveq	r3, #1
 8003de2:	2300      	movne	r3, #0
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	461a      	mov	r2, r3
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d113      	bne.n	8003e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df2:	f043 0220 	orr.w	r2, r3, #32
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00f      	b.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	699a      	ldr	r2, [r3, #24]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	bf0c      	ite	eq
 8003e26:	2301      	moveq	r3, #1
 8003e28:	2300      	movne	r3, #0
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d0b4      	beq.n	8003d9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b084      	sub	sp, #16
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e4a:	e033      	b.n	8003eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	68b9      	ldr	r1, [r7, #8]
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 f87f 	bl	8003f54 <I2C_IsErrorOccurred>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e031      	b.n	8003ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e66:	d025      	beq.n	8003eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e68:	f7fe fbf2 	bl	8002650 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d302      	bcc.n	8003e7e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d11a      	bne.n	8003eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d013      	beq.n	8003eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e90:	f043 0220 	orr.w	r2, r3, #32
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e007      	b.n	8003ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d1c4      	bne.n	8003e4c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ed8:	e02f      	b.n	8003f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	68b9      	ldr	r1, [r7, #8]
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 f838 	bl	8003f54 <I2C_IsErrorOccurred>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e02d      	b.n	8003f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eee:	f7fe fbaf 	bl	8002650 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d302      	bcc.n	8003f04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d11a      	bne.n	8003f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	f003 0320 	and.w	r3, r3, #32
 8003f0e:	2b20      	cmp	r3, #32
 8003f10:	d013      	beq.n	8003f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f16:	f043 0220 	orr.w	r2, r3, #32
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e007      	b.n	8003f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	f003 0320 	and.w	r3, r3, #32
 8003f44:	2b20      	cmp	r3, #32
 8003f46:	d1c8      	bne.n	8003eda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08a      	sub	sp, #40	@ 0x28
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	f003 0310 	and.w	r3, r3, #16
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d068      	beq.n	8004052 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2210      	movs	r2, #16
 8003f86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f88:	e049      	b.n	800401e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d045      	beq.n	800401e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f92:	f7fe fb5d 	bl	8002650 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d302      	bcc.n	8003fa8 <I2C_IsErrorOccurred+0x54>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d13a      	bne.n	800401e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fca:	d121      	bne.n	8004010 <I2C_IsErrorOccurred+0xbc>
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fd2:	d01d      	beq.n	8004010 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003fd4:	7cfb      	ldrb	r3, [r7, #19]
 8003fd6:	2b20      	cmp	r3, #32
 8003fd8:	d01a      	beq.n	8004010 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fe8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003fea:	f7fe fb31 	bl	8002650 <HAL_GetTick>
 8003fee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ff0:	e00e      	b.n	8004010 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003ff2:	f7fe fb2d 	bl	8002650 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b19      	cmp	r3, #25
 8003ffe:	d907      	bls.n	8004010 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004000:	6a3b      	ldr	r3, [r7, #32]
 8004002:	f043 0320 	orr.w	r3, r3, #32
 8004006:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800400e:	e006      	b.n	800401e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b20      	cmp	r3, #32
 800401c:	d1e9      	bne.n	8003ff2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	f003 0320 	and.w	r3, r3, #32
 8004028:	2b20      	cmp	r3, #32
 800402a:	d003      	beq.n	8004034 <I2C_IsErrorOccurred+0xe0>
 800402c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0aa      	beq.n	8003f8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004038:	2b00      	cmp	r3, #0
 800403a:	d103      	bne.n	8004044 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2220      	movs	r2, #32
 8004042:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	f043 0304 	orr.w	r3, r3, #4
 800404a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00b      	beq.n	800407c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004064:	6a3b      	ldr	r3, [r7, #32]
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004074:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00b      	beq.n	800409e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	f043 0308 	orr.w	r3, r3, #8
 800408c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004096:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00b      	beq.n	80040c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	f043 0302 	orr.w	r3, r3, #2
 80040ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80040c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d01c      	beq.n	8004102 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f7ff fe3b 	bl	8003d44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6859      	ldr	r1, [r3, #4]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004110 <I2C_IsErrorOccurred+0x1bc>)
 80040da:	400b      	ands	r3, r1
 80040dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	431a      	orrs	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004102:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004106:	4618      	mov	r0, r3
 8004108:	3728      	adds	r7, #40	@ 0x28
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	fe00e800 	.word	0xfe00e800

08004114 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004114:	b480      	push	{r7}
 8004116:	b087      	sub	sp, #28
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	607b      	str	r3, [r7, #4]
 800411e:	460b      	mov	r3, r1
 8004120:	817b      	strh	r3, [r7, #10]
 8004122:	4613      	mov	r3, r2
 8004124:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004126:	897b      	ldrh	r3, [r7, #10]
 8004128:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800412c:	7a7b      	ldrb	r3, [r7, #9]
 800412e:	041b      	lsls	r3, r3, #16
 8004130:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004134:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	4313      	orrs	r3, r2
 800413e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004142:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685a      	ldr	r2, [r3, #4]
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	0d5b      	lsrs	r3, r3, #21
 800414e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004152:	4b08      	ldr	r3, [pc, #32]	@ (8004174 <I2C_TransferConfig+0x60>)
 8004154:	430b      	orrs	r3, r1
 8004156:	43db      	mvns	r3, r3
 8004158:	ea02 0103 	and.w	r1, r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004166:	bf00      	nop
 8004168:	371c      	adds	r7, #28
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	03ff63ff 	.word	0x03ff63ff

08004178 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b20      	cmp	r3, #32
 800418c:	d138      	bne.n	8004200 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004194:	2b01      	cmp	r3, #1
 8004196:	d101      	bne.n	800419c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004198:	2302      	movs	r3, #2
 800419a:	e032      	b.n	8004202 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2224      	movs	r2, #36	@ 0x24
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 0201 	bic.w	r2, r2, #1
 80041ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6819      	ldr	r1, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2220      	movs	r2, #32
 80041f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041fc:	2300      	movs	r3, #0
 80041fe:	e000      	b.n	8004202 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004200:	2302      	movs	r3, #2
  }
}
 8004202:	4618      	mov	r0, r3
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800420e:	b480      	push	{r7}
 8004210:	b085      	sub	sp, #20
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
 8004216:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2b20      	cmp	r3, #32
 8004222:	d139      	bne.n	8004298 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800422a:	2b01      	cmp	r3, #1
 800422c:	d101      	bne.n	8004232 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800422e:	2302      	movs	r3, #2
 8004230:	e033      	b.n	800429a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2224      	movs	r2, #36	@ 0x24
 800423e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0201 	bic.w	r2, r2, #1
 8004250:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004260:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0201 	orr.w	r2, r2, #1
 8004282:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	e000      	b.n	800429a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004298:	2302      	movs	r3, #2
  }
}
 800429a:	4618      	mov	r0, r3
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
	...

080042a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80042b2:	4b23      	ldr	r3, [pc, #140]	@ (8004340 <HAL_PWREx_EnableOverDrive+0x98>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	4a22      	ldr	r2, [pc, #136]	@ (8004340 <HAL_PWREx_EnableOverDrive+0x98>)
 80042b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80042be:	4b20      	ldr	r3, [pc, #128]	@ (8004340 <HAL_PWREx_EnableOverDrive+0x98>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c6:	603b      	str	r3, [r7, #0]
 80042c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80042ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004344 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004344 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042d4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042d6:	f7fe f9bb 	bl	8002650 <HAL_GetTick>
 80042da:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042dc:	e009      	b.n	80042f2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042de:	f7fe f9b7 	bl	8002650 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042ec:	d901      	bls.n	80042f2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e022      	b.n	8004338 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042f2:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042fe:	d1ee      	bne.n	80042de <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004300:	4b10      	ldr	r3, [pc, #64]	@ (8004344 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a0f      	ldr	r2, [pc, #60]	@ (8004344 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004306:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800430a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800430c:	f7fe f9a0 	bl	8002650 <HAL_GetTick>
 8004310:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004312:	e009      	b.n	8004328 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004314:	f7fe f99c 	bl	8002650 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004322:	d901      	bls.n	8004328 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e007      	b.n	8004338 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004328:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <HAL_PWREx_EnableOverDrive+0x9c>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004330:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004334:	d1ee      	bne.n	8004314 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40023800 	.word	0x40023800
 8004344:	40007000 	.word	0x40007000

08004348 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004350:	2300      	movs	r3, #0
 8004352:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e29b      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 8087 	beq.w	800447a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800436c:	4b96      	ldr	r3, [pc, #600]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	2b04      	cmp	r3, #4
 8004376:	d00c      	beq.n	8004392 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004378:	4b93      	ldr	r3, [pc, #588]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f003 030c 	and.w	r3, r3, #12
 8004380:	2b08      	cmp	r3, #8
 8004382:	d112      	bne.n	80043aa <HAL_RCC_OscConfig+0x62>
 8004384:	4b90      	ldr	r3, [pc, #576]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800438c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004390:	d10b      	bne.n	80043aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004392:	4b8d      	ldr	r3, [pc, #564]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d06c      	beq.n	8004478 <HAL_RCC_OscConfig+0x130>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d168      	bne.n	8004478 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e275      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b2:	d106      	bne.n	80043c2 <HAL_RCC_OscConfig+0x7a>
 80043b4:	4b84      	ldr	r3, [pc, #528]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a83      	ldr	r2, [pc, #524]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043be:	6013      	str	r3, [r2, #0]
 80043c0:	e02e      	b.n	8004420 <HAL_RCC_OscConfig+0xd8>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x9c>
 80043ca:	4b7f      	ldr	r3, [pc, #508]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a7e      	ldr	r2, [pc, #504]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d4:	6013      	str	r3, [r2, #0]
 80043d6:	4b7c      	ldr	r3, [pc, #496]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a7b      	ldr	r2, [pc, #492]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043e0:	6013      	str	r3, [r2, #0]
 80043e2:	e01d      	b.n	8004420 <HAL_RCC_OscConfig+0xd8>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043ec:	d10c      	bne.n	8004408 <HAL_RCC_OscConfig+0xc0>
 80043ee:	4b76      	ldr	r3, [pc, #472]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a75      	ldr	r2, [pc, #468]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043f8:	6013      	str	r3, [r2, #0]
 80043fa:	4b73      	ldr	r3, [pc, #460]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a72      	ldr	r2, [pc, #456]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004404:	6013      	str	r3, [r2, #0]
 8004406:	e00b      	b.n	8004420 <HAL_RCC_OscConfig+0xd8>
 8004408:	4b6f      	ldr	r3, [pc, #444]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a6e      	ldr	r2, [pc, #440]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800440e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004412:	6013      	str	r3, [r2, #0]
 8004414:	4b6c      	ldr	r3, [pc, #432]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a6b      	ldr	r2, [pc, #428]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800441a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800441e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d013      	beq.n	8004450 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004428:	f7fe f912 	bl	8002650 <HAL_GetTick>
 800442c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800442e:	e008      	b.n	8004442 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004430:	f7fe f90e 	bl	8002650 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b64      	cmp	r3, #100	@ 0x64
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e229      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004442:	4b61      	ldr	r3, [pc, #388]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d0f0      	beq.n	8004430 <HAL_RCC_OscConfig+0xe8>
 800444e:	e014      	b.n	800447a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004450:	f7fe f8fe 	bl	8002650 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004458:	f7fe f8fa 	bl	8002650 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b64      	cmp	r3, #100	@ 0x64
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e215      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800446a:	4b57      	ldr	r3, [pc, #348]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f0      	bne.n	8004458 <HAL_RCC_OscConfig+0x110>
 8004476:	e000      	b.n	800447a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004478:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d069      	beq.n	800455a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004486:	4b50      	ldr	r3, [pc, #320]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 030c 	and.w	r3, r3, #12
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00b      	beq.n	80044aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004492:	4b4d      	ldr	r3, [pc, #308]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 030c 	and.w	r3, r3, #12
 800449a:	2b08      	cmp	r3, #8
 800449c:	d11c      	bne.n	80044d8 <HAL_RCC_OscConfig+0x190>
 800449e:	4b4a      	ldr	r3, [pc, #296]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d116      	bne.n	80044d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044aa:	4b47      	ldr	r3, [pc, #284]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d005      	beq.n	80044c2 <HAL_RCC_OscConfig+0x17a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d001      	beq.n	80044c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e1e9      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c2:	4b41      	ldr	r3, [pc, #260]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	493d      	ldr	r1, [pc, #244]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044d6:	e040      	b.n	800455a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d023      	beq.n	8004528 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044e0:	4b39      	ldr	r3, [pc, #228]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a38      	ldr	r2, [pc, #224]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ec:	f7fe f8b0 	bl	8002650 <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044f4:	f7fe f8ac 	bl	8002650 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e1c7      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004506:	4b30      	ldr	r3, [pc, #192]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d0f0      	beq.n	80044f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004512:	4b2d      	ldr	r3, [pc, #180]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4929      	ldr	r1, [pc, #164]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]
 8004526:	e018      	b.n	800455a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004528:	4b27      	ldr	r3, [pc, #156]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a26      	ldr	r2, [pc, #152]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 800452e:	f023 0301 	bic.w	r3, r3, #1
 8004532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004534:	f7fe f88c 	bl	8002650 <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800453c:	f7fe f888 	bl	8002650 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e1a3      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800454e:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1f0      	bne.n	800453c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0308 	and.w	r3, r3, #8
 8004562:	2b00      	cmp	r3, #0
 8004564:	d038      	beq.n	80045d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d019      	beq.n	80045a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800456e:	4b16      	ldr	r3, [pc, #88]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004572:	4a15      	ldr	r2, [pc, #84]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004574:	f043 0301 	orr.w	r3, r3, #1
 8004578:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800457a:	f7fe f869 	bl	8002650 <HAL_GetTick>
 800457e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004580:	e008      	b.n	8004594 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004582:	f7fe f865 	bl	8002650 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d901      	bls.n	8004594 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e180      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004594:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 8004596:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d0f0      	beq.n	8004582 <HAL_RCC_OscConfig+0x23a>
 80045a0:	e01a      	b.n	80045d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045a2:	4b09      	ldr	r3, [pc, #36]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80045a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a6:	4a08      	ldr	r2, [pc, #32]	@ (80045c8 <HAL_RCC_OscConfig+0x280>)
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ae:	f7fe f84f 	bl	8002650 <HAL_GetTick>
 80045b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045b4:	e00a      	b.n	80045cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b6:	f7fe f84b 	bl	8002650 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d903      	bls.n	80045cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e166      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
 80045c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045cc:	4b92      	ldr	r3, [pc, #584]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80045ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1ee      	bne.n	80045b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f000 80a4 	beq.w	800472e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045e6:	4b8c      	ldr	r3, [pc, #560]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10d      	bne.n	800460e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80045f2:	4b89      	ldr	r3, [pc, #548]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	4a88      	ldr	r2, [pc, #544]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80045f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80045fe:	4b86      	ldr	r3, [pc, #536]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004606:	60bb      	str	r3, [r7, #8]
 8004608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800460a:	2301      	movs	r3, #1
 800460c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800460e:	4b83      	ldr	r3, [pc, #524]	@ (800481c <HAL_RCC_OscConfig+0x4d4>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004616:	2b00      	cmp	r3, #0
 8004618:	d118      	bne.n	800464c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800461a:	4b80      	ldr	r3, [pc, #512]	@ (800481c <HAL_RCC_OscConfig+0x4d4>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a7f      	ldr	r2, [pc, #508]	@ (800481c <HAL_RCC_OscConfig+0x4d4>)
 8004620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004624:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004626:	f7fe f813 	bl	8002650 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800462c:	e008      	b.n	8004640 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800462e:	f7fe f80f 	bl	8002650 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b64      	cmp	r3, #100	@ 0x64
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e12a      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004640:	4b76      	ldr	r3, [pc, #472]	@ (800481c <HAL_RCC_OscConfig+0x4d4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0f0      	beq.n	800462e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d106      	bne.n	8004662 <HAL_RCC_OscConfig+0x31a>
 8004654:	4b70      	ldr	r3, [pc, #448]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004658:	4a6f      	ldr	r2, [pc, #444]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800465a:	f043 0301 	orr.w	r3, r3, #1
 800465e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004660:	e02d      	b.n	80046be <HAL_RCC_OscConfig+0x376>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10c      	bne.n	8004684 <HAL_RCC_OscConfig+0x33c>
 800466a:	4b6b      	ldr	r3, [pc, #428]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800466c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466e:	4a6a      	ldr	r2, [pc, #424]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004670:	f023 0301 	bic.w	r3, r3, #1
 8004674:	6713      	str	r3, [r2, #112]	@ 0x70
 8004676:	4b68      	ldr	r3, [pc, #416]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467a:	4a67      	ldr	r2, [pc, #412]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800467c:	f023 0304 	bic.w	r3, r3, #4
 8004680:	6713      	str	r3, [r2, #112]	@ 0x70
 8004682:	e01c      	b.n	80046be <HAL_RCC_OscConfig+0x376>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b05      	cmp	r3, #5
 800468a:	d10c      	bne.n	80046a6 <HAL_RCC_OscConfig+0x35e>
 800468c:	4b62      	ldr	r3, [pc, #392]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800468e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004690:	4a61      	ldr	r2, [pc, #388]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6713      	str	r3, [r2, #112]	@ 0x70
 8004698:	4b5f      	ldr	r3, [pc, #380]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800469a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800469c:	4a5e      	ldr	r2, [pc, #376]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80046a4:	e00b      	b.n	80046be <HAL_RCC_OscConfig+0x376>
 80046a6:	4b5c      	ldr	r3, [pc, #368]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80046a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80046ac:	f023 0301 	bic.w	r3, r3, #1
 80046b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046b2:	4b59      	ldr	r3, [pc, #356]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80046b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b6:	4a58      	ldr	r2, [pc, #352]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80046b8:	f023 0304 	bic.w	r3, r3, #4
 80046bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d015      	beq.n	80046f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c6:	f7fd ffc3 	bl	8002650 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fd ffbf 	bl	8002650 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e0d8      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e4:	4b4c      	ldr	r3, [pc, #304]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80046e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0ee      	beq.n	80046ce <HAL_RCC_OscConfig+0x386>
 80046f0:	e014      	b.n	800471c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f2:	f7fd ffad 	bl	8002650 <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046f8:	e00a      	b.n	8004710 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046fa:	f7fd ffa9 	bl	8002650 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004708:	4293      	cmp	r3, r2
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e0c2      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004710:	4b41      	ldr	r3, [pc, #260]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1ee      	bne.n	80046fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800471c:	7dfb      	ldrb	r3, [r7, #23]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d105      	bne.n	800472e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004722:	4b3d      	ldr	r3, [pc, #244]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	4a3c      	ldr	r2, [pc, #240]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004728:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800472c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 80ae 	beq.w	8004894 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004738:	4b37      	ldr	r3, [pc, #220]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f003 030c 	and.w	r3, r3, #12
 8004740:	2b08      	cmp	r3, #8
 8004742:	d06d      	beq.n	8004820 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	2b02      	cmp	r3, #2
 800474a:	d14b      	bne.n	80047e4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800474c:	4b32      	ldr	r3, [pc, #200]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a31      	ldr	r2, [pc, #196]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004752:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004758:	f7fd ff7a 	bl	8002650 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004760:	f7fd ff76 	bl	8002650 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e091      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004772:	4b29      	ldr	r3, [pc, #164]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1f0      	bne.n	8004760 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69da      	ldr	r2, [r3, #28]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	431a      	orrs	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478c:	019b      	lsls	r3, r3, #6
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004794:	085b      	lsrs	r3, r3, #1
 8004796:	3b01      	subs	r3, #1
 8004798:	041b      	lsls	r3, r3, #16
 800479a:	431a      	orrs	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a0:	061b      	lsls	r3, r3, #24
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a8:	071b      	lsls	r3, r3, #28
 80047aa:	491b      	ldr	r1, [pc, #108]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047b0:	4b19      	ldr	r3, [pc, #100]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a18      	ldr	r2, [pc, #96]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80047b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047bc:	f7fd ff48 	bl	8002650 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c4:	f7fd ff44 	bl	8002650 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e05f      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d6:	4b10      	ldr	r3, [pc, #64]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0f0      	beq.n	80047c4 <HAL_RCC_OscConfig+0x47c>
 80047e2:	e057      	b.n	8004894 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 80047ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f0:	f7fd ff2e 	bl	8002650 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f8:	f7fd ff2a 	bl	8002650 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e045      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480a:	4b03      	ldr	r3, [pc, #12]	@ (8004818 <HAL_RCC_OscConfig+0x4d0>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1f0      	bne.n	80047f8 <HAL_RCC_OscConfig+0x4b0>
 8004816:	e03d      	b.n	8004894 <HAL_RCC_OscConfig+0x54c>
 8004818:	40023800 	.word	0x40023800
 800481c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004820:	4b1f      	ldr	r3, [pc, #124]	@ (80048a0 <HAL_RCC_OscConfig+0x558>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d030      	beq.n	8004890 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004838:	429a      	cmp	r2, r3
 800483a:	d129      	bne.n	8004890 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004846:	429a      	cmp	r2, r3
 8004848:	d122      	bne.n	8004890 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004850:	4013      	ands	r3, r2
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004856:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004858:	4293      	cmp	r3, r2
 800485a:	d119      	bne.n	8004890 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004866:	085b      	lsrs	r3, r3, #1
 8004868:	3b01      	subs	r3, #1
 800486a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800486c:	429a      	cmp	r2, r3
 800486e:	d10f      	bne.n	8004890 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800487c:	429a      	cmp	r2, r3
 800487e:	d107      	bne.n	8004890 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800488c:	429a      	cmp	r2, r3
 800488e:	d001      	beq.n	8004894 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e000      	b.n	8004896 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40023800 	.word	0x40023800

080048a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e0d0      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048bc:	4b6a      	ldr	r3, [pc, #424]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 030f 	and.w	r3, r3, #15
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d910      	bls.n	80048ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ca:	4b67      	ldr	r3, [pc, #412]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f023 020f 	bic.w	r2, r3, #15
 80048d2:	4965      	ldr	r1, [pc, #404]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048da:	4b63      	ldr	r3, [pc, #396]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 030f 	and.w	r3, r3, #15
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d001      	beq.n	80048ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0b8      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d020      	beq.n	800493a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b00      	cmp	r3, #0
 8004902:	d005      	beq.n	8004910 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004904:	4b59      	ldr	r3, [pc, #356]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	4a58      	ldr	r2, [pc, #352]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 800490a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800490e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0308 	and.w	r3, r3, #8
 8004918:	2b00      	cmp	r3, #0
 800491a:	d005      	beq.n	8004928 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800491c:	4b53      	ldr	r3, [pc, #332]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	4a52      	ldr	r2, [pc, #328]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004922:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004926:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004928:	4b50      	ldr	r3, [pc, #320]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	494d      	ldr	r1, [pc, #308]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004936:	4313      	orrs	r3, r2
 8004938:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d040      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d107      	bne.n	800495e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494e:	4b47      	ldr	r3, [pc, #284]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d115      	bne.n	8004986 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e07f      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004966:	4b41      	ldr	r3, [pc, #260]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d109      	bne.n	8004986 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e073      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004976:	4b3d      	ldr	r3, [pc, #244]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e06b      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004986:	4b39      	ldr	r3, [pc, #228]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f023 0203 	bic.w	r2, r3, #3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	4936      	ldr	r1, [pc, #216]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004994:	4313      	orrs	r3, r2
 8004996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004998:	f7fd fe5a 	bl	8002650 <HAL_GetTick>
 800499c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499e:	e00a      	b.n	80049b6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a0:	f7fd fe56 	bl	8002650 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e053      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	4b2d      	ldr	r3, [pc, #180]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 020c 	and.w	r2, r3, #12
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d1eb      	bne.n	80049a0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049c8:	4b27      	ldr	r3, [pc, #156]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 030f 	and.w	r3, r3, #15
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d210      	bcs.n	80049f8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d6:	4b24      	ldr	r3, [pc, #144]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f023 020f 	bic.w	r2, r3, #15
 80049de:	4922      	ldr	r1, [pc, #136]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e6:	4b20      	ldr	r3, [pc, #128]	@ (8004a68 <HAL_RCC_ClockConfig+0x1c4>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d001      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e032      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a04:	4b19      	ldr	r3, [pc, #100]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	4916      	ldr	r1, [pc, #88]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a22:	4b12      	ldr	r3, [pc, #72]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	490e      	ldr	r1, [pc, #56]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a36:	f000 f821 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <HAL_RCC_ClockConfig+0x1c8>)
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	091b      	lsrs	r3, r3, #4
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	490a      	ldr	r1, [pc, #40]	@ (8004a70 <HAL_RCC_ClockConfig+0x1cc>)
 8004a48:	5ccb      	ldrb	r3, [r1, r3]
 8004a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4e:	4a09      	ldr	r2, [pc, #36]	@ (8004a74 <HAL_RCC_ClockConfig+0x1d0>)
 8004a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a52:	4b09      	ldr	r3, [pc, #36]	@ (8004a78 <HAL_RCC_ClockConfig+0x1d4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fd fdb6 	bl	80025c8 <HAL_InitTick>

  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	40023c00 	.word	0x40023c00
 8004a6c:	40023800 	.word	0x40023800
 8004a70:	08006c00 	.word	0x08006c00
 8004a74:	20000000 	.word	0x20000000
 8004a78:	20000004 	.word	0x20000004

08004a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a80:	b090      	sub	sp, #64	@ 0x40
 8004a82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004a84:	2300      	movs	r3, #0
 8004a86:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a88:	2300      	movs	r3, #0
 8004a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004a90:	2300      	movs	r3, #0
 8004a92:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a94:	4b59      	ldr	r3, [pc, #356]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d00d      	beq.n	8004abc <HAL_RCC_GetSysClockFreq+0x40>
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	f200 80a1 	bhi.w	8004be8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d002      	beq.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x34>
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	d003      	beq.n	8004ab6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004aae:	e09b      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ab0:	4b53      	ldr	r3, [pc, #332]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ab4:	e09b      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ab6:	4b53      	ldr	r3, [pc, #332]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004aba:	e098      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004abc:	4b4f      	ldr	r3, [pc, #316]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ac4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004ac6:	4b4d      	ldr	r3, [pc, #308]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d028      	beq.n	8004b24 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	099b      	lsrs	r3, r3, #6
 8004ad8:	2200      	movs	r2, #0
 8004ada:	623b      	str	r3, [r7, #32]
 8004adc:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	4b47      	ldr	r3, [pc, #284]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ae8:	fb03 f201 	mul.w	r2, r3, r1
 8004aec:	2300      	movs	r3, #0
 8004aee:	fb00 f303 	mul.w	r3, r0, r3
 8004af2:	4413      	add	r3, r2
 8004af4:	4a43      	ldr	r2, [pc, #268]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x188>)
 8004af6:	fba0 1202 	umull	r1, r2, r0, r2
 8004afa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004afc:	460a      	mov	r2, r1
 8004afe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004b00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b02:	4413      	add	r3, r2
 8004b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b08:	2200      	movs	r2, #0
 8004b0a:	61bb      	str	r3, [r7, #24]
 8004b0c:	61fa      	str	r2, [r7, #28]
 8004b0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b12:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004b16:	f7fb fced 	bl	80004f4 <__aeabi_uldivmod>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4613      	mov	r3, r2
 8004b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b22:	e053      	b.n	8004bcc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b24:	4b35      	ldr	r3, [pc, #212]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	099b      	lsrs	r3, r3, #6
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	613b      	str	r3, [r7, #16]
 8004b2e:	617a      	str	r2, [r7, #20]
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004b36:	f04f 0b00 	mov.w	fp, #0
 8004b3a:	4652      	mov	r2, sl
 8004b3c:	465b      	mov	r3, fp
 8004b3e:	f04f 0000 	mov.w	r0, #0
 8004b42:	f04f 0100 	mov.w	r1, #0
 8004b46:	0159      	lsls	r1, r3, #5
 8004b48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b4c:	0150      	lsls	r0, r2, #5
 8004b4e:	4602      	mov	r2, r0
 8004b50:	460b      	mov	r3, r1
 8004b52:	ebb2 080a 	subs.w	r8, r2, sl
 8004b56:	eb63 090b 	sbc.w	r9, r3, fp
 8004b5a:	f04f 0200 	mov.w	r2, #0
 8004b5e:	f04f 0300 	mov.w	r3, #0
 8004b62:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004b66:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004b6a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004b6e:	ebb2 0408 	subs.w	r4, r2, r8
 8004b72:	eb63 0509 	sbc.w	r5, r3, r9
 8004b76:	f04f 0200 	mov.w	r2, #0
 8004b7a:	f04f 0300 	mov.w	r3, #0
 8004b7e:	00eb      	lsls	r3, r5, #3
 8004b80:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b84:	00e2      	lsls	r2, r4, #3
 8004b86:	4614      	mov	r4, r2
 8004b88:	461d      	mov	r5, r3
 8004b8a:	eb14 030a 	adds.w	r3, r4, sl
 8004b8e:	603b      	str	r3, [r7, #0]
 8004b90:	eb45 030b 	adc.w	r3, r5, fp
 8004b94:	607b      	str	r3, [r7, #4]
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 0300 	mov.w	r3, #0
 8004b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ba2:	4629      	mov	r1, r5
 8004ba4:	028b      	lsls	r3, r1, #10
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bac:	4621      	mov	r1, r4
 8004bae:	028a      	lsls	r2, r1, #10
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	60fa      	str	r2, [r7, #12]
 8004bbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bc0:	f7fb fc98 	bl	80004f4 <__aeabi_uldivmod>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4613      	mov	r3, r2
 8004bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	0c1b      	lsrs	r3, r3, #16
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004bdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004be6:	e002      	b.n	8004bee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004be8:	4b05      	ldr	r3, [pc, #20]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x184>)
 8004bea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004bec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3740      	adds	r7, #64	@ 0x40
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40023800 	.word	0x40023800
 8004c00:	00f42400 	.word	0x00f42400
 8004c04:	017d7840 	.word	0x017d7840

08004c08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004c10:	2300      	movs	r3, #0
 8004c12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004c14:	2300      	movs	r3, #0
 8004c16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0301 	and.w	r3, r3, #1
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d012      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c30:	4b69      	ldr	r3, [pc, #420]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4a68      	ldr	r2, [pc, #416]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c36:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c3a:	6093      	str	r3, [r2, #8]
 8004c3c:	4b66      	ldr	r3, [pc, #408]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c3e:	689a      	ldr	r2, [r3, #8]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c44:	4964      	ldr	r1, [pc, #400]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004c52:	2301      	movs	r3, #1
 8004c54:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d017      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c62:	4b5d      	ldr	r3, [pc, #372]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c68:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c70:	4959      	ldr	r1, [pc, #356]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c80:	d101      	bne.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004c82:	2301      	movs	r3, #1
 8004c84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d017      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c9e:	4b4e      	ldr	r3, [pc, #312]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ca4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cac:	494a      	ldr	r1, [pc, #296]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cbc:	d101      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0320 	and.w	r3, r3, #32
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f000 808b 	beq.w	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cec:	4b3a      	ldr	r3, [pc, #232]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf0:	4a39      	ldr	r2, [pc, #228]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cf8:	4b37      	ldr	r3, [pc, #220]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d04:	4b35      	ldr	r3, [pc, #212]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a34      	ldr	r2, [pc, #208]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d10:	f7fd fc9e 	bl	8002650 <HAL_GetTick>
 8004d14:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d16:	e008      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d18:	f7fd fc9a 	bl	8002650 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b64      	cmp	r3, #100	@ 0x64
 8004d24:	d901      	bls.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e38f      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d0f0      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d36:	4b28      	ldr	r3, [pc, #160]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d3e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d035      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d02e      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d54:	4b20      	ldr	r3, [pc, #128]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d5c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d62:	4a1d      	ldr	r2, [pc, #116]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d68:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d74:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004d76:	4a18      	ldr	r2, [pc, #96]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d7c:	4b16      	ldr	r3, [pc, #88]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d114      	bne.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d88:	f7fd fc62 	bl	8002650 <HAL_GetTick>
 8004d8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8e:	e00a      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d90:	f7fd fc5e 	bl	8002650 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e351      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da6:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d0ee      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dbe:	d111      	bne.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004dc0:	4b05      	ldr	r3, [pc, #20]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004dcc:	4b04      	ldr	r3, [pc, #16]	@ (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004dce:	400b      	ands	r3, r1
 8004dd0:	4901      	ldr	r1, [pc, #4]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]
 8004dd6:	e00b      	b.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004dd8:	40023800 	.word	0x40023800
 8004ddc:	40007000 	.word	0x40007000
 8004de0:	0ffffcff 	.word	0x0ffffcff
 8004de4:	4bac      	ldr	r3, [pc, #688]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	4aab      	ldr	r2, [pc, #684]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004dee:	6093      	str	r3, [r2, #8]
 8004df0:	4ba9      	ldr	r3, [pc, #676]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004df2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dfc:	49a6      	ldr	r1, [pc, #664]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0310 	and.w	r3, r3, #16
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d010      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e0e:	4ba2      	ldr	r3, [pc, #648]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e14:	4aa0      	ldr	r2, [pc, #640]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e1e:	4b9e      	ldr	r3, [pc, #632]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e20:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e28:	499b      	ldr	r1, [pc, #620]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00a      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e3c:	4b96      	ldr	r3, [pc, #600]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e4a:	4993      	ldr	r1, [pc, #588]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00a      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e5e:	4b8e      	ldr	r3, [pc, #568]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e6c:	498a      	ldr	r1, [pc, #552]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00a      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e80:	4b85      	ldr	r3, [pc, #532]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e8e:	4982      	ldr	r1, [pc, #520]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ea2:	4b7d      	ldr	r3, [pc, #500]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb0:	4979      	ldr	r1, [pc, #484]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00a      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ec4:	4b74      	ldr	r3, [pc, #464]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eca:	f023 0203 	bic.w	r2, r3, #3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed2:	4971      	ldr	r1, [pc, #452]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ee6:	4b6c      	ldr	r3, [pc, #432]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eec:	f023 020c 	bic.w	r2, r3, #12
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef4:	4968      	ldr	r1, [pc, #416]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00a      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f08:	4b63      	ldr	r3, [pc, #396]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f16:	4960      	ldr	r1, [pc, #384]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00a      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f2a:	4b5b      	ldr	r3, [pc, #364]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f30:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f38:	4957      	ldr	r1, [pc, #348]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00a      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f4c:	4b52      	ldr	r3, [pc, #328]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f52:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f5a:	494f      	ldr	r1, [pc, #316]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00a      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004f6e:	4b4a      	ldr	r3, [pc, #296]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f74:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f7c:	4946      	ldr	r1, [pc, #280]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00a      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004f90:	4b41      	ldr	r3, [pc, #260]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f96:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f9e:	493e      	ldr	r1, [pc, #248]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004fb2:	4b39      	ldr	r3, [pc, #228]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fc0:	4935      	ldr	r1, [pc, #212]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00a      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fd4:	4b30      	ldr	r3, [pc, #192]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fda:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fe2:	492d      	ldr	r1, [pc, #180]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d011      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004ff6:	4b28      	ldr	r3, [pc, #160]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ffc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005004:	4924      	ldr	r1, [pc, #144]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005006:	4313      	orrs	r3, r2
 8005008:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005010:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005014:	d101      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005016:	2301      	movs	r3, #1
 8005018:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0308 	and.w	r3, r3, #8
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005026:	2301      	movs	r3, #1
 8005028:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00a      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005036:	4b18      	ldr	r3, [pc, #96]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800503c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005044:	4914      	ldr	r1, [pc, #80]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005058:	4b0f      	ldr	r3, [pc, #60]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800505a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005068:	490b      	ldr	r1, [pc, #44]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00f      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800507c:	4b06      	ldr	r3, [pc, #24]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800507e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005082:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800508c:	4902      	ldr	r1, [pc, #8]	@ (8005098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005094:	e002      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005096:	bf00      	nop
 8005098:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00b      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050a8:	4b8a      	ldr	r3, [pc, #552]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b8:	4986      	ldr	r1, [pc, #536]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00b      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80050cc:	4b81      	ldr	r3, [pc, #516]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050d2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050dc:	497d      	ldr	r1, [pc, #500]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d006      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f000 80d6 	beq.w	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050f8:	4b76      	ldr	r3, [pc, #472]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a75      	ldr	r2, [pc, #468]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005104:	f7fd faa4 	bl	8002650 <HAL_GetTick>
 8005108:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800510a:	e008      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800510c:	f7fd faa0 	bl	8002650 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b64      	cmp	r3, #100	@ 0x64
 8005118:	d901      	bls.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e195      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800511e:	4b6d      	ldr	r3, [pc, #436]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1f0      	bne.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d021      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513a:	2b00      	cmp	r3, #0
 800513c:	d11d      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800513e:	4b65      	ldr	r3, [pc, #404]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005144:	0c1b      	lsrs	r3, r3, #16
 8005146:	f003 0303 	and.w	r3, r3, #3
 800514a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800514c:	4b61      	ldr	r3, [pc, #388]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800514e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005152:	0e1b      	lsrs	r3, r3, #24
 8005154:	f003 030f 	and.w	r3, r3, #15
 8005158:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	019a      	lsls	r2, r3, #6
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	041b      	lsls	r3, r3, #16
 8005164:	431a      	orrs	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	061b      	lsls	r3, r3, #24
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	071b      	lsls	r3, r3, #28
 8005172:	4958      	ldr	r1, [pc, #352]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d004      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800518e:	d00a      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005198:	2b00      	cmp	r3, #0
 800519a:	d02e      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051a4:	d129      	bne.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80051a6:	4b4b      	ldr	r3, [pc, #300]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ac:	0c1b      	lsrs	r3, r3, #16
 80051ae:	f003 0303 	and.w	r3, r3, #3
 80051b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051b4:	4b47      	ldr	r3, [pc, #284]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ba:	0f1b      	lsrs	r3, r3, #28
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	019a      	lsls	r2, r3, #6
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	041b      	lsls	r3, r3, #16
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	061b      	lsls	r3, r3, #24
 80051d4:	431a      	orrs	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	071b      	lsls	r3, r3, #28
 80051da:	493e      	ldr	r1, [pc, #248]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80051e2:	4b3c      	ldr	r3, [pc, #240]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051e8:	f023 021f 	bic.w	r2, r3, #31
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	3b01      	subs	r3, #1
 80051f2:	4938      	ldr	r1, [pc, #224]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d01d      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005206:	4b33      	ldr	r3, [pc, #204]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800520c:	0e1b      	lsrs	r3, r3, #24
 800520e:	f003 030f 	and.w	r3, r3, #15
 8005212:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005214:	4b2f      	ldr	r3, [pc, #188]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800521a:	0f1b      	lsrs	r3, r3, #28
 800521c:	f003 0307 	and.w	r3, r3, #7
 8005220:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	019a      	lsls	r2, r3, #6
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	041b      	lsls	r3, r3, #16
 800522e:	431a      	orrs	r2, r3
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	061b      	lsls	r3, r3, #24
 8005234:	431a      	orrs	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	071b      	lsls	r3, r3, #28
 800523a:	4926      	ldr	r1, [pc, #152]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d011      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	019a      	lsls	r2, r3, #6
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	041b      	lsls	r3, r3, #16
 800525a:	431a      	orrs	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	061b      	lsls	r3, r3, #24
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	071b      	lsls	r3, r3, #28
 800526a:	491a      	ldr	r1, [pc, #104]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800526c:	4313      	orrs	r3, r2
 800526e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005272:	4b18      	ldr	r3, [pc, #96]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a17      	ldr	r2, [pc, #92]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005278:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800527c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800527e:	f7fd f9e7 	bl	8002650 <HAL_GetTick>
 8005282:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005284:	e008      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005286:	f7fd f9e3 	bl	8002650 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b64      	cmp	r3, #100	@ 0x64
 8005292:	d901      	bls.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e0d8      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005298:	4b0e      	ldr	r3, [pc, #56]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0f0      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	f040 80ce 	bne.w	8005448 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052ac:	4b09      	ldr	r3, [pc, #36]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a08      	ldr	r2, [pc, #32]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052b8:	f7fd f9ca 	bl	8002650 <HAL_GetTick>
 80052bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052be:	e00b      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052c0:	f7fd f9c6 	bl	8002650 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b64      	cmp	r3, #100	@ 0x64
 80052cc:	d904      	bls.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e0bb      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80052d2:	bf00      	nop
 80052d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052d8:	4b5e      	ldr	r3, [pc, #376]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052e4:	d0ec      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d009      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005302:	2b00      	cmp	r3, #0
 8005304:	d02e      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530a:	2b00      	cmp	r3, #0
 800530c:	d12a      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800530e:	4b51      	ldr	r3, [pc, #324]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005314:	0c1b      	lsrs	r3, r3, #16
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800531c:	4b4d      	ldr	r3, [pc, #308]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800531e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005322:	0f1b      	lsrs	r3, r3, #28
 8005324:	f003 0307 	and.w	r3, r3, #7
 8005328:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	019a      	lsls	r2, r3, #6
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	041b      	lsls	r3, r3, #16
 8005334:	431a      	orrs	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	061b      	lsls	r3, r3, #24
 800533c:	431a      	orrs	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	071b      	lsls	r3, r3, #28
 8005342:	4944      	ldr	r1, [pc, #272]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005344:	4313      	orrs	r3, r2
 8005346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800534a:	4b42      	ldr	r3, [pc, #264]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800534c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005350:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005358:	3b01      	subs	r3, #1
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	493d      	ldr	r1, [pc, #244]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d022      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005374:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005378:	d11d      	bne.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800537a:	4b36      	ldr	r3, [pc, #216]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800537c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005380:	0e1b      	lsrs	r3, r3, #24
 8005382:	f003 030f 	and.w	r3, r3, #15
 8005386:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005388:	4b32      	ldr	r3, [pc, #200]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800538a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538e:	0f1b      	lsrs	r3, r3, #28
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	019a      	lsls	r2, r3, #6
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	041b      	lsls	r3, r3, #16
 80053a2:	431a      	orrs	r2, r3
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	061b      	lsls	r3, r3, #24
 80053a8:	431a      	orrs	r2, r3
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	071b      	lsls	r3, r3, #28
 80053ae:	4929      	ldr	r1, [pc, #164]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d028      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053c2:	4b24      	ldr	r3, [pc, #144]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c8:	0e1b      	lsrs	r3, r3, #24
 80053ca:	f003 030f 	and.w	r3, r3, #15
 80053ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80053d0:	4b20      	ldr	r3, [pc, #128]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d6:	0c1b      	lsrs	r3, r3, #16
 80053d8:	f003 0303 	and.w	r3, r3, #3
 80053dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	019a      	lsls	r2, r3, #6
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	041b      	lsls	r3, r3, #16
 80053e8:	431a      	orrs	r2, r3
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	061b      	lsls	r3, r3, #24
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	69db      	ldr	r3, [r3, #28]
 80053f4:	071b      	lsls	r3, r3, #28
 80053f6:	4917      	ldr	r1, [pc, #92]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80053fe:	4b15      	ldr	r3, [pc, #84]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005400:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005404:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540c:	4911      	ldr	r1, [pc, #68]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800540e:	4313      	orrs	r3, r2
 8005410:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005414:	4b0f      	ldr	r3, [pc, #60]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a0e      	ldr	r2, [pc, #56]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800541a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800541e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005420:	f7fd f916 	bl	8002650 <HAL_GetTick>
 8005424:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005426:	e008      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005428:	f7fd f912 	bl	8002650 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b64      	cmp	r3, #100	@ 0x64
 8005434:	d901      	bls.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e007      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800543a:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005446:	d1ef      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3720      	adds	r7, #32
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	40023800 	.word	0x40023800

08005458 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e09d      	b.n	80055a6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546e:	2b00      	cmp	r3, #0
 8005470:	d108      	bne.n	8005484 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800547a:	d009      	beq.n	8005490 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	61da      	str	r2, [r3, #28]
 8005482:	e005      	b.n	8005490 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d106      	bne.n	80054b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7fc ff66 	bl	800237c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054d0:	d902      	bls.n	80054d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80054d2:	2300      	movs	r3, #0
 80054d4:	60fb      	str	r3, [r7, #12]
 80054d6:	e002      	b.n	80054de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80054d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80054e6:	d007      	beq.n	80054f8 <HAL_SPI_Init+0xa0>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054f0:	d002      	beq.n	80054f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	431a      	orrs	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	69db      	ldr	r3, [r3, #28]
 800552c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800553a:	ea42 0103 	orr.w	r1, r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005542:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	0c1b      	lsrs	r3, r3, #16
 8005554:	f003 0204 	and.w	r2, r3, #4
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555c:	f003 0310 	and.w	r3, r3, #16
 8005560:	431a      	orrs	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	431a      	orrs	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005574:	ea42 0103 	orr.w	r1, r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005594:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b088      	sub	sp, #32
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	60f8      	str	r0, [r7, #12]
 80055b6:	60b9      	str	r1, [r7, #8]
 80055b8:	603b      	str	r3, [r7, #0]
 80055ba:	4613      	mov	r3, r2
 80055bc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055be:	f7fd f847 	bl	8002650 <HAL_GetTick>
 80055c2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d001      	beq.n	80055d8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80055d4:	2302      	movs	r3, #2
 80055d6:	e15c      	b.n	8005892 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d002      	beq.n	80055e4 <HAL_SPI_Transmit+0x36>
 80055de:	88fb      	ldrh	r3, [r7, #6]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e154      	b.n	8005892 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d101      	bne.n	80055f6 <HAL_SPI_Transmit+0x48>
 80055f2:	2302      	movs	r3, #2
 80055f4:	e14d      	b.n	8005892 <HAL_SPI_Transmit+0x2e4>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2203      	movs	r2, #3
 8005602:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	68ba      	ldr	r2, [r7, #8]
 8005610:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	88fa      	ldrh	r2, [r7, #6]
 8005616:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	88fa      	ldrh	r2, [r7, #6]
 800561c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005648:	d10f      	bne.n	800566a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005658:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005668:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005674:	2b40      	cmp	r3, #64	@ 0x40
 8005676:	d007      	beq.n	8005688 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005686:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005690:	d952      	bls.n	8005738 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_SPI_Transmit+0xf2>
 800569a:	8b7b      	ldrh	r3, [r7, #26]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d145      	bne.n	800572c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a4:	881a      	ldrh	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b0:	1c9a      	adds	r2, r3, #2
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	3b01      	subs	r3, #1
 80056be:	b29a      	uxth	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80056c4:	e032      	b.n	800572c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d112      	bne.n	80056fa <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d8:	881a      	ldrh	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e4:	1c9a      	adds	r2, r3, #2
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	3b01      	subs	r3, #1
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056f8:	e018      	b.n	800572c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056fa:	f7fc ffa9 	bl	8002650 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	429a      	cmp	r2, r3
 8005708:	d803      	bhi.n	8005712 <HAL_SPI_Transmit+0x164>
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005710:	d102      	bne.n	8005718 <HAL_SPI_Transmit+0x16a>
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d109      	bne.n	800572c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e0b2      	b.n	8005892 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1c7      	bne.n	80056c6 <HAL_SPI_Transmit+0x118>
 8005736:	e083      	b.n	8005840 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <HAL_SPI_Transmit+0x198>
 8005740:	8b7b      	ldrh	r3, [r7, #26]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d177      	bne.n	8005836 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800574a:	b29b      	uxth	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	d912      	bls.n	8005776 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005754:	881a      	ldrh	r2, [r3, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	1c9a      	adds	r2, r3, #2
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b02      	subs	r3, #2
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005774:	e05f      	b.n	8005836 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	330c      	adds	r3, #12
 8005780:	7812      	ldrb	r2, [r2, #0]
 8005782:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800579c:	e04b      	b.n	8005836 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f003 0302 	and.w	r3, r3, #2
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d12b      	bne.n	8005804 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d912      	bls.n	80057dc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ba:	881a      	ldrh	r2, [r3, #0]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c6:	1c9a      	adds	r2, r3, #2
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3b02      	subs	r3, #2
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057da:	e02c      	b.n	8005836 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	330c      	adds	r3, #12
 80057e6:	7812      	ldrb	r2, [r2, #0]
 80057e8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005802:	e018      	b.n	8005836 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005804:	f7fc ff24 	bl	8002650 <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	429a      	cmp	r2, r3
 8005812:	d803      	bhi.n	800581c <HAL_SPI_Transmit+0x26e>
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581a:	d102      	bne.n	8005822 <HAL_SPI_Transmit+0x274>
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d109      	bne.n	8005836 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e02d      	b.n	8005892 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800583a:	b29b      	uxth	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1ae      	bne.n	800579e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005840:	69fa      	ldr	r2, [r7, #28]
 8005842:	6839      	ldr	r1, [r7, #0]
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f000 f947 	bl	8005ad8 <SPI_EndRxTxTransaction>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2220      	movs	r2, #32
 8005854:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10a      	bne.n	8005874 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	617b      	str	r3, [r7, #20]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e000      	b.n	8005892 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005890:	2300      	movs	r3, #0
  }
}
 8005892:	4618      	mov	r0, r3
 8005894:	3720      	adds	r7, #32
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
	...

0800589c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b088      	sub	sp, #32
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	603b      	str	r3, [r7, #0]
 80058a8:	4613      	mov	r3, r2
 80058aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058ac:	f7fc fed0 	bl	8002650 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b4:	1a9b      	subs	r3, r3, r2
 80058b6:	683a      	ldr	r2, [r7, #0]
 80058b8:	4413      	add	r3, r2
 80058ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058bc:	f7fc fec8 	bl	8002650 <HAL_GetTick>
 80058c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058c2:	4b39      	ldr	r3, [pc, #228]	@ (80059a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	015b      	lsls	r3, r3, #5
 80058c8:	0d1b      	lsrs	r3, r3, #20
 80058ca:	69fa      	ldr	r2, [r7, #28]
 80058cc:	fb02 f303 	mul.w	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058d2:	e055      	b.n	8005980 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058da:	d051      	beq.n	8005980 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058dc:	f7fc feb8 	bl	8002650 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d902      	bls.n	80058f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d13d      	bne.n	800596e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005900:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800590a:	d111      	bne.n	8005930 <SPI_WaitFlagStateUntilTimeout+0x94>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005914:	d004      	beq.n	8005920 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800591e:	d107      	bne.n	8005930 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800592e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005938:	d10f      	bne.n	800595a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005948:	601a      	str	r2, [r3, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005958:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e018      	b.n	80059a0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d102      	bne.n	800597a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005974:	2300      	movs	r3, #0
 8005976:	61fb      	str	r3, [r7, #28]
 8005978:	e002      	b.n	8005980 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	3b01      	subs	r3, #1
 800597e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689a      	ldr	r2, [r3, #8]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	4013      	ands	r3, r2
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	429a      	cmp	r2, r3
 800598e:	bf0c      	ite	eq
 8005990:	2301      	moveq	r3, #1
 8005992:	2300      	movne	r3, #0
 8005994:	b2db      	uxtb	r3, r3
 8005996:	461a      	mov	r2, r3
 8005998:	79fb      	ldrb	r3, [r7, #7]
 800599a:	429a      	cmp	r2, r3
 800599c:	d19a      	bne.n	80058d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3720      	adds	r7, #32
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	20000000 	.word	0x20000000

080059ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08a      	sub	sp, #40	@ 0x28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80059ba:	2300      	movs	r3, #0
 80059bc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80059be:	f7fc fe47 	bl	8002650 <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	1a9b      	subs	r3, r3, r2
 80059c8:	683a      	ldr	r2, [r7, #0]
 80059ca:	4413      	add	r3, r2
 80059cc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80059ce:	f7fc fe3f 	bl	8002650 <HAL_GetTick>
 80059d2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	330c      	adds	r3, #12
 80059da:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80059dc:	4b3d      	ldr	r3, [pc, #244]	@ (8005ad4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	4613      	mov	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	00da      	lsls	r2, r3, #3
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	0d1b      	lsrs	r3, r3, #20
 80059ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ee:	fb02 f303 	mul.w	r3, r2, r3
 80059f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80059f4:	e061      	b.n	8005aba <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80059fc:	d107      	bne.n	8005a0e <SPI_WaitFifoStateUntilTimeout+0x62>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d104      	bne.n	8005a0e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005a0c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a14:	d051      	beq.n	8005aba <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a16:	f7fc fe1b 	bl	8002650 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	6a3b      	ldr	r3, [r7, #32]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d902      	bls.n	8005a2c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d13d      	bne.n	8005aa8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a3a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a44:	d111      	bne.n	8005a6a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a4e:	d004      	beq.n	8005a5a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a58:	d107      	bne.n	8005a6a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a68:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a72:	d10f      	bne.n	8005a94 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a82:	601a      	str	r2, [r3, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a92:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e011      	b.n	8005acc <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d102      	bne.n	8005ab4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab2:	e002      	b.n	8005aba <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689a      	ldr	r2, [r3, #8]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d195      	bne.n	80059f6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3728      	adds	r7, #40	@ 0x28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	20000000 	.word	0x20000000

08005ad8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b088      	sub	sp, #32
 8005adc:	af02      	add	r7, sp, #8
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f7ff ff5b 	bl	80059ac <SPI_WaitFifoStateUntilTimeout>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d007      	beq.n	8005b0c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b00:	f043 0220 	orr.w	r2, r3, #32
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e046      	b.n	8005b9a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005b0c:	4b25      	ldr	r3, [pc, #148]	@ (8005ba4 <SPI_EndRxTxTransaction+0xcc>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a25      	ldr	r2, [pc, #148]	@ (8005ba8 <SPI_EndRxTxTransaction+0xd0>)
 8005b12:	fba2 2303 	umull	r2, r3, r2, r3
 8005b16:	0d5b      	lsrs	r3, r3, #21
 8005b18:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005b1c:	fb02 f303 	mul.w	r3, r2, r3
 8005b20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b2a:	d112      	bne.n	8005b52 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	2200      	movs	r2, #0
 8005b34:	2180      	movs	r1, #128	@ 0x80
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f7ff feb0 	bl	800589c <SPI_WaitFlagStateUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d016      	beq.n	8005b70 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b46:	f043 0220 	orr.w	r2, r3, #32
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e023      	b.n	8005b9a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b68:	2b80      	cmp	r3, #128	@ 0x80
 8005b6a:	d0f2      	beq.n	8005b52 <SPI_EndRxTxTransaction+0x7a>
 8005b6c:	e000      	b.n	8005b70 <SPI_EndRxTxTransaction+0x98>
        break;
 8005b6e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f7ff ff15 	bl	80059ac <SPI_WaitFifoStateUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d007      	beq.n	8005b98 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e000      	b.n	8005b9a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3718      	adds	r7, #24
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	20000000 	.word	0x20000000
 8005ba8:	165e9f81 	.word	0x165e9f81

08005bac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e049      	b.n	8005c52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d106      	bne.n	8005bd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fc fc16 	bl	8002404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3304      	adds	r3, #4
 8005be8:	4619      	mov	r1, r3
 8005bea:	4610      	mov	r0, r2
 8005bec:	f000 fb18 	bl	8006220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
	...

08005c5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d001      	beq.n	8005c74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e04c      	b.n	8005d0e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a26      	ldr	r2, [pc, #152]	@ (8005d1c <HAL_TIM_Base_Start+0xc0>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d022      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8e:	d01d      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a22      	ldr	r2, [pc, #136]	@ (8005d20 <HAL_TIM_Base_Start+0xc4>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d018      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a21      	ldr	r2, [pc, #132]	@ (8005d24 <HAL_TIM_Base_Start+0xc8>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d013      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1f      	ldr	r2, [pc, #124]	@ (8005d28 <HAL_TIM_Base_Start+0xcc>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d00e      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8005d2c <HAL_TIM_Base_Start+0xd0>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d009      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8005d30 <HAL_TIM_Base_Start+0xd4>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d004      	beq.n	8005ccc <HAL_TIM_Base_Start+0x70>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8005d34 <HAL_TIM_Base_Start+0xd8>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d115      	bne.n	8005cf8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689a      	ldr	r2, [r3, #8]
 8005cd2:	4b19      	ldr	r3, [pc, #100]	@ (8005d38 <HAL_TIM_Base_Start+0xdc>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2b06      	cmp	r3, #6
 8005cdc:	d015      	beq.n	8005d0a <HAL_TIM_Base_Start+0xae>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ce4:	d011      	beq.n	8005d0a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f042 0201 	orr.w	r2, r2, #1
 8005cf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf6:	e008      	b.n	8005d0a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f042 0201 	orr.w	r2, r2, #1
 8005d06:	601a      	str	r2, [r3, #0]
 8005d08:	e000      	b.n	8005d0c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d0a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40010000 	.word	0x40010000
 8005d20:	40000400 	.word	0x40000400
 8005d24:	40000800 	.word	0x40000800
 8005d28:	40000c00 	.word	0x40000c00
 8005d2c:	40010400 	.word	0x40010400
 8005d30:	40014000 	.word	0x40014000
 8005d34:	40001800 	.word	0x40001800
 8005d38:	00010007 	.word	0x00010007

08005d3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d001      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e054      	b.n	8005dfe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f042 0201 	orr.w	r2, r2, #1
 8005d6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a26      	ldr	r2, [pc, #152]	@ (8005e0c <HAL_TIM_Base_Start_IT+0xd0>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d022      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7e:	d01d      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a22      	ldr	r2, [pc, #136]	@ (8005e10 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d018      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a21      	ldr	r2, [pc, #132]	@ (8005e14 <HAL_TIM_Base_Start_IT+0xd8>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d013      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1f      	ldr	r2, [pc, #124]	@ (8005e18 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d00e      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e1c <HAL_TIM_Base_Start_IT+0xe0>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d009      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a1c      	ldr	r2, [pc, #112]	@ (8005e20 <HAL_TIM_Base_Start_IT+0xe4>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d004      	beq.n	8005dbc <HAL_TIM_Base_Start_IT+0x80>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a1b      	ldr	r2, [pc, #108]	@ (8005e24 <HAL_TIM_Base_Start_IT+0xe8>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d115      	bne.n	8005de8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689a      	ldr	r2, [r3, #8]
 8005dc2:	4b19      	ldr	r3, [pc, #100]	@ (8005e28 <HAL_TIM_Base_Start_IT+0xec>)
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2b06      	cmp	r3, #6
 8005dcc:	d015      	beq.n	8005dfa <HAL_TIM_Base_Start_IT+0xbe>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dd4:	d011      	beq.n	8005dfa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f042 0201 	orr.w	r2, r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de6:	e008      	b.n	8005dfa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f042 0201 	orr.w	r2, r2, #1
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	e000      	b.n	8005dfc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3714      	adds	r7, #20
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	40010000 	.word	0x40010000
 8005e10:	40000400 	.word	0x40000400
 8005e14:	40000800 	.word	0x40000800
 8005e18:	40000c00 	.word	0x40000c00
 8005e1c:	40010400 	.word	0x40010400
 8005e20:	40014000 	.word	0x40014000
 8005e24:	40001800 	.word	0x40001800
 8005e28:	00010007 	.word	0x00010007

08005e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f003 0302 	and.w	r3, r3, #2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d020      	beq.n	8005e90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f003 0302 	and.w	r3, r3, #2
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01b      	beq.n	8005e90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f06f 0202 	mvn.w	r2, #2
 8005e60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	f003 0303 	and.w	r3, r3, #3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f9b4 	bl	80061e4 <HAL_TIM_IC_CaptureCallback>
 8005e7c:	e005      	b.n	8005e8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f9a6 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 f9b7 	bl	80061f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f003 0304 	and.w	r3, r3, #4
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d020      	beq.n	8005edc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f003 0304 	and.w	r3, r3, #4
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d01b      	beq.n	8005edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f06f 0204 	mvn.w	r2, #4
 8005eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2202      	movs	r2, #2
 8005eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f98e 	bl	80061e4 <HAL_TIM_IC_CaptureCallback>
 8005ec8:	e005      	b.n	8005ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f980 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 f991 	bl	80061f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f003 0308 	and.w	r3, r3, #8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d020      	beq.n	8005f28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d01b      	beq.n	8005f28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0208 	mvn.w	r2, #8
 8005ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2204      	movs	r2, #4
 8005efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	69db      	ldr	r3, [r3, #28]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f968 	bl	80061e4 <HAL_TIM_IC_CaptureCallback>
 8005f14:	e005      	b.n	8005f22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f95a 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 f96b 	bl	80061f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d020      	beq.n	8005f74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f003 0310 	and.w	r3, r3, #16
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01b      	beq.n	8005f74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f06f 0210 	mvn.w	r2, #16
 8005f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2208      	movs	r2, #8
 8005f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f942 	bl	80061e4 <HAL_TIM_IC_CaptureCallback>
 8005f60:	e005      	b.n	8005f6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f934 	bl	80061d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 f945 	bl	80061f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00c      	beq.n	8005f98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d007      	beq.n	8005f98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f06f 0201 	mvn.w	r2, #1
 8005f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f7fc fabc 	bl	8002510 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d104      	bne.n	8005fac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00c      	beq.n	8005fc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d007      	beq.n	8005fc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fb05 	bl	80065d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00c      	beq.n	8005fea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d007      	beq.n	8005fea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 fafd 	bl	80065e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00c      	beq.n	800600e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d007      	beq.n	800600e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f8ff 	bl	800620c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	f003 0320 	and.w	r3, r3, #32
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00c      	beq.n	8006032 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f003 0320 	and.w	r3, r3, #32
 800601e:	2b00      	cmp	r3, #0
 8006020:	d007      	beq.n	8006032 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f06f 0220 	mvn.w	r2, #32
 800602a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fac5 	bl	80065bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006032:	bf00      	nop
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
	...

0800603c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <HAL_TIM_ConfigClockSource+0x1c>
 8006054:	2302      	movs	r3, #2
 8006056:	e0b4      	b.n	80061c2 <HAL_TIM_ConfigClockSource+0x186>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006070:	68ba      	ldr	r2, [r7, #8]
 8006072:	4b56      	ldr	r3, [pc, #344]	@ (80061cc <HAL_TIM_ConfigClockSource+0x190>)
 8006074:	4013      	ands	r3, r2
 8006076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800607e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006090:	d03e      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0xd4>
 8006092:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006096:	f200 8087 	bhi.w	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 800609a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609e:	f000 8086 	beq.w	80061ae <HAL_TIM_ConfigClockSource+0x172>
 80060a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060a6:	d87f      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060a8:	2b70      	cmp	r3, #112	@ 0x70
 80060aa:	d01a      	beq.n	80060e2 <HAL_TIM_ConfigClockSource+0xa6>
 80060ac:	2b70      	cmp	r3, #112	@ 0x70
 80060ae:	d87b      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060b0:	2b60      	cmp	r3, #96	@ 0x60
 80060b2:	d050      	beq.n	8006156 <HAL_TIM_ConfigClockSource+0x11a>
 80060b4:	2b60      	cmp	r3, #96	@ 0x60
 80060b6:	d877      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060b8:	2b50      	cmp	r3, #80	@ 0x50
 80060ba:	d03c      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0xfa>
 80060bc:	2b50      	cmp	r3, #80	@ 0x50
 80060be:	d873      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060c0:	2b40      	cmp	r3, #64	@ 0x40
 80060c2:	d058      	beq.n	8006176 <HAL_TIM_ConfigClockSource+0x13a>
 80060c4:	2b40      	cmp	r3, #64	@ 0x40
 80060c6:	d86f      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060c8:	2b30      	cmp	r3, #48	@ 0x30
 80060ca:	d064      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x15a>
 80060cc:	2b30      	cmp	r3, #48	@ 0x30
 80060ce:	d86b      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060d0:	2b20      	cmp	r3, #32
 80060d2:	d060      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x15a>
 80060d4:	2b20      	cmp	r3, #32
 80060d6:	d867      	bhi.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d05c      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x15a>
 80060dc:	2b10      	cmp	r3, #16
 80060de:	d05a      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x15a>
 80060e0:	e062      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060f2:	f000 f9b5 	bl	8006460 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006104:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	609a      	str	r2, [r3, #8]
      break;
 800610e:	e04f      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006120:	f000 f99e 	bl	8006460 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689a      	ldr	r2, [r3, #8]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006132:	609a      	str	r2, [r3, #8]
      break;
 8006134:	e03c      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006142:	461a      	mov	r2, r3
 8006144:	f000 f912 	bl	800636c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2150      	movs	r1, #80	@ 0x50
 800614e:	4618      	mov	r0, r3
 8006150:	f000 f96b 	bl	800642a <TIM_ITRx_SetConfig>
      break;
 8006154:	e02c      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006162:	461a      	mov	r2, r3
 8006164:	f000 f931 	bl	80063ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2160      	movs	r1, #96	@ 0x60
 800616e:	4618      	mov	r0, r3
 8006170:	f000 f95b 	bl	800642a <TIM_ITRx_SetConfig>
      break;
 8006174:	e01c      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006182:	461a      	mov	r2, r3
 8006184:	f000 f8f2 	bl	800636c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2140      	movs	r1, #64	@ 0x40
 800618e:	4618      	mov	r0, r3
 8006190:	f000 f94b 	bl	800642a <TIM_ITRx_SetConfig>
      break;
 8006194:	e00c      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4619      	mov	r1, r3
 80061a0:	4610      	mov	r0, r2
 80061a2:	f000 f942 	bl	800642a <TIM_ITRx_SetConfig>
      break;
 80061a6:	e003      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	73fb      	strb	r3, [r7, #15]
      break;
 80061ac:	e000      	b.n	80061b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80061ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3710      	adds	r7, #16
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	fffeff88 	.word	0xfffeff88

080061d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a43      	ldr	r2, [pc, #268]	@ (8006340 <TIM_Base_SetConfig+0x120>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d013      	beq.n	8006260 <TIM_Base_SetConfig+0x40>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800623e:	d00f      	beq.n	8006260 <TIM_Base_SetConfig+0x40>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a40      	ldr	r2, [pc, #256]	@ (8006344 <TIM_Base_SetConfig+0x124>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d00b      	beq.n	8006260 <TIM_Base_SetConfig+0x40>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a3f      	ldr	r2, [pc, #252]	@ (8006348 <TIM_Base_SetConfig+0x128>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d007      	beq.n	8006260 <TIM_Base_SetConfig+0x40>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a3e      	ldr	r2, [pc, #248]	@ (800634c <TIM_Base_SetConfig+0x12c>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d003      	beq.n	8006260 <TIM_Base_SetConfig+0x40>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a3d      	ldr	r2, [pc, #244]	@ (8006350 <TIM_Base_SetConfig+0x130>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d108      	bne.n	8006272 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a32      	ldr	r2, [pc, #200]	@ (8006340 <TIM_Base_SetConfig+0x120>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d02b      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006280:	d027      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a2f      	ldr	r2, [pc, #188]	@ (8006344 <TIM_Base_SetConfig+0x124>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d023      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a2e      	ldr	r2, [pc, #184]	@ (8006348 <TIM_Base_SetConfig+0x128>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d01f      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a2d      	ldr	r2, [pc, #180]	@ (800634c <TIM_Base_SetConfig+0x12c>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d01b      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a2c      	ldr	r2, [pc, #176]	@ (8006350 <TIM_Base_SetConfig+0x130>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d017      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a2b      	ldr	r2, [pc, #172]	@ (8006354 <TIM_Base_SetConfig+0x134>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d013      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006358 <TIM_Base_SetConfig+0x138>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00f      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a29      	ldr	r2, [pc, #164]	@ (800635c <TIM_Base_SetConfig+0x13c>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d00b      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a28      	ldr	r2, [pc, #160]	@ (8006360 <TIM_Base_SetConfig+0x140>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d007      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a27      	ldr	r2, [pc, #156]	@ (8006364 <TIM_Base_SetConfig+0x144>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d003      	beq.n	80062d2 <TIM_Base_SetConfig+0xb2>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a26      	ldr	r2, [pc, #152]	@ (8006368 <TIM_Base_SetConfig+0x148>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d108      	bne.n	80062e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	689a      	ldr	r2, [r3, #8]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a0e      	ldr	r2, [pc, #56]	@ (8006340 <TIM_Base_SetConfig+0x120>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d003      	beq.n	8006312 <TIM_Base_SetConfig+0xf2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a10      	ldr	r2, [pc, #64]	@ (8006350 <TIM_Base_SetConfig+0x130>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d103      	bne.n	800631a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	691a      	ldr	r2, [r3, #16]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f043 0204 	orr.w	r2, r3, #4
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	601a      	str	r2, [r3, #0]
}
 8006332:	bf00      	nop
 8006334:	3714      	adds	r7, #20
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	40010000 	.word	0x40010000
 8006344:	40000400 	.word	0x40000400
 8006348:	40000800 	.word	0x40000800
 800634c:	40000c00 	.word	0x40000c00
 8006350:	40010400 	.word	0x40010400
 8006354:	40014000 	.word	0x40014000
 8006358:	40014400 	.word	0x40014400
 800635c:	40014800 	.word	0x40014800
 8006360:	40001800 	.word	0x40001800
 8006364:	40001c00 	.word	0x40001c00
 8006368:	40002000 	.word	0x40002000

0800636c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	f023 0201 	bic.w	r2, r3, #1
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006396:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	011b      	lsls	r3, r3, #4
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	4313      	orrs	r3, r2
 80063a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	f023 030a 	bic.w	r3, r3, #10
 80063a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b087      	sub	sp, #28
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	60f8      	str	r0, [r7, #12]
 80063d2:	60b9      	str	r1, [r7, #8]
 80063d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	f023 0210 	bic.w	r2, r3, #16
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	031b      	lsls	r3, r3, #12
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006406:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	011b      	lsls	r3, r3, #4
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	621a      	str	r2, [r3, #32]
}
 800641e:	bf00      	nop
 8006420:	371c      	adds	r7, #28
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800642a:	b480      	push	{r7}
 800642c:	b085      	sub	sp, #20
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006440:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006442:	683a      	ldr	r2, [r7, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	4313      	orrs	r3, r2
 8006448:	f043 0307 	orr.w	r3, r3, #7
 800644c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	609a      	str	r2, [r3, #8]
}
 8006454:	bf00      	nop
 8006456:	3714      	adds	r7, #20
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
 800646c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800647a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	021a      	lsls	r2, r3, #8
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	431a      	orrs	r2, r3
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	4313      	orrs	r3, r2
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	4313      	orrs	r3, r2
 800648c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	609a      	str	r2, [r3, #8]
}
 8006494:	bf00      	nop
 8006496:	371c      	adds	r7, #28
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e06d      	b.n	8006594 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a30      	ldr	r2, [pc, #192]	@ (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d004      	beq.n	80064ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a2f      	ldr	r2, [pc, #188]	@ (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d108      	bne.n	80064fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80064f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006504:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	4313      	orrs	r3, r2
 800650e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a20      	ldr	r2, [pc, #128]	@ (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d022      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652a:	d01d      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a1d      	ldr	r2, [pc, #116]	@ (80065a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d018      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a1c      	ldr	r2, [pc, #112]	@ (80065ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d013      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a1a      	ldr	r2, [pc, #104]	@ (80065b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d00e      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a15      	ldr	r2, [pc, #84]	@ (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d009      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a16      	ldr	r2, [pc, #88]	@ (80065b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d004      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a15      	ldr	r2, [pc, #84]	@ (80065b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d10c      	bne.n	8006582 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800656e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	4313      	orrs	r3, r2
 8006578:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr
 80065a0:	40010000 	.word	0x40010000
 80065a4:	40010400 	.word	0x40010400
 80065a8:	40000400 	.word	0x40000400
 80065ac:	40000800 	.word	0x40000800
 80065b0:	40000c00 	.word	0x40000c00
 80065b4:	40014000 	.word	0x40014000
 80065b8:	40001800 	.word	0x40001800

080065bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065d8:	bf00      	nop
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <memset>:
 80065f8:	4402      	add	r2, r0
 80065fa:	4603      	mov	r3, r0
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d100      	bne.n	8006602 <memset+0xa>
 8006600:	4770      	bx	lr
 8006602:	f803 1b01 	strb.w	r1, [r3], #1
 8006606:	e7f9      	b.n	80065fc <memset+0x4>

08006608 <__errno>:
 8006608:	4b01      	ldr	r3, [pc, #4]	@ (8006610 <__errno+0x8>)
 800660a:	6818      	ldr	r0, [r3, #0]
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	2000000c 	.word	0x2000000c

08006614 <__libc_init_array>:
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	4d0d      	ldr	r5, [pc, #52]	@ (800664c <__libc_init_array+0x38>)
 8006618:	4c0d      	ldr	r4, [pc, #52]	@ (8006650 <__libc_init_array+0x3c>)
 800661a:	1b64      	subs	r4, r4, r5
 800661c:	10a4      	asrs	r4, r4, #2
 800661e:	2600      	movs	r6, #0
 8006620:	42a6      	cmp	r6, r4
 8006622:	d109      	bne.n	8006638 <__libc_init_array+0x24>
 8006624:	4d0b      	ldr	r5, [pc, #44]	@ (8006654 <__libc_init_array+0x40>)
 8006626:	4c0c      	ldr	r4, [pc, #48]	@ (8006658 <__libc_init_array+0x44>)
 8006628:	f000 f9e0 	bl	80069ec <_init>
 800662c:	1b64      	subs	r4, r4, r5
 800662e:	10a4      	asrs	r4, r4, #2
 8006630:	2600      	movs	r6, #0
 8006632:	42a6      	cmp	r6, r4
 8006634:	d105      	bne.n	8006642 <__libc_init_array+0x2e>
 8006636:	bd70      	pop	{r4, r5, r6, pc}
 8006638:	f855 3b04 	ldr.w	r3, [r5], #4
 800663c:	4798      	blx	r3
 800663e:	3601      	adds	r6, #1
 8006640:	e7ee      	b.n	8006620 <__libc_init_array+0xc>
 8006642:	f855 3b04 	ldr.w	r3, [r5], #4
 8006646:	4798      	blx	r3
 8006648:	3601      	adds	r6, #1
 800664a:	e7f2      	b.n	8006632 <__libc_init_array+0x1e>
 800664c:	08006e88 	.word	0x08006e88
 8006650:	08006e88 	.word	0x08006e88
 8006654:	08006e88 	.word	0x08006e88
 8006658:	08006e8c 	.word	0x08006e8c

0800665c <checkint>:
 800665c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006660:	2b7e      	cmp	r3, #126	@ 0x7e
 8006662:	d910      	bls.n	8006686 <checkint+0x2a>
 8006664:	2b96      	cmp	r3, #150	@ 0x96
 8006666:	d80c      	bhi.n	8006682 <checkint+0x26>
 8006668:	2201      	movs	r2, #1
 800666a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800666e:	fa02 f303 	lsl.w	r3, r2, r3
 8006672:	1e5a      	subs	r2, r3, #1
 8006674:	4202      	tst	r2, r0
 8006676:	d106      	bne.n	8006686 <checkint+0x2a>
 8006678:	4203      	tst	r3, r0
 800667a:	bf14      	ite	ne
 800667c:	2001      	movne	r0, #1
 800667e:	2002      	moveq	r0, #2
 8006680:	4770      	bx	lr
 8006682:	2002      	movs	r0, #2
 8006684:	4770      	bx	lr
 8006686:	2000      	movs	r0, #0
 8006688:	4770      	bx	lr
 800668a:	0000      	movs	r0, r0
 800668c:	0000      	movs	r0, r0
	...

08006690 <powf>:
 8006690:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006692:	ee10 1a10 	vmov	r1, s0
 8006696:	ee10 4a90 	vmov	r4, s1
 800669a:	f5a1 0200 	sub.w	r2, r1, #8388608	@ 0x800000
 800669e:	0063      	lsls	r3, r4, #1
 80066a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80066a4:	eef0 7a40 	vmov.f32	s15, s0
 80066a8:	eeb0 7a60 	vmov.f32	s14, s1
 80066ac:	f103 30ff 	add.w	r0, r3, #4294967295
 80066b0:	f06f 7280 	mvn.w	r2, #16777216	@ 0x1000000
 80066b4:	d252      	bcs.n	800675c <powf+0xcc>
 80066b6:	4290      	cmp	r0, r2
 80066b8:	d258      	bcs.n	800676c <powf+0xdc>
 80066ba:	2000      	movs	r0, #0
 80066bc:	f101 4340 	add.w	r3, r1, #3221225472	@ 0xc0000000
 80066c0:	f503 034d 	add.w	r3, r3, #13434880	@ 0xcd0000
 80066c4:	4a9e      	ldr	r2, [pc, #632]	@ (8006940 <powf+0x2b0>)
 80066c6:	eebf 2b00 	vmov.f64	d2, #240	@ 0xbf800000 -1.0
 80066ca:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 80066ce:	f36f 0316 	bfc	r3, #0, #23
 80066d2:	1ac9      	subs	r1, r1, r3
 80066d4:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 80066d8:	ee07 1a90 	vmov	s15, r1
 80066dc:	ed94 5b02 	vldr	d5, [r4, #8]
 80066e0:	ed94 4b00 	vldr	d4, [r4]
 80066e4:	15db      	asrs	r3, r3, #23
 80066e6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80066ea:	ee07 3a90 	vmov	s15, r3
 80066ee:	eea4 2b06 	vfma.f64	d2, d4, d6
 80066f2:	ed92 1b42 	vldr	d1, [r2, #264]	@ 0x108
 80066f6:	ee22 4b02 	vmul.f64	d4, d2, d2
 80066fa:	ee24 0b04 	vmul.f64	d0, d4, d4
 80066fe:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8006702:	ee36 6b05 	vadd.f64	d6, d6, d5
 8006706:	ed92 5b40 	vldr	d5, [r2, #256]	@ 0x100
 800670a:	ed92 3b44 	vldr	d3, [r2, #272]	@ 0x110
 800670e:	eea2 1b05 	vfma.f64	d1, d2, d5
 8006712:	ed92 5b46 	vldr	d5, [r2, #280]	@ 0x118
 8006716:	eea2 5b03 	vfma.f64	d5, d2, d3
 800671a:	ed92 3b48 	vldr	d3, [r2, #288]	@ 0x120
 800671e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8006722:	eea2 6b03 	vfma.f64	d6, d2, d3
 8006726:	eea4 6b05 	vfma.f64	d6, d4, d5
 800672a:	eea1 6b00 	vfma.f64	d6, d1, d0
 800672e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006732:	ee17 3a90 	vmov	r3, s15
 8006736:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 800673a:	f248 03bf 	movw	r3, #32959	@ 0x80bf
 800673e:	429a      	cmp	r2, r3
 8006740:	f0c0 8098 	bcc.w	8006874 <powf+0x1e4>
 8006744:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8006920 <powf+0x290>
 8006748:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800674c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006750:	dd79      	ble.n	8006846 <powf+0x1b6>
 8006752:	b003      	add	sp, #12
 8006754:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006758:	f000 b920 	b.w	800699c <__math_oflowf>
 800675c:	4290      	cmp	r0, r2
 800675e:	d330      	bcc.n	80067c2 <powf+0x132>
 8006760:	b12b      	cbz	r3, 800676e <powf+0xde>
 8006762:	0049      	lsls	r1, r1, #1
 8006764:	f1b1 4f7f 	cmp.w	r1, #4278190080	@ 0xff000000
 8006768:	d808      	bhi.n	800677c <powf+0xec>
 800676a:	e015      	b.n	8006798 <powf+0x108>
 800676c:	b953      	cbnz	r3, 8006784 <powf+0xf4>
 800676e:	f481 0180 	eor.w	r1, r1, #4194304	@ 0x400000
 8006772:	0049      	lsls	r1, r1, #1
 8006774:	f511 0f00 	cmn.w	r1, #8388608	@ 0x800000
 8006778:	f240 80ca 	bls.w	8006910 <powf+0x280>
 800677c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8006780:	b003      	add	sp, #12
 8006782:	bd30      	pop	{r4, r5, pc}
 8006784:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8006788:	d105      	bne.n	8006796 <powf+0x106>
 800678a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800678e:	0064      	lsls	r4, r4, #1
 8006790:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006794:	e7f0      	b.n	8006778 <powf+0xe8>
 8006796:	0049      	lsls	r1, r1, #1
 8006798:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 800679c:	d1ee      	bne.n	800677c <powf+0xec>
 800679e:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 80067a2:	f000 80b5 	beq.w	8006910 <powf+0x280>
 80067a6:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 80067aa:	ea6f 0404 	mvn.w	r4, r4
 80067ae:	bf34      	ite	cc
 80067b0:	2100      	movcc	r1, #0
 80067b2:	2101      	movcs	r1, #1
 80067b4:	0fe4      	lsrs	r4, r4, #31
 80067b6:	42a1      	cmp	r1, r4
 80067b8:	f040 80ad 	bne.w	8006916 <powf+0x286>
 80067bc:	ee27 0a07 	vmul.f32	s0, s14, s14
 80067c0:	e7de      	b.n	8006780 <powf+0xf0>
 80067c2:	004d      	lsls	r5, r1, #1
 80067c4:	1e6b      	subs	r3, r5, #1
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d31b      	bcc.n	8006802 <powf+0x172>
 80067ca:	2900      	cmp	r1, #0
 80067cc:	ee20 0a00 	vmul.f32	s0, s0, s0
 80067d0:	da0e      	bge.n	80067f0 <powf+0x160>
 80067d2:	4620      	mov	r0, r4
 80067d4:	f7ff ff42 	bl	800665c <checkint>
 80067d8:	2801      	cmp	r0, #1
 80067da:	d109      	bne.n	80067f0 <powf+0x160>
 80067dc:	eeb1 0a40 	vneg.f32	s0, s0
 80067e0:	b945      	cbnz	r5, 80067f4 <powf+0x164>
 80067e2:	2c00      	cmp	r4, #0
 80067e4:	dacc      	bge.n	8006780 <powf+0xf0>
 80067e6:	b003      	add	sp, #12
 80067e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067ec:	f000 b8dc 	b.w	80069a8 <__math_divzerof>
 80067f0:	2000      	movs	r0, #0
 80067f2:	e7f5      	b.n	80067e0 <powf+0x150>
 80067f4:	2c00      	cmp	r4, #0
 80067f6:	dac3      	bge.n	8006780 <powf+0xf0>
 80067f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80067fc:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8006800:	e7be      	b.n	8006780 <powf+0xf0>
 8006802:	2900      	cmp	r1, #0
 8006804:	da1d      	bge.n	8006842 <powf+0x1b2>
 8006806:	4620      	mov	r0, r4
 8006808:	f7ff ff28 	bl	800665c <checkint>
 800680c:	b920      	cbnz	r0, 8006818 <powf+0x188>
 800680e:	b003      	add	sp, #12
 8006810:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006814:	f000 b8da 	b.w	80069cc <__math_invalidf>
 8006818:	1e43      	subs	r3, r0, #1
 800681a:	4258      	negs	r0, r3
 800681c:	4158      	adcs	r0, r3
 800681e:	0400      	lsls	r0, r0, #16
 8006820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8006824:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8006828:	f4bf af48 	bcs.w	80066bc <powf+0x2c>
 800682c:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8006944 <powf+0x2b4>
 8006830:	ee27 0aa6 	vmul.f32	s0, s15, s13
 8006834:	ee10 3a10 	vmov	r3, s0
 8006838:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800683c:	f1a3 6138 	sub.w	r1, r3, #192937984	@ 0xb800000
 8006840:	e73c      	b.n	80066bc <powf+0x2c>
 8006842:	2000      	movs	r0, #0
 8006844:	e7ee      	b.n	8006824 <powf+0x194>
 8006846:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 8006928 <powf+0x298>
 800684a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800684e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006852:	dd45      	ble.n	80068e0 <powf+0x250>
 8006854:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 8006858:	b3d0      	cbz	r0, 80068d0 <powf+0x240>
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	eddd 6a01 	vldr	s13, [sp, #4]
 8006860:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 8006864:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006868:	eef4 6a46 	vcmp.f32	s13, s12
 800686c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006870:	f47f af6f 	bne.w	8006752 <powf+0xc2>
 8006874:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8006878:	4b33      	ldr	r3, [pc, #204]	@ (8006948 <powf+0x2b8>)
 800687a:	ed93 5b40 	vldr	d5, [r3, #256]	@ 0x100
 800687e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8006882:	ee16 2a10 	vmov	r2, s12
 8006886:	ee36 6b45 	vsub.f64	d6, d6, d5
 800688a:	f002 011f 	and.w	r1, r2, #31
 800688e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006892:	ed93 5b42 	vldr	d5, [r3, #264]	@ 0x108
 8006896:	ee27 4b07 	vmul.f64	d4, d7, d7
 800689a:	ed93 6b44 	vldr	d6, [r3, #272]	@ 0x110
 800689e:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 80068a2:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 80068a6:	eea7 6b05 	vfma.f64	d6, d7, d5
 80068aa:	686d      	ldr	r5, [r5, #4]
 80068ac:	ed93 5b46 	vldr	d5, [r3, #280]	@ 0x118
 80068b0:	1880      	adds	r0, r0, r2
 80068b2:	2100      	movs	r1, #0
 80068b4:	190a      	adds	r2, r1, r4
 80068b6:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 80068ba:	eea7 0b05 	vfma.f64	d0, d7, d5
 80068be:	ec43 2b17 	vmov	d7, r2, r3
 80068c2:	eea6 0b04 	vfma.f64	d0, d6, d4
 80068c6:	ee20 0b07 	vmul.f64	d0, d0, d7
 80068ca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80068ce:	e757      	b.n	8006780 <powf+0xf0>
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	eddd 6a00 	vldr	s13, [sp]
 80068d6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80068da:	ee76 6a86 	vadd.f32	s13, s13, s12
 80068de:	e7c3      	b.n	8006868 <powf+0x1d8>
 80068e0:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8006930 <powf+0x2a0>
 80068e4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80068e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ec:	d804      	bhi.n	80068f8 <powf+0x268>
 80068ee:	b003      	add	sp, #12
 80068f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80068f4:	f000 b846 	b.w	8006984 <__math_uflowf>
 80068f8:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8006938 <powf+0x2a8>
 80068fc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006904:	d5b6      	bpl.n	8006874 <powf+0x1e4>
 8006906:	b003      	add	sp, #12
 8006908:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800690c:	f000 b840 	b.w	8006990 <__math_may_uflowf>
 8006910:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006914:	e734      	b.n	8006780 <powf+0xf0>
 8006916:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 800694c <powf+0x2bc>
 800691a:	e731      	b.n	8006780 <powf+0xf0>
 800691c:	f3af 8000 	nop.w
 8006920:	ffd1d571 	.word	0xffd1d571
 8006924:	405fffff 	.word	0x405fffff
 8006928:	ffa3aae2 	.word	0xffa3aae2
 800692c:	405fffff 	.word	0x405fffff
 8006930:	00000000 	.word	0x00000000
 8006934:	c062c000 	.word	0xc062c000
 8006938:	00000000 	.word	0x00000000
 800693c:	c062a000 	.word	0xc062a000
 8006940:	08006d58 	.word	0x08006d58
 8006944:	4b000000 	.word	0x4b000000
 8006948:	08006c10 	.word	0x08006c10
 800694c:	00000000 	.word	0x00000000

08006950 <with_errnof>:
 8006950:	b510      	push	{r4, lr}
 8006952:	ed2d 8b02 	vpush	{d8}
 8006956:	eeb0 8a40 	vmov.f32	s16, s0
 800695a:	4604      	mov	r4, r0
 800695c:	f7ff fe54 	bl	8006608 <__errno>
 8006960:	eeb0 0a48 	vmov.f32	s0, s16
 8006964:	ecbd 8b02 	vpop	{d8}
 8006968:	6004      	str	r4, [r0, #0]
 800696a:	bd10      	pop	{r4, pc}

0800696c <xflowf>:
 800696c:	b130      	cbz	r0, 800697c <xflowf+0x10>
 800696e:	eef1 7a40 	vneg.f32	s15, s0
 8006972:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006976:	2022      	movs	r0, #34	@ 0x22
 8006978:	f7ff bfea 	b.w	8006950 <with_errnof>
 800697c:	eef0 7a40 	vmov.f32	s15, s0
 8006980:	e7f7      	b.n	8006972 <xflowf+0x6>
	...

08006984 <__math_uflowf>:
 8006984:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800698c <__math_uflowf+0x8>
 8006988:	f7ff bff0 	b.w	800696c <xflowf>
 800698c:	10000000 	.word	0x10000000

08006990 <__math_may_uflowf>:
 8006990:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006998 <__math_may_uflowf+0x8>
 8006994:	f7ff bfea 	b.w	800696c <xflowf>
 8006998:	1a200000 	.word	0x1a200000

0800699c <__math_oflowf>:
 800699c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80069a4 <__math_oflowf+0x8>
 80069a0:	f7ff bfe4 	b.w	800696c <xflowf>
 80069a4:	70000000 	.word	0x70000000

080069a8 <__math_divzerof>:
 80069a8:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80069c8 <__math_divzerof+0x20>
 80069ac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80069b0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80069b4:	2800      	cmp	r0, #0
 80069b6:	f04f 0022 	mov.w	r0, #34	@ 0x22
 80069ba:	fe47 7a87 	vseleq.f32	s15, s15, s14
 80069be:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80069c2:	f7ff bfc5 	b.w	8006950 <with_errnof>
 80069c6:	bf00      	nop
 80069c8:	00000000 	.word	0x00000000

080069cc <__math_invalidf>:
 80069cc:	eef0 7a40 	vmov.f32	s15, s0
 80069d0:	ee30 7a40 	vsub.f32	s14, s0, s0
 80069d4:	eef4 7a67 	vcmp.f32	s15, s15
 80069d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069dc:	ee87 0a07 	vdiv.f32	s0, s14, s14
 80069e0:	d602      	bvs.n	80069e8 <__math_invalidf+0x1c>
 80069e2:	2021      	movs	r0, #33	@ 0x21
 80069e4:	f7ff bfb4 	b.w	8006950 <with_errnof>
 80069e8:	4770      	bx	lr
	...

080069ec <_init>:
 80069ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ee:	bf00      	nop
 80069f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069f2:	bc08      	pop	{r3}
 80069f4:	469e      	mov	lr, r3
 80069f6:	4770      	bx	lr

080069f8 <_fini>:
 80069f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069fa:	bf00      	nop
 80069fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069fe:	bc08      	pop	{r3}
 8006a00:	469e      	mov	lr, r3
 8006a02:	4770      	bx	lr
