Warning (10268): Verilog HDL information at Line_Follower.v(575): always construct contains both blocking and non-blocking assignments File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 575
Warning (10268): Verilog HDL information at data_mem.v(95): always construct contains both blocking and non-blocking assignments File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 95
Warning (10273): Verilog HDL warning at sign_extend.v(28): extended using "x" or "z" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/sign_extend.v Line: 28
Warning (10268): Verilog HDL information at reg_file.v(38): always construct contains both blocking and non-blocking assignments File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reg_file.v Line: 38
Warning (10273): Verilog HDL warning at imm_extend.v(30): extended using "x" or "z" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/imm_extend.v Line: 30
Warning (10268): Verilog HDL information at alu.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu.v Line: 20
