{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701987144499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701987144499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:11:44 2023 " "Processing started: Fri Dec 08 01:11:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701987144499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701987144499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus-mips-alu-emin -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus-mips-alu-emin -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701987144499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701987145421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701987145421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux8x1x32.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux8x1x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1x32 " "Found entity 1: mux8x1x32" {  } { { "verilog/mux8x1x32.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mux8x1x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mux8x1x1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mux8x1x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1x1 " "Found entity 1: mux8x1x1" {  } { { "verilog/mux8x1x1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mux8x1x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mod_dp.v(6) " "Verilog HDL Module Instantiation warning at mod_dp.v(6): ignored dangling comma in List of Port Connections" {  } { { "verilog/mod_dp.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mod_dp.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1701987158034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "verilog/mod_dp.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dp_Result_reg dp_result_reg mod_cu.v(8) " "Verilog HDL Declaration information at mod_cu.v(8): object \"Dp_Result_reg\" differs only in case from object \"dp_result_reg\" in the same scope" {  } { { "verilog/mod_cu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mod_cu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "verilog/mod_cu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "verilog/mod.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cla_32.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cla_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32 " "Found entity 1: cla_32" {  } { { "verilog/cla_32.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cla_16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cla_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16 " "Found entity 1: cla_16" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p cla_4.v(6) " "Verilog HDL Declaration information at cla_4.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g cla_4.v(7) " "Verilog HDL Declaration information at cla_4.v(7): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cla_4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cla_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4 " "Found entity 1: cla_4" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1 " "Found entity 1: alu_1" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog/alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Done mod.v(13) " "Verilog HDL Implicit Net warning at mod.v(13): created implicit net for \"Done\"" {  } { { "verilog/mod.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/mod.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_0 cla_32.v(15) " "Verilog HDL Implicit Net warning at cla_32.v(15): created implicit net for \"cout_0\"" {  } { { "verilog/cla_32.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_32.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0_and_cin cla_32.v(19) " "Verilog HDL Implicit Net warning at cla_32.v(19): created implicit net for \"p0_and_cin\"" {  } { { "verilog/cla_32.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_32.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_c0 cla_32.v(22) " "Verilog HDL Implicit Net warning at cla_32.v(22): created implicit net for \"p1_and_c0\"" {  } { { "verilog/cla_32.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_32.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_0 cla_16.v(20) " "Verilog HDL Implicit Net warning at cla_16.v(20): created implicit net for \"cout_0\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_1 cla_16.v(21) " "Verilog HDL Implicit Net warning at cla_16.v(21): created implicit net for \"cout_1\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_2 cla_16.v(22) " "Verilog HDL Implicit Net warning at cla_16.v(22): created implicit net for \"cout_2\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_p2_p1_g0 cla_16.v(27) " "Verilog HDL Implicit Net warning at cla_16.v(27): created implicit net for \"p3_p2_p1_g0\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_g2_g1 cla_16.v(28) " "Verilog HDL Implicit Net warning at cla_16.v(28): created implicit net for \"p3_g2_g1\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_g2 cla_16.v(29) " "Verilog HDL Implicit Net warning at cla_16.v(29): created implicit net for \"p3_g2\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0_and_cin cla_16.v(35) " "Verilog HDL Implicit Net warning at cla_16.v(35): created implicit net for \"p0_and_cin\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_c0 cla_16.v(38) " "Verilog HDL Implicit Net warning at cla_16.v(38): created implicit net for \"p1_and_c0\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2_and_c1 cla_16.v(41) " "Verilog HDL Implicit Net warning at cla_16.v(41): created implicit net for \"p2_and_c1\"" {  } { { "verilog/cla_16.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_16.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_0 cla_4.v(16) " "Verilog HDL Implicit Net warning at cla_4.v(16): created implicit net for \"cout_0\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_1 cla_4.v(17) " "Verilog HDL Implicit Net warning at cla_4.v(17): created implicit net for \"cout_1\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout_2 cla_4.v(18) " "Verilog HDL Implicit Net warning at cla_4.v(18): created implicit net for \"cout_2\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_p2_p1_g0 cla_4.v(23) " "Verilog HDL Implicit Net warning at cla_4.v(23): created implicit net for \"p3_p2_p1_g0\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_g2_g1 cla_4.v(24) " "Verilog HDL Implicit Net warning at cla_4.v(24): created implicit net for \"p3_g2_g1\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_g2 cla_4.v(25) " "Verilog HDL Implicit Net warning at cla_4.v(25): created implicit net for \"p3_g2\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0_and_cin cla_4.v(32) " "Verilog HDL Implicit Net warning at cla_4.v(32): created implicit net for \"p0_and_cin\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_c0 cla_4.v(35) " "Verilog HDL Implicit Net warning at cla_4.v(35): created implicit net for \"p1_and_c0\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2_and_c1 cla_4.v(38) " "Verilog HDL Implicit Net warning at cla_4.v(38): created implicit net for \"p2_and_c1\"" {  } { { "verilog/cla_4.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/cla_4.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_or_b alu_1.v(13) " "Verilog HDL Implicit Net warning at alu_1.v(13): created implicit net for \"a_or_b\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_nor_b alu_1.v(14) " "Verilog HDL Implicit Net warning at alu_1.v(14): created implicit net for \"a_nor_b\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_and_b alu_1.v(15) " "Verilog HDL Implicit Net warning at alu_1.v(15): created implicit net for \"a_and_b\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_not alu_1.v(16) " "Verilog HDL Implicit Net warning at alu_1.v(16): created implicit net for \"a_not\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "less alu_1.v(17) " "Verilog HDL Implicit Net warning at alu_1.v(17): created implicit net for \"less\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_xor_b alu_1.v(21) " "Verilog HDL Implicit Net warning at alu_1.v(21): created implicit net for \"a_xor_b\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_a_and_b alu_1.v(26) " "Verilog HDL Implicit Net warning at alu_1.v(26): created implicit net for \"not_a_and_b\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P_and_Cin alu_1.v(34) " "Verilog HDL Implicit Net warning at alu_1.v(34): created implicit net for \"P_and_Cin\"" {  } { { "verilog/alu_1.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu_1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sub_En alu.v(25) " "Verilog HDL Implicit Net warning at alu.v(25): created implicit net for \"Sub_En\"" {  } { { "verilog/alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU0_not alu.v(28) " "Verilog HDL Implicit Net warning at alu.v(28): created implicit net for \"ALU0_not\"" {  } { { "verilog/alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mod_En alu.v(70) " "Verilog HDL Implicit Net warning at alu.v(70): created implicit net for \"Mod_En\"" {  } { { "verilog/alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ModEn_not alu.v(80) " "Verilog HDL Implicit Net warning at alu.v(80): created implicit net for \"ModEn_not\"" {  } { { "verilog/alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "We_Mod_En alu.v(81) " "Verilog HDL Implicit Net warning at alu.v(81): created implicit net for \"We_Mod_En\"" {  } { { "verilog/alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/verilog/alu.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701987158050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_alu " "Elaborating entity \"tb_alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clk tb_alu.v(23) " "Verilog HDL warning at tb_alu.v(23): assignments to Clk create a combinational loop" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1701987158097 "|tb_alu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_alu.v(26) " "Verilog HDL warning at tb_alu.v(26): ignoring unsupported system task" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1701987158097 "|tb_alu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_alu.v(27) " "Verilog HDL warning at tb_alu.v(27): ignoring unsupported system task" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1701987158097 "|tb_alu"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$random tb_alu.v(32) " "Verilog HDL Unsupported Feature error at tb_alu.v(32): system function \"\$random\" is not supported for synthesis" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 32 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Error" "EVRFX_SV_1068_UNCONVERTED" "a tb_alu.v(32) " "SystemVerilog error at tb_alu.v(32): can't pass value from actual to argument a" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 32 0 0 } }  } 0 10712 "SystemVerilog error at %2!s!: can't pass value from actual to argument %1!s!" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Error" "EVRFX_SV_1068_UNCONVERTED" "b tb_alu.v(32) " "SystemVerilog error at tb_alu.v(32): can't pass value from actual to argument b" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 32 0 0 } }  } 0 10712 "SystemVerilog error at %2!s!: can't pass value from actual to argument %1!s!" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$time tb_alu.v(43) " "Verilog HDL Unsupported Feature error at tb_alu.v(43): system function \"\$time\" is not supported for synthesis" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 43 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result 0, %t tb_alu.v(43) " "Verilog HDL Display System Task info at tb_alu.v(43): Result 0, %t" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701987158097 "|tb_alu"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$time tb_alu.v(47) " "Verilog HDL Unsupported Feature error at tb_alu.v(47): system function \"\$time\" is not supported for synthesis" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 47 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result 0, %t tb_alu.v(47) " "Verilog HDL Display System Task info at tb_alu.v(47): Result 0, %t" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701987158097 "|tb_alu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_alu.v(51) " "Verilog HDL warning at tb_alu.v(51): ignoring unsupported system task" {  } { { "tb/tb_alu.v" "" { Text "E:/mips-alu-master/quartus-mips-alu/tb/tb_alu.v" 51 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1701987158097 "|tb_alu"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1701987158097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/mips-alu-master/quartus-mips-alu/output_files/alu.map.smsg " "Generated suppressed messages file E:/mips-alu-master/quartus-mips-alu/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1701987158144 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 41 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701987158159 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 08 01:12:38 2023 " "Processing ended: Fri Dec 08 01:12:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701987158159 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701987158159 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701987158159 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701987158159 ""}
