-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_load_conv2_params_Pipeline_VITIS_LOOP_200_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_w2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_w2_AWREADY : IN STD_LOGIC;
    m_axi_gmem_w2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_w2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_WVALID : OUT STD_LOGIC;
    m_axi_gmem_w2_WREADY : IN STD_LOGIC;
    m_axi_gmem_w2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_WLAST : OUT STD_LOGIC;
    m_axi_gmem_w2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_w2_ARREADY : IN STD_LOGIC;
    m_axi_gmem_w2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_w2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_w2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_w2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_RVALID : IN STD_LOGIC;
    m_axi_gmem_w2_RREADY : OUT STD_LOGIC;
    m_axi_gmem_w2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_w2_RLAST : IN STD_LOGIC;
    m_axi_gmem_w2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_w2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w2_BVALID : IN STD_LOGIC;
    m_axi_gmem_w2_BREADY : OUT STD_LOGIC;
    m_axi_gmem_w2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_w2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_w2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    i : IN STD_LOGIC_VECTOR (4 downto 0);
    trunc_ln202 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln198_2 : IN STD_LOGIC_VECTOR (10 downto 0);
    sext_ln198 : IN STD_LOGIC_VECTOR (61 downto 0);
    trunc_ln198_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_we1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_we1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_we1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_we1 : OUT STD_LOGIC;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_load_conv2_params_Pipeline_VITIS_LOOP_200_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln200_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_w2_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_w2_blk_n_R : STD_LOGIC;
    signal trunc_ln198_2_read_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln200_fu_236_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_reg_335_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_reg_339 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln2_reg_339_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal gmem_w2_addr_reg_344 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln202_fu_281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln202_reg_350 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln202_1_fu_302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln202_fu_266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_90 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln200_fu_226_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln198_2_cast_fu_208_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln200_fu_232_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln202_1_fu_250_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln202_fu_256_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln198_cast_fu_204_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln202_fu_260_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_3_fu_285_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_294_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln200_fu_220_p2 = ap_const_lv1_0))) then 
                    j_fu_90 <= add_ln200_fu_226_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_90 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                lshr_ln2_reg_339_pp0_iter1_reg <= lshr_ln2_reg_339;
                trunc_ln200_reg_335_pp0_iter1_reg <= trunc_ln200_reg_335;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bitcast_ln202_reg_350 <= bitcast_ln202_fu_281_p1;
                lshr_ln2_reg_339_pp0_iter2_reg <= lshr_ln2_reg_339_pp0_iter1_reg;
                lshr_ln2_reg_339_pp0_iter3_reg <= lshr_ln2_reg_339_pp0_iter2_reg;
                lshr_ln2_reg_339_pp0_iter4_reg <= lshr_ln2_reg_339_pp0_iter3_reg;
                lshr_ln2_reg_339_pp0_iter5_reg <= lshr_ln2_reg_339_pp0_iter4_reg;
                lshr_ln2_reg_339_pp0_iter6_reg <= lshr_ln2_reg_339_pp0_iter5_reg;
                lshr_ln2_reg_339_pp0_iter7_reg <= lshr_ln2_reg_339_pp0_iter6_reg;
                lshr_ln2_reg_339_pp0_iter8_reg <= lshr_ln2_reg_339_pp0_iter7_reg;
                lshr_ln2_reg_339_pp0_iter9_reg <= lshr_ln2_reg_339_pp0_iter8_reg;
                trunc_ln200_reg_335_pp0_iter2_reg <= trunc_ln200_reg_335_pp0_iter1_reg;
                trunc_ln200_reg_335_pp0_iter3_reg <= trunc_ln200_reg_335_pp0_iter2_reg;
                trunc_ln200_reg_335_pp0_iter4_reg <= trunc_ln200_reg_335_pp0_iter3_reg;
                trunc_ln200_reg_335_pp0_iter5_reg <= trunc_ln200_reg_335_pp0_iter4_reg;
                trunc_ln200_reg_335_pp0_iter6_reg <= trunc_ln200_reg_335_pp0_iter5_reg;
                trunc_ln200_reg_335_pp0_iter7_reg <= trunc_ln200_reg_335_pp0_iter6_reg;
                trunc_ln200_reg_335_pp0_iter8_reg <= trunc_ln200_reg_335_pp0_iter7_reg;
                trunc_ln200_reg_335_pp0_iter9_reg <= trunc_ln200_reg_335_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln200_fu_220_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_w2_addr_reg_344 <= sext_ln202_fu_266_p1;
                lshr_ln2_reg_339 <= ap_sig_allocacmp_j_1(5 downto 1);
                trunc_ln200_reg_335 <= trunc_ln200_fu_236_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln200_fu_226_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv7_1));
    add_ln202_1_fu_250_p2 <= std_logic_vector(unsigned(zext_ln198_2_cast_fu_208_p1) + unsigned(zext_ln200_fu_232_p1));
    add_ln202_fu_260_p2 <= std_logic_vector(unsigned(zext_ln202_fu_256_p1) + unsigned(sext_ln198_cast_fu_204_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, m_axi_gmem_w2_ARREADY, m_axi_gmem_w2_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= (((m_axi_gmem_w2_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((m_axi_gmem_w2_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, m_axi_gmem_w2_ARREADY, m_axi_gmem_w2_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= (((m_axi_gmem_w2_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((m_axi_gmem_w2_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state10_pp0_stage0_iter9_assign_proc : process(m_axi_gmem_w2_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter9 <= (m_axi_gmem_w2_RVALID = ap_const_logic_0);
    end process;

        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln200_fu_220_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln200_fu_220_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_90, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_90;
        end if; 
    end process;

    bitcast_ln202_fu_281_p1 <= m_axi_gmem_w2_RDATA;

    gmem_w2_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem_w2_ARREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_w2_blk_n_AR <= m_axi_gmem_w2_ARREADY;
        else 
            gmem_w2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_w2_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter9, m_axi_gmem_w2_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_w2_blk_n_R <= m_axi_gmem_w2_RVALID;
        else 
            gmem_w2_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln200_fu_220_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv7_40) else "0";
    m_axi_gmem_w2_ARADDR <= gmem_w2_addr_reg_344;
    m_axi_gmem_w2_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_w2_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_w2_ARID <= ap_const_lv1_0;
    m_axi_gmem_w2_ARLEN <= ap_const_lv32_1;
    m_axi_gmem_w2_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_w2_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_w2_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_w2_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_w2_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_w2_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_w2_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_w2_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_w2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_w2_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_w2_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_w2_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_w2_AWID <= ap_const_lv1_0;
    m_axi_gmem_w2_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_w2_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_w2_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_w2_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_w2_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_w2_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_w2_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_w2_AWVALID <= ap_const_logic_0;
    m_axi_gmem_w2_BREADY <= ap_const_logic_0;

    m_axi_gmem_w2_RREADY_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_w2_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_w2_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_w2_WDATA <= ap_const_lv32_0;
    m_axi_gmem_w2_WID <= ap_const_lv1_0;
    m_axi_gmem_w2_WLAST <= ap_const_logic_0;
    m_axi_gmem_w2_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_w2_WUSER <= ap_const_lv1_0;
    m_axi_gmem_w2_WVALID <= ap_const_logic_0;
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_address1 <= zext_ln202_1_fu_302_p1(9 - 1 downto 0);

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_d1 <= bitcast_ln202_reg_350;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln198_2_read_reg_317, ap_block_pp0_stage0_11001, trunc_ln200_reg_335_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln200_reg_335_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln198_2_read_reg_317 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_we1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_address1 <= zext_ln202_1_fu_302_p1(9 - 1 downto 0);

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_d1 <= bitcast_ln202_reg_350;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln198_2_read_reg_317, ap_block_pp0_stage0_11001, trunc_ln200_reg_335_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln200_reg_335_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln198_2_read_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_we1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_address1 <= zext_ln202_1_fu_302_p1(9 - 1 downto 0);

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_d1 <= bitcast_ln202_reg_350;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln198_2_read_reg_317, ap_block_pp0_stage0_11001, trunc_ln200_reg_335_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln200_reg_335_pp0_iter9_reg = ap_const_lv1_0) and (trunc_ln198_2_read_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_we1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_address1 <= zext_ln202_1_fu_302_p1(9 - 1 downto 0);

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce1_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_d1 <= bitcast_ln202_reg_350;

    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_we1_assign_proc : process(ap_enable_reg_pp0_iter10, trunc_ln198_2_read_reg_317, ap_block_pp0_stage0_11001, trunc_ln200_reg_335_pp0_iter9_reg)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (trunc_ln200_reg_335_pp0_iter9_reg = ap_const_lv1_1) and (trunc_ln198_2_read_reg_317 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_we1 <= ap_const_logic_1;
        else 
            p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_we1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln198_cast_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln198),63));

        sext_ln202_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln202_fu_260_p2),64));

    tmp_3_fu_285_p4 <= i(4 downto 2);
    tmp_4_fu_294_p4 <= ((tmp_3_fu_285_p4 & trunc_ln202) & lshr_ln2_reg_339_pp0_iter9_reg);
    trunc_ln198_2_read_reg_317 <= trunc_ln198_2;
    trunc_ln200_fu_236_p1 <= ap_sig_allocacmp_j_1(1 - 1 downto 0);
    zext_ln198_2_cast_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln198_2),12));
    zext_ln200_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),12));
    zext_ln202_1_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_294_p4),64));
    zext_ln202_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln202_1_fu_250_p2),63));
end behav;
