Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 06:00:22 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports/synth_timing.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             12.581ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.012ns (28.677%)  route 5.004ns (71.323%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3067, unplaced)      0.800     1.700    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
                         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][11]/Q
                         net (fo=27, unplaced)        1.032     3.210    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[11]
                         LUT6 (Prop_lut6_I0_O)        0.295     3.505 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, unplaced)         0.477     3.982    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
                         LUT2 (Prop_lut2_I1_O)        0.124     4.106 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, unplaced)         0.663     4.769    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     5.335 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[2]
                         net (fo=105, unplaced)       1.006     6.341    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_5
                         LUT6 (Prop_lut6_I3_O)        0.301     6.642 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_5/O
                         net (fo=2, unplaced)         0.913     7.555    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.679 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_3/O
                         net (fo=2, unplaced)         0.913     8.592    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.716 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][5]_i_1/O
                         net (fo=1, unplaced)         0.000     8.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[5]
                         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3067, unplaced)      0.655    21.505    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
                         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.044    21.297    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 12.581    

Slack (MET) :             16.027ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_o_xilinx_clock_manager  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_o_xilinx_clock_manager rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        1.924ns  (logic 0.773ns (40.177%)  route 1.151ns (59.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 201.505 - 200.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 181.700 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      1.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.110ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800   180.800    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101   180.901 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3067, unplaced)      0.800   181.700    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
                         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   182.178 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, unplaced)         0.329   182.507    ps7_wrapper_i/fetch_enable[1]
                         LUT1 (Prop_lut1_I0_O)        0.295   182.802 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, unplaced)        0.822   183.624    ps7_wrapper_i_n_82
                         FDCE                                         f  LD_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_xilinx_clock_manager rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760   200.760    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091   200.851 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3067, unplaced)      0.655   201.505    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk50_i
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290   200.216 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   200.975    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk_o_xilinx_clock_manager
                         BUFG (Prop_bufg_I_O)         0.091   201.066 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=12, unplaced)        0.439   201.505    s_clk_pulpino
                         FDCE                                         r  LD_q_reg[0]/C
                         clock pessimism              0.050   201.555    
                         clock uncertainty           -1.552   200.004    
                         FDCE (Recov_fdce_C_CLR)     -0.352   199.652    LD_q_reg[0]
  -------------------------------------------------------------------
                         required time                        199.652    
                         arrival time                        -183.624    
  -------------------------------------------------------------------
                         slack                                 16.027    

Slack (MET) :             17.790ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_xilinx_clock_manager  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_o_xilinx_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_o_xilinx_clock_manager rise@200.000ns - clk_fpga_0 rise@180.000ns)
  Data Path Delay:        0.823ns  (logic 0.478ns (58.080%)  route 0.345ns (41.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 202.035 - 200.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 181.700 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      1.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    1.110ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    180.000   180.000 r  
    PS7_X0Y0             PS7                          0.000   180.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800   180.800    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101   180.901 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3067, unplaced)      0.800   181.700    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
                         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   182.178 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, unplaced)         0.345   182.523    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[21]
                         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_xilinx_clock_manager rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760   200.760    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091   200.851 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3067, unplaced)      0.655   201.505    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk50_i
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290   200.216 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   200.975    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clk_o_xilinx_clock_manager
                         BUFG (Prop_bufg_I_O)         0.091   201.066 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=12, unplaced)        0.439   201.505    pulpino_wrap_i/clk
                         BUFG (Prop_bufg_I_O)         0.091   201.596 r  pulpino_wrap_i/clk_IBUF_BUFG_inst/O
                         net (fo=9002, unplaced)      0.439   202.035    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
                         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/C
                         clock pessimism              0.050   202.085    
                         clock uncertainty           -1.552   200.534    
                         FDCE (Setup_fdce_C_D)       -0.220   200.314    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
  -------------------------------------------------------------------
                         required time                        200.314    
                         arrival time                        -182.523    
  -------------------------------------------------------------------
                         slack                                 17.790    




