	component nios_system is
		port (
			clk_clk           : in  std_logic                    := 'X';             -- clk
			reset_reset_n     : in  std_logic                    := 'X';             -- reset_n
			switches_export   : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			gpio_0_out_export : out std_logic_vector(1 downto 0);                    -- export
			gpio_0_in_export  : in  std_logic                    := 'X'              -- export
		);
	end component nios_system;

