// Seed: 1270335089
module module_0 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    output uwire id_7,
    output tri id_8,
    input wire id_9,
    input wand id_10,
    input wand id_11,
    output uwire id_12,
    input wand id_13,
    input tri0 id_14
);
  assign id_7 = 1;
  wire id_16;
  wire id_17;
  assign #(1'b0) id_6 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  assign id_3 = (id_1);
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_1, id_3, id_3, id_3, id_3, id_1, id_0, id_3, id_3, id_1
  );
  wire id_4;
endmodule
