// Seed: 3454348153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1 - 1;
  assign id_1 = id_3;
  wire id_6;
  assign id_1 = id_4[1<""];
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_3 = 32'd30
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire _id_1;
  logic [7:0] id_7;
  assign id_5 = id_1;
  assign id_2 = id_1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_7
  );
  assign id_5[id_3] = id_1;
  parameter id_9 = 1;
  wire id_10;
  initial begin : LABEL_0
    $signed(49);
    ;
  end
endmodule
