WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6392745 cumulative IPC: 0.1564 (Simulation time: 00 hr 01 min 02 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6392745 cumulative IPC: 0.1564 (Simulation time: 00 hr 01 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1564 instructions: 1000002 cycles: 6392745
CPU 0 Branch Prediction Accuracy: 91.81% MPKI: 22.43 Average ROB Occupancy at Mispredict: 21.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.762
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      71739 HIT:      35599 MISS:      36140
LLC LOAD         ACCESS:      65128 HIT:      29906 MISS:      35222
LLC RFO          ACCESS:        409 HIT:        202 MISS:        207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4461 HIT:       4428 MISS:         33
LLC TRANSLATION  ACCESS:       1741 HIT:       1063 MISS:        678
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1036 cycles
cpu0_DTLB TOTAL        ACCESS:     262783 HIT:     135865 MISS:     126918
cpu0_DTLB LOAD         ACCESS:     262783 HIT:     135865 MISS:     126918
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.17 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     312105 HIT:     161367 MISS:     150738
cpu0_L1D LOAD         ACCESS:     258590 HIT:     117813 MISS:     140777
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      51444 HIT:      43505 MISS:       7939
cpu0_L1D TRANSLATION  ACCESS:       2071 HIT:         49 MISS:       2022
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 265.9 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     137765 HIT:      70485 MISS:      67280
cpu0_L2C LOAD         ACCESS:     112934 HIT:      47805 MISS:      65129
cpu0_L2C RFO          ACCESS:       3614 HIT:       3205 MISS:        409
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      19195 HIT:      19194 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       2022 HIT:        281 MISS:       1741
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 577 cycles
cpu0_STLB TOTAL        ACCESS:     100816 HIT:      99192 MISS:       1624
cpu0_STLB LOAD         ACCESS:     100816 HIT:      99192 MISS:       1624
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 728.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        302
  ROW_BUFFER_MISS:      35798
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        209
  FULL:        983
