
cariomart_mss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002918  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000520  20002918  20002918  0000a918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  20002e38  20002e38  0000ae38  2**2
                  ALLOC
  3 .stack        00003000  20002ef0  20002ef0  0000ae38  2**0
                  ALLOC
  4 .comment      0000012d  00000000  00000000  0000ae38  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000378  00000000  00000000  0000af65  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000698  00000000  00000000  0000b2dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000549d  00000000  00000000  0000b975  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000aac  00000000  00000000  00010e12  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001c05  00000000  00000000  000118be  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000d2c  00000000  00000000  000134c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001cd5  00000000  00000000  000141f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000122a  00000000  00000000  00015ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0002b07a  00000000  00000000  000170ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00042169  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000340  00000000  00000000  0004218e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000195d 	.word	0x2000195d
2000006c:	20001989 	.word	0x20001989
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000eb1 	.word	0x20000eb1
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	200019b5 	.word	0x200019b5
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002918 	.word	0x20002918
20000450:	20002918 	.word	0x20002918
20000454:	20002918 	.word	0x20002918
20000458:	20002e38 	.word	0x20002e38
2000045c:	00000000 	.word	0x00000000
20000460:	20002e38 	.word	0x20002e38
20000464:	20002ef0 	.word	0x20002ef0
20000468:	20001bf9 	.word	0x20001bf9
2000046c:	20000ed1 	.word	0x20000ed1

20000470 <__do_global_dtors_aux>:
20000470:	f642 6338 	movw	r3, #11832	; 0x2e38
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f642 1018 	movw	r0, #10520	; 0x2918
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
200005f0:	b480      	push	{r7}
200005f2:	b083      	sub	sp, #12
200005f4:	af00      	add	r7, sp, #0
200005f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
200005f8:	f245 0300 	movw	r3, #20480	; 0x5000
200005fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000600:	687a      	ldr	r2, [r7, #4]
20000602:	609a      	str	r2, [r3, #8]
}
20000604:	f107 070c 	add.w	r7, r7, #12
20000608:	46bd      	mov	sp, r7
2000060a:	bc80      	pop	{r7}
2000060c:	4770      	bx	lr
2000060e:	bf00      	nop

20000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000610:	b580      	push	{r7, lr}
20000612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000614:	f240 0300 	movw	r3, #0
20000618:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000061c:	f04f 0201 	mov.w	r2, #1
20000620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000624:	f04f 0014 	mov.w	r0, #20
20000628:	f7ff ff3a 	bl	200004a0 <NVIC_EnableIRQ>
}
2000062c:	bd80      	pop	{r7, pc}
2000062e:	bf00      	nop

20000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000630:	b480      	push	{r7}
20000632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000634:	f245 0300 	movw	r3, #20480	; 0x5000
20000638:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000063c:	f04f 0201 	mov.w	r2, #1
20000640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000642:	f3bf 8f4f 	dsb	sy
}
20000646:	46bd      	mov	sp, r7
20000648:	bc80      	pop	{r7}
2000064a:	4770      	bx	lr

2000064c <LCD_init>:
#include "utility.h"
#include "drivers/mss_uart/mss_uart.h"
#include "drivers/mss_timer/mss_timer.h"


void LCD_init(void) {
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
	MSS_UART_init(
20000650:	f642 609c 	movw	r0, #11932	; 0x2e9c
20000654:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000658:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
2000065c:	f04f 0203 	mov.w	r2, #3
20000660:	f000 fe8e 	bl	20001380 <MSS_UART_init>
		&g_mss_uart1,
		MSS_UART_115200_BAUD,
		MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);

	LCD_defaultTextSettings();
20000664:	f000 f962 	bl	2000092c <LCD_defaultTextSettings>
}
20000668:	bd80      	pop	{r7, pc}
2000066a:	bf00      	nop

2000066c <LCD_clear>:

void LCD_clear(void) {
2000066c:	b580      	push	{r7, lr}
2000066e:	b082      	sub	sp, #8
20000670:	af00      	add	r7, sp, #0
	uint8_t bytes[2] = { 0x7c , 0x00 };
20000672:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000676:	713b      	strb	r3, [r7, #4]
20000678:	f04f 0300 	mov.w	r3, #0
2000067c:	717b      	strb	r3, [r7, #5]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000067e:	f107 0304 	add.w	r3, r7, #4
20000682:	f642 609c 	movw	r0, #11932	; 0x2e9c
20000686:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068a:	4619      	mov	r1, r3
2000068c:	f04f 0202 	mov.w	r2, #2
20000690:	f000 ff78 	bl	20001584 <MSS_UART_polled_tx>
	LCD_setHome();
20000694:	f000 f8ec 	bl	20000870 <LCD_setHome>
}
20000698:	f107 0708 	add.w	r7, r7, #8
2000069c:	46bd      	mov	sp, r7
2000069e:	bd80      	pop	{r7, pc}

200006a0 <LCD_printString>:

void LCD_printString(char* string) {
200006a0:	b580      	push	{r7, lr}
200006a2:	b082      	sub	sp, #8
200006a4:	af00      	add	r7, sp, #0
200006a6:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart1, (uint8_t*)string);
200006a8:	f642 609c 	movw	r0, #11932	; 0x2e9c
200006ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006b0:	6879      	ldr	r1, [r7, #4]
200006b2:	f000 ffd9 	bl	20001668 <MSS_UART_polled_tx_string>
	LCD_newLine();
200006b6:	f000 f805 	bl	200006c4 <LCD_newLine>
}
200006ba:	f107 0708 	add.w	r7, r7, #8
200006be:	46bd      	mov	sp, r7
200006c0:	bd80      	pop	{r7, pc}
200006c2:	bf00      	nop

200006c4 <LCD_newLine>:

void LCD_newLine() {
200006c4:	b580      	push	{r7, lr}
200006c6:	af00      	add	r7, sp, #0
	LCD_setLineNum(++textProps.line_num);
200006c8:	f642 6374 	movw	r3, #11892	; 0x2e74
200006cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006d0:	681b      	ldr	r3, [r3, #0]
200006d2:	f103 0201 	add.w	r2, r3, #1
200006d6:	f642 6374 	movw	r3, #11892	; 0x2e74
200006da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006de:	601a      	str	r2, [r3, #0]
200006e0:	f642 6374 	movw	r3, #11892	; 0x2e74
200006e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e8:	681b      	ldr	r3, [r3, #0]
200006ea:	4618      	mov	r0, r3
200006ec:	f000 f8c8 	bl	20000880 <LCD_setLineNum>
}
200006f0:	bd80      	pop	{r7, pc}
200006f2:	bf00      	nop

200006f4 <LCD_drawLine>:

void LCD_drawLine(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
200006f4:	b580      	push	{r7, lr}
200006f6:	b084      	sub	sp, #16
200006f8:	af00      	add	r7, sp, #0
200006fa:	71f8      	strb	r0, [r7, #7]
200006fc:	71b9      	strb	r1, [r7, #6]
200006fe:	717a      	strb	r2, [r7, #5]
20000700:	713b      	strb	r3, [r7, #4]
	uint8_t bytes[7] = { 0x7c , 0x0c , x1 , (0x7f - y1) , x2 , (0x7f - y2) , 0x01 };
20000702:	79bb      	ldrb	r3, [r7, #6]
20000704:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
20000708:	b2da      	uxtb	r2, r3
2000070a:	793b      	ldrb	r3, [r7, #4]
2000070c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
20000710:	b2db      	uxtb	r3, r3
20000712:	f04f 017c 	mov.w	r1, #124	; 0x7c
20000716:	7239      	strb	r1, [r7, #8]
20000718:	f04f 010c 	mov.w	r1, #12
2000071c:	7279      	strb	r1, [r7, #9]
2000071e:	79f9      	ldrb	r1, [r7, #7]
20000720:	72b9      	strb	r1, [r7, #10]
20000722:	72fa      	strb	r2, [r7, #11]
20000724:	797a      	ldrb	r2, [r7, #5]
20000726:	733a      	strb	r2, [r7, #12]
20000728:	737b      	strb	r3, [r7, #13]
2000072a:	f04f 0301 	mov.w	r3, #1
2000072e:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
20000730:	f107 0308 	add.w	r3, r7, #8
20000734:	f642 609c 	movw	r0, #11932	; 0x2e9c
20000738:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000073c:	4619      	mov	r1, r3
2000073e:	f04f 0207 	mov.w	r2, #7
20000742:	f000 ff1f 	bl	20001584 <MSS_UART_polled_tx>
}
20000746:	f107 0710 	add.w	r7, r7, #16
2000074a:	46bd      	mov	sp, r7
2000074c:	bd80      	pop	{r7, pc}
2000074e:	bf00      	nop

20000750 <LCD_drawBox>:

void LCD_drawBox(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
20000750:	b580      	push	{r7, lr}
20000752:	b084      	sub	sp, #16
20000754:	af00      	add	r7, sp, #0
20000756:	71f8      	strb	r0, [r7, #7]
20000758:	71b9      	strb	r1, [r7, #6]
2000075a:	717a      	strb	r2, [r7, #5]
2000075c:	713b      	strb	r3, [r7, #4]
	uint8_t bytes[7] = { 0x7c , 0x0f , x1 , (0x7f - y1) , x2 , (0x7f - y2) , 0x01 };
2000075e:	79bb      	ldrb	r3, [r7, #6]
20000760:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
20000764:	b2da      	uxtb	r2, r3
20000766:	793b      	ldrb	r3, [r7, #4]
20000768:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
2000076c:	b2db      	uxtb	r3, r3
2000076e:	f04f 017c 	mov.w	r1, #124	; 0x7c
20000772:	7239      	strb	r1, [r7, #8]
20000774:	f04f 010f 	mov.w	r1, #15
20000778:	7279      	strb	r1, [r7, #9]
2000077a:	79f9      	ldrb	r1, [r7, #7]
2000077c:	72b9      	strb	r1, [r7, #10]
2000077e:	72fa      	strb	r2, [r7, #11]
20000780:	797a      	ldrb	r2, [r7, #5]
20000782:	733a      	strb	r2, [r7, #12]
20000784:	737b      	strb	r3, [r7, #13]
20000786:	f04f 0301 	mov.w	r3, #1
2000078a:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000078c:	f107 0308 	add.w	r3, r7, #8
20000790:	f642 609c 	movw	r0, #11932	; 0x2e9c
20000794:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000798:	4619      	mov	r1, r3
2000079a:	f04f 0207 	mov.w	r2, #7
2000079e:	f000 fef1 	bl	20001584 <MSS_UART_polled_tx>
}
200007a2:	f107 0710 	add.w	r7, r7, #16
200007a6:	46bd      	mov	sp, r7
200007a8:	bd80      	pop	{r7, pc}
200007aa:	bf00      	nop

200007ac <LCD_drawCircle>:

void LCD_drawCircle(uint8_t x, uint8_t y, uint8_t radius) {
200007ac:	b580      	push	{r7, lr}
200007ae:	b084      	sub	sp, #16
200007b0:	af00      	add	r7, sp, #0
200007b2:	4613      	mov	r3, r2
200007b4:	4602      	mov	r2, r0
200007b6:	71fa      	strb	r2, [r7, #7]
200007b8:	460a      	mov	r2, r1
200007ba:	71ba      	strb	r2, [r7, #6]
200007bc:	717b      	strb	r3, [r7, #5]
	uint8_t bytes[6] = { 0x7c , 0x03 , x , (0x7f - y) , radius , 0x01 };
200007be:	79bb      	ldrb	r3, [r7, #6]
200007c0:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
200007c4:	b2db      	uxtb	r3, r3
200007c6:	f04f 027c 	mov.w	r2, #124	; 0x7c
200007ca:	723a      	strb	r2, [r7, #8]
200007cc:	f04f 0203 	mov.w	r2, #3
200007d0:	727a      	strb	r2, [r7, #9]
200007d2:	79fa      	ldrb	r2, [r7, #7]
200007d4:	72ba      	strb	r2, [r7, #10]
200007d6:	72fb      	strb	r3, [r7, #11]
200007d8:	797b      	ldrb	r3, [r7, #5]
200007da:	733b      	strb	r3, [r7, #12]
200007dc:	f04f 0301 	mov.w	r3, #1
200007e0:	737b      	strb	r3, [r7, #13]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
200007e2:	f107 0308 	add.w	r3, r7, #8
200007e6:	f642 609c 	movw	r0, #11932	; 0x2e9c
200007ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ee:	4619      	mov	r1, r3
200007f0:	f04f 0206 	mov.w	r2, #6
200007f4:	f000 fec6 	bl	20001584 <MSS_UART_polled_tx>
}
200007f8:	f107 0710 	add.w	r7, r7, #16
200007fc:	46bd      	mov	sp, r7
200007fe:	bd80      	pop	{r7, pc}

20000800 <LCD_setX>:
void LCD_eraseBlock(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
	uint8_t bytes[6] = { 0x7c , 0x05 , x1 , (0x7f - y1) , x2 , (0x7f - y2) };
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
}

void LCD_setX(uint8_t x) {
20000800:	b580      	push	{r7, lr}
20000802:	b084      	sub	sp, #16
20000804:	af00      	add	r7, sp, #0
20000806:	4603      	mov	r3, r0
20000808:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[3] = { 0x7c , 0x18 , x };
2000080a:	f04f 037c 	mov.w	r3, #124	; 0x7c
2000080e:	733b      	strb	r3, [r7, #12]
20000810:	f04f 0318 	mov.w	r3, #24
20000814:	737b      	strb	r3, [r7, #13]
20000816:	79fb      	ldrb	r3, [r7, #7]
20000818:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000081a:	f107 030c 	add.w	r3, r7, #12
2000081e:	f642 609c 	movw	r0, #11932	; 0x2e9c
20000822:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000826:	4619      	mov	r1, r3
20000828:	f04f 0203 	mov.w	r2, #3
2000082c:	f000 feaa 	bl	20001584 <MSS_UART_polled_tx>
}
20000830:	f107 0710 	add.w	r7, r7, #16
20000834:	46bd      	mov	sp, r7
20000836:	bd80      	pop	{r7, pc}

20000838 <LCD_setY>:

void LCD_setY(uint8_t y) {
20000838:	b580      	push	{r7, lr}
2000083a:	b084      	sub	sp, #16
2000083c:	af00      	add	r7, sp, #0
2000083e:	4603      	mov	r3, r0
20000840:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[3] = { 0x7c , 0x19 , y };
20000842:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000846:	733b      	strb	r3, [r7, #12]
20000848:	f04f 0319 	mov.w	r3, #25
2000084c:	737b      	strb	r3, [r7, #13]
2000084e:	79fb      	ldrb	r3, [r7, #7]
20000850:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
20000852:	f107 030c 	add.w	r3, r7, #12
20000856:	f642 609c 	movw	r0, #11932	; 0x2e9c
2000085a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000085e:	4619      	mov	r1, r3
20000860:	f04f 0203 	mov.w	r2, #3
20000864:	f000 fe8e 	bl	20001584 <MSS_UART_polled_tx>
}
20000868:	f107 0710 	add.w	r7, r7, #16
2000086c:	46bd      	mov	sp, r7
2000086e:	bd80      	pop	{r7, pc}

20000870 <LCD_setHome>:

void LCD_setHome() {
20000870:	b580      	push	{r7, lr}
20000872:	af00      	add	r7, sp, #0
	LCD_setLineNum(0);
20000874:	f04f 0000 	mov.w	r0, #0
20000878:	f000 f802 	bl	20000880 <LCD_setLineNum>
}
2000087c:	bd80      	pop	{r7, pc}
2000087e:	bf00      	nop

20000880 <LCD_setLineNum>:

void LCD_setLineNum(int line) {
20000880:	b580      	push	{r7, lr}
20000882:	b082      	sub	sp, #8
20000884:	af00      	add	r7, sp, #0
20000886:	6078      	str	r0, [r7, #4]
	LCD_setX(textProps.horiz_indent);
20000888:	f642 6374 	movw	r3, #11892	; 0x2e74
2000088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000890:	685b      	ldr	r3, [r3, #4]
20000892:	b2db      	uxtb	r3, r3
20000894:	4618      	mov	r0, r3
20000896:	f7ff ffb3 	bl	20000800 <LCD_setX>
	LCD_setY((127 - textProps.vert_indent) - (line * (8 + textProps.padding)));
2000089a:	f642 6374 	movw	r3, #11892	; 0x2e74
2000089e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a2:	68da      	ldr	r2, [r3, #12]
200008a4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
200008a8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200008ac:	ebc2 0303 	rsb	r3, r2, r3
200008b0:	b2db      	uxtb	r3, r3
200008b2:	687a      	ldr	r2, [r7, #4]
200008b4:	b2d2      	uxtb	r2, r2
200008b6:	fb02 f303 	mul.w	r3, r2, r3
200008ba:	b2da      	uxtb	r2, r3
200008bc:	f642 6374 	movw	r3, #11892	; 0x2e74
200008c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c4:	689b      	ldr	r3, [r3, #8]
200008c6:	b2db      	uxtb	r3, r3
200008c8:	ebc3 0302 	rsb	r3, r3, r2
200008cc:	b2db      	uxtb	r3, r3
200008ce:	f103 037f 	add.w	r3, r3, #127	; 0x7f
200008d2:	b2db      	uxtb	r3, r3
200008d4:	4618      	mov	r0, r3
200008d6:	f7ff ffaf 	bl	20000838 <LCD_setY>
	textProps.line_num = line;
200008da:	f642 6374 	movw	r3, #11892	; 0x2e74
200008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e2:	687a      	ldr	r2, [r7, #4]
200008e4:	601a      	str	r2, [r3, #0]
}
200008e6:	f107 0708 	add.w	r7, r7, #8
200008ea:	46bd      	mov	sp, r7
200008ec:	bd80      	pop	{r7, pc}
200008ee:	bf00      	nop

200008f0 <LCD_setTextProps>:

void LCD_setTextProps(int horiz_indent, int vert_indent, int padding) {
200008f0:	b580      	push	{r7, lr}
200008f2:	b084      	sub	sp, #16
200008f4:	af00      	add	r7, sp, #0
200008f6:	60f8      	str	r0, [r7, #12]
200008f8:	60b9      	str	r1, [r7, #8]
200008fa:	607a      	str	r2, [r7, #4]
	textProps.vert_indent = vert_indent;
200008fc:	f642 6374 	movw	r3, #11892	; 0x2e74
20000900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000904:	68ba      	ldr	r2, [r7, #8]
20000906:	609a      	str	r2, [r3, #8]
	textProps.horiz_indent = horiz_indent;
20000908:	f642 6374 	movw	r3, #11892	; 0x2e74
2000090c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000910:	68fa      	ldr	r2, [r7, #12]
20000912:	605a      	str	r2, [r3, #4]
	textProps.padding = padding;
20000914:	f642 6374 	movw	r3, #11892	; 0x2e74
20000918:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091c:	687a      	ldr	r2, [r7, #4]
2000091e:	60da      	str	r2, [r3, #12]
	LCD_setHome();
20000920:	f7ff ffa6 	bl	20000870 <LCD_setHome>
}
20000924:	f107 0710 	add.w	r7, r7, #16
20000928:	46bd      	mov	sp, r7
2000092a:	bd80      	pop	{r7, pc}

2000092c <LCD_defaultTextSettings>:

void LCD_defaultTextSettings() {
2000092c:	b580      	push	{r7, lr}
2000092e:	af00      	add	r7, sp, #0
	textProps.horiz_indent = 1;
20000930:	f642 6374 	movw	r3, #11892	; 0x2e74
20000934:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000938:	f04f 0201 	mov.w	r2, #1
2000093c:	605a      	str	r2, [r3, #4]
	textProps.vert_indent = 1;
2000093e:	f642 6374 	movw	r3, #11892	; 0x2e74
20000942:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000946:	f04f 0201 	mov.w	r2, #1
2000094a:	609a      	str	r2, [r3, #8]
	textProps.padding = 0;
2000094c:	f642 6374 	movw	r3, #11892	; 0x2e74
20000950:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000954:	f04f 0200 	mov.w	r2, #0
20000958:	60da      	str	r2, [r3, #12]
	LCD_setHome();
2000095a:	f7ff ff89 	bl	20000870 <LCD_setHome>
}
2000095e:	bd80      	pop	{r7, pc}

20000960 <LCD_showRaceIntro>:

void LCD_showRaceIntro() {
20000960:	b580      	push	{r7, lr}
20000962:	af00      	add	r7, sp, #0
	LCD_clear();
20000964:	f7ff fe82 	bl	2000066c <LCD_clear>
	LCD_setTextProps(20,13,0);
20000968:	f04f 0014 	mov.w	r0, #20
2000096c:	f04f 010d 	mov.w	r1, #13
20000970:	f04f 0200 	mov.w	r2, #0
20000974:	f7ff ffbc 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Welcome to CarioMart");
20000978:	f242 7098 	movw	r0, #10136	; 0x2798
2000097c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000980:	f7ff fe8e 	bl	200006a0 <LCD_printString>
	LCD_setTextProps(1,32,2);
20000984:	f04f 0001 	mov.w	r0, #1
20000988:	f04f 0120 	mov.w	r1, #32
2000098c:	f04f 0202 	mov.w	r2, #2
20000990:	f7ff ffae 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("CarioMart is the greatest");
20000994:	f242 70b0 	movw	r0, #10160	; 0x27b0
20000998:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000099c:	f7ff fe80 	bl	200006a0 <LCD_printString>
	LCD_printString("EECS 373 project at the");
200009a0:	f242 70cc 	movw	r0, #10188	; 0x27cc
200009a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009a8:	f7ff fe7a 	bl	200006a0 <LCD_printString>
	LCD_printString("expositon.");
200009ac:	f242 70e4 	movw	r0, #10212	; 0x27e4
200009b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b4:	f7ff fe74 	bl	200006a0 <LCD_printString>
	LCD_printString("To play, grab a controller");
200009b8:	f242 70f0 	movw	r0, #10224	; 0x27f0
200009bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c0:	f7ff fe6e 	bl	200006a0 <LCD_printString>
	LCD_printString("and use tilt controls to");
200009c4:	f642 000c 	movw	r0, #10252	; 0x280c
200009c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009cc:	f7ff fe68 	bl	200006a0 <LCD_printString>
	LCD_printString("steer and the button to");
200009d0:	f642 0028 	movw	r0, #10280	; 0x2828
200009d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009d8:	f7ff fe62 	bl	200006a0 <LCD_printString>
	LCD_printString("accelerate. To begin,");
200009dc:	f642 0040 	movw	r0, #10304	; 0x2840
200009e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009e4:	f7ff fe5c 	bl	200006a0 <LCD_printString>
	LCD_printString("press the button on the");
200009e8:	f642 0058 	movw	r0, #10328	; 0x2858
200009ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009f0:	f7ff fe56 	bl	200006a0 <LCD_printString>
	LCD_printString("center console.");
200009f4:	f642 0070 	movw	r0, #10352	; 0x2870
200009f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009fc:	f7ff fe50 	bl	200006a0 <LCD_printString>
	LCD_drawBox(9,10,150,22);
20000a00:	f04f 0009 	mov.w	r0, #9
20000a04:	f04f 010a 	mov.w	r1, #10
20000a08:	f04f 0296 	mov.w	r2, #150	; 0x96
20000a0c:	f04f 0316 	mov.w	r3, #22
20000a10:	f7ff fe9e 	bl	20000750 <LCD_drawBox>
	LCD_drawBox(5,5,155,25);
20000a14:	f04f 0005 	mov.w	r0, #5
20000a18:	f04f 0105 	mov.w	r1, #5
20000a1c:	f04f 029b 	mov.w	r2, #155	; 0x9b
20000a20:	f04f 0319 	mov.w	r3, #25
20000a24:	f7ff fe94 	bl	20000750 <LCD_drawBox>
	LCD_defaultTextSettings();
20000a28:	f7ff ff80 	bl	2000092c <LCD_defaultTextSettings>
	delay(1000);
20000a2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000a30:	f000 fb5e 	bl	200010f0 <delay>
}
20000a34:	bd80      	pop	{r7, pc}
20000a36:	bf00      	nop

20000a38 <LCD_countdown>:

void LCD_countdown() {
20000a38:	b580      	push	{r7, lr}
20000a3a:	af00      	add	r7, sp, #0
	// Draw large 3
	LCD_clear();
20000a3c:	f7ff fe16 	bl	2000066c <LCD_clear>
	LCD_drawCircle(79,63,60);
20000a40:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000a44:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000a48:	f04f 023c 	mov.w	r2, #60	; 0x3c
20000a4c:	f7ff feae 	bl	200007ac <LCD_drawCircle>
	LCD_drawLine(60,30,99,30);	// top
20000a50:	f04f 003c 	mov.w	r0, #60	; 0x3c
20000a54:	f04f 011e 	mov.w	r1, #30
20000a58:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a5c:	f04f 031e 	mov.w	r3, #30
20000a60:	f7ff fe48 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(60,98,99,98);	// bottom
20000a64:	f04f 003c 	mov.w	r0, #60	; 0x3c
20000a68:	f04f 0162 	mov.w	r1, #98	; 0x62
20000a6c:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a70:	f04f 0362 	mov.w	r3, #98	; 0x62
20000a74:	f7ff fe3e 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(99,30,99,98);	// vert
20000a78:	f04f 0063 	mov.w	r0, #99	; 0x63
20000a7c:	f04f 011e 	mov.w	r1, #30
20000a80:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a84:	f04f 0362 	mov.w	r3, #98	; 0x62
20000a88:	f7ff fe34 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(60,63,99,63);	// middle
20000a8c:	f04f 003c 	mov.w	r0, #60	; 0x3c
20000a90:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000a94:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a98:	f04f 033f 	mov.w	r3, #63	; 0x3f
20000a9c:	f7ff fe2a 	bl	200006f4 <LCD_drawLine>

	// Stall for 1 second
	delay(1000);
20000aa0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000aa4:	f000 fb24 	bl	200010f0 <delay>

	// Draw large 2
	LCD_clear();
20000aa8:	f7ff fde0 	bl	2000066c <LCD_clear>
	LCD_drawCircle(79,63,60);
20000aac:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000ab0:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000ab4:	f04f 023c 	mov.w	r2, #60	; 0x3c
20000ab8:	f7ff fe78 	bl	200007ac <LCD_drawCircle>
	LCD_drawLine(59,30,99,30);	// top
20000abc:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000ac0:	f04f 011e 	mov.w	r1, #30
20000ac4:	f04f 0263 	mov.w	r2, #99	; 0x63
20000ac8:	f04f 031e 	mov.w	r3, #30
20000acc:	f7ff fe12 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,98,99,98);	// bottom
20000ad0:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000ad4:	f04f 0162 	mov.w	r1, #98	; 0x62
20000ad8:	f04f 0263 	mov.w	r2, #99	; 0x63
20000adc:	f04f 0362 	mov.w	r3, #98	; 0x62
20000ae0:	f7ff fe08 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,63,99,63);	// middle
20000ae4:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000ae8:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000aec:	f04f 0263 	mov.w	r2, #99	; 0x63
20000af0:	f04f 033f 	mov.w	r3, #63	; 0x3f
20000af4:	f7ff fdfe 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(99,30,99,63);
20000af8:	f04f 0063 	mov.w	r0, #99	; 0x63
20000afc:	f04f 011e 	mov.w	r1, #30
20000b00:	f04f 0263 	mov.w	r2, #99	; 0x63
20000b04:	f04f 033f 	mov.w	r3, #63	; 0x3f
20000b08:	f7ff fdf4 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,63,59,98);
20000b0c:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000b10:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000b14:	f04f 023b 	mov.w	r2, #59	; 0x3b
20000b18:	f04f 0362 	mov.w	r3, #98	; 0x62
20000b1c:	f7ff fdea 	bl	200006f4 <LCD_drawLine>

	// Stall for 1 second
	delay(1000);
20000b20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000b24:	f000 fae4 	bl	200010f0 <delay>

	// Draw large 1
	LCD_clear();
20000b28:	f7ff fda0 	bl	2000066c <LCD_clear>
	LCD_drawCircle(79,63,60);
20000b2c:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000b30:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000b34:	f04f 023c 	mov.w	r2, #60	; 0x3c
20000b38:	f7ff fe38 	bl	200007ac <LCD_drawCircle>
	LCD_drawLine(59,98,99,98);	// bottom
20000b3c:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000b40:	f04f 0162 	mov.w	r1, #98	; 0x62
20000b44:	f04f 0263 	mov.w	r2, #99	; 0x63
20000b48:	f04f 0362 	mov.w	r3, #98	; 0x62
20000b4c:	f7ff fdd2 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(79,98,79,30);	// middle
20000b50:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000b54:	f04f 0162 	mov.w	r1, #98	; 0x62
20000b58:	f04f 024f 	mov.w	r2, #79	; 0x4f
20000b5c:	f04f 031e 	mov.w	r3, #30
20000b60:	f7ff fdc8 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,38,79,30);	// top
20000b64:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000b68:	f04f 0126 	mov.w	r1, #38	; 0x26
20000b6c:	f04f 024f 	mov.w	r2, #79	; 0x4f
20000b70:	f04f 031e 	mov.w	r3, #30
20000b74:	f7ff fdbe 	bl	200006f4 <LCD_drawLine>

	// Stall for 1 second
	delay(1000);
20000b78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000b7c:	f000 fab8 	bl	200010f0 <delay>
}
20000b80:	bd80      	pop	{r7, pc}
20000b82:	bf00      	nop

20000b84 <LCD_showLeaderboard>:

void LCD_showLeaderboard() {
20000b84:	b580      	push	{r7, lr}
20000b86:	af00      	add	r7, sp, #0
	LCD_drawBox(15,50,144,120);
20000b88:	f04f 000f 	mov.w	r0, #15
20000b8c:	f04f 0132 	mov.w	r1, #50	; 0x32
20000b90:	f04f 0290 	mov.w	r2, #144	; 0x90
20000b94:	f04f 0378 	mov.w	r3, #120	; 0x78
20000b98:	f7ff fdda 	bl	20000750 <LCD_drawBox>
	LCD_setTextProps(47,55,0);
20000b9c:	f04f 002f 	mov.w	r0, #47	; 0x2f
20000ba0:	f04f 0137 	mov.w	r1, #55	; 0x37
20000ba4:	f04f 0200 	mov.w	r2, #0
20000ba8:	f7ff fea2 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Leaderboard");
20000bac:	f642 0080 	movw	r0, #10368	; 0x2880
20000bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bb4:	f7ff fd74 	bl	200006a0 <LCD_printString>
	LCD_setTextProps(19,69,7);
20000bb8:	f04f 0013 	mov.w	r0, #19
20000bbc:	f04f 0145 	mov.w	r1, #69	; 0x45
20000bc0:	f04f 0207 	mov.w	r2, #7
20000bc4:	f7ff fe94 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("1.");
20000bc8:	f642 008c 	movw	r0, #10380	; 0x288c
20000bcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bd0:	f7ff fd66 	bl	200006a0 <LCD_printString>
	LCD_printString("2.");
20000bd4:	f642 0090 	movw	r0, #10384	; 0x2890
20000bd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bdc:	f7ff fd60 	bl	200006a0 <LCD_printString>
	LCD_drawBox(48,15,108,30);
20000be0:	f04f 0030 	mov.w	r0, #48	; 0x30
20000be4:	f04f 010f 	mov.w	r1, #15
20000be8:	f04f 026c 	mov.w	r2, #108	; 0x6c
20000bec:	f04f 031e 	mov.w	r3, #30
20000bf0:	f7ff fdae 	bl	20000750 <LCD_drawBox>
}
20000bf4:	bd80      	pop	{r7, pc}
20000bf6:	bf00      	nop

20000bf8 <LCD_showP2first>:
	LCD_setTextProps(35,69,7);
	LCD_printString("Player 1");
	LCD_printString("Player 2");
}

void LCD_showP2first() {
20000bf8:	b580      	push	{r7, lr}
20000bfa:	af00      	add	r7, sp, #0
	LCD_setTextProps(35,69,7);
20000bfc:	f04f 0023 	mov.w	r0, #35	; 0x23
20000c00:	f04f 0145 	mov.w	r1, #69	; 0x45
20000c04:	f04f 0207 	mov.w	r2, #7
20000c08:	f7ff fe72 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Player 2");
20000c0c:	f642 00a0 	movw	r0, #10400	; 0x28a0
20000c10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c14:	f7ff fd44 	bl	200006a0 <LCD_printString>
	LCD_printString("Player 1");
20000c18:	f642 0094 	movw	r0, #10388	; 0x2894
20000c1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c20:	f7ff fd3e 	bl	200006a0 <LCD_printString>
}
20000c24:	bd80      	pop	{r7, pc}
20000c26:	bf00      	nop

20000c28 <LCD_startTimer>:

void LCD_startTimer() {
20000c28:	b580      	push	{r7, lr}
20000c2a:	af00      	add	r7, sp, #0
	time = 0;
20000c2c:	f642 6384 	movw	r3, #11908	; 0x2e84
20000c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c34:	f04f 0200 	mov.w	r2, #0
20000c38:	601a      	str	r2, [r3, #0]
	LCD_clear();
20000c3a:	f7ff fd17 	bl	2000066c <LCD_clear>
	LCD_drawBox(48,15,108,30);
20000c3e:	f04f 0030 	mov.w	r0, #48	; 0x30
20000c42:	f04f 010f 	mov.w	r1, #15
20000c46:	f04f 026c 	mov.w	r2, #108	; 0x6c
20000c4a:	f04f 031e 	mov.w	r3, #30
20000c4e:	f7ff fd7f 	bl	20000750 <LCD_drawBox>
	LCD_setTextProps(62,19,0);
20000c52:	f04f 003e 	mov.w	r0, #62	; 0x3e
20000c56:	f04f 0113 	mov.w	r1, #19
20000c5a:	f04f 0200 	mov.w	r2, #0
20000c5e:	f7ff fe47 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("0:00:0");
20000c62:	f642 00ac 	movw	r0, #10412	; 0x28ac
20000c66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c6a:	f7ff fd19 	bl	200006a0 <LCD_printString>

	// Start periodic interrupt
	MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE );
20000c6e:	f04f 0000 	mov.w	r0, #0
20000c72:	f7ff fc6d 	bl	20000550 <MSS_TIM1_init>
	MSS_TIM1_load_background(100000000);
20000c76:	f24e 1000 	movw	r0, #57600	; 0xe100
20000c7a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
20000c7e:	f7ff fcb7 	bl	200005f0 <MSS_TIM1_load_background>
	MSS_TIM1_enable_irq();
20000c82:	f7ff fcc5 	bl	20000610 <MSS_TIM1_enable_irq>
	MSS_TIM1_start();
20000c86:	f7ff fca5 	bl	200005d4 <MSS_TIM1_start>
}
20000c8a:	bd80      	pop	{r7, pc}

20000c8c <LCD_incrementTimer>:

void LCD_incrementTimer() {
20000c8c:	b590      	push	{r4, r7, lr}
20000c8e:	b085      	sub	sp, #20
20000c90:	af00      	add	r7, sp, #0
	++time;
20000c92:	f642 6384 	movw	r3, #11908	; 0x2e84
20000c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c9a:	681b      	ldr	r3, [r3, #0]
20000c9c:	f103 0201 	add.w	r2, r3, #1
20000ca0:	f642 6384 	movw	r3, #11908	; 0x2e84
20000ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca8:	601a      	str	r2, [r3, #0]
	char timeStr[15] = "";
20000caa:	f04f 0300 	mov.w	r3, #0
20000cae:	603b      	str	r3, [r7, #0]
20000cb0:	f107 0304 	add.w	r3, r7, #4
20000cb4:	f04f 0200 	mov.w	r2, #0
20000cb8:	601a      	str	r2, [r3, #0]
20000cba:	f103 0304 	add.w	r3, r3, #4
20000cbe:	f04f 0200 	mov.w	r2, #0
20000cc2:	601a      	str	r2, [r3, #0]
20000cc4:	f103 0304 	add.w	r3, r3, #4
20000cc8:	f04f 0200 	mov.w	r2, #0
20000ccc:	801a      	strh	r2, [r3, #0]
20000cce:	f103 0302 	add.w	r3, r3, #2
20000cd2:	f04f 0200 	mov.w	r2, #0
20000cd6:	701a      	strb	r2, [r3, #0]
20000cd8:	f103 0301 	add.w	r3, r3, #1

	// Minutes
	if (time/60 == 0) strcat(timeStr, "0");
20000cdc:	f642 6384 	movw	r3, #11908	; 0x2e84
20000ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce4:	681b      	ldr	r3, [r3, #0]
20000ce6:	f103 033b 	add.w	r3, r3, #59	; 0x3b
20000cea:	2b76      	cmp	r3, #118	; 0x76
20000cec:	d810      	bhi.n	20000d10 <LCD_incrementTimer+0x84>
20000cee:	463c      	mov	r4, r7
20000cf0:	463b      	mov	r3, r7
20000cf2:	4618      	mov	r0, r3
20000cf4:	f001 fbec 	bl	200024d0 <strlen>
20000cf8:	4603      	mov	r3, r0
20000cfa:	4423      	add	r3, r4
20000cfc:	4618      	mov	r0, r3
20000cfe:	f642 01b4 	movw	r1, #10420	; 0x28b4
20000d02:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d06:	f04f 0202 	mov.w	r2, #2
20000d0a:	f001 fa7f 	bl	2000220c <memcpy>
20000d0e:	e01a      	b.n	20000d46 <LCD_incrementTimer+0xba>
	else strcat(timeStr, itoa(time/60));
20000d10:	f642 6384 	movw	r3, #11908	; 0x2e84
20000d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d18:	681b      	ldr	r3, [r3, #0]
20000d1a:	f648 0289 	movw	r2, #34953	; 0x8889
20000d1e:	f6c8 0288 	movt	r2, #34952	; 0x8888
20000d22:	fb82 1203 	smull	r1, r2, r2, r3
20000d26:	441a      	add	r2, r3
20000d28:	ea4f 1262 	mov.w	r2, r2, asr #5
20000d2c:	ea4f 73e3 	mov.w	r3, r3, asr #31
20000d30:	ebc3 0302 	rsb	r3, r3, r2
20000d34:	4618      	mov	r0, r3
20000d36:	f000 fa1d 	bl	20001174 <itoa>
20000d3a:	4603      	mov	r3, r0
20000d3c:	463a      	mov	r2, r7
20000d3e:	4610      	mov	r0, r2
20000d40:	4619      	mov	r1, r3
20000d42:	f001 fb43 	bl	200023cc <strcat>

	// Seconds
	strcat(timeStr,":");
20000d46:	463b      	mov	r3, r7
20000d48:	4618      	mov	r0, r3
20000d4a:	f642 01b8 	movw	r1, #10424	; 0x28b8
20000d4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d52:	f001 fb3b 	bl	200023cc <strcat>
	if (time%60 == 0) strcat(timeStr, "00");
20000d56:	f642 6384 	movw	r3, #11908	; 0x2e84
20000d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d5e:	6819      	ldr	r1, [r3, #0]
20000d60:	f648 0389 	movw	r3, #34953	; 0x8889
20000d64:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000d68:	fb83 2301 	smull	r2, r3, r3, r1
20000d6c:	440b      	add	r3, r1
20000d6e:	ea4f 1263 	mov.w	r2, r3, asr #5
20000d72:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000d76:	ebc3 0202 	rsb	r2, r3, r2
20000d7a:	4613      	mov	r3, r2
20000d7c:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000d80:	ebc2 0303 	rsb	r3, r2, r3
20000d84:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000d88:	ebc3 0201 	rsb	r2, r3, r1
20000d8c:	2a00      	cmp	r2, #0
20000d8e:	d108      	bne.n	20000da2 <LCD_incrementTimer+0x116>
20000d90:	463b      	mov	r3, r7
20000d92:	4618      	mov	r0, r3
20000d94:	f642 01bc 	movw	r1, #10428	; 0x28bc
20000d98:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d9c:	f001 fb16 	bl	200023cc <strcat>
20000da0:	e06d      	b.n	20000e7e <LCD_incrementTimer+0x1f2>
	else if (time%60 < 10) {
20000da2:	f642 6384 	movw	r3, #11908	; 0x2e84
20000da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000daa:	6819      	ldr	r1, [r3, #0]
20000dac:	f648 0389 	movw	r3, #34953	; 0x8889
20000db0:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000db4:	fb83 2301 	smull	r2, r3, r3, r1
20000db8:	440b      	add	r3, r1
20000dba:	ea4f 1263 	mov.w	r2, r3, asr #5
20000dbe:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000dc2:	ebc3 0202 	rsb	r2, r3, r2
20000dc6:	4613      	mov	r3, r2
20000dc8:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000dcc:	ebc2 0303 	rsb	r3, r2, r3
20000dd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000dd4:	ebc3 0201 	rsb	r2, r3, r1
20000dd8:	2a09      	cmp	r2, #9
20000dda:	dc2c      	bgt.n	20000e36 <LCD_incrementTimer+0x1aa>
		strcat(timeStr, "0");
20000ddc:	463b      	mov	r3, r7
20000dde:	4618      	mov	r0, r3
20000de0:	f642 01b4 	movw	r1, #10420	; 0x28b4
20000de4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000de8:	f001 faf0 	bl	200023cc <strcat>
		strcat(timeStr,itoa(time%60));
20000dec:	f642 6384 	movw	r3, #11908	; 0x2e84
20000df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df4:	6819      	ldr	r1, [r3, #0]
20000df6:	f648 0389 	movw	r3, #34953	; 0x8889
20000dfa:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000dfe:	fb83 2301 	smull	r2, r3, r3, r1
20000e02:	440b      	add	r3, r1
20000e04:	ea4f 1263 	mov.w	r2, r3, asr #5
20000e08:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000e0c:	ebc3 0202 	rsb	r2, r3, r2
20000e10:	4613      	mov	r3, r2
20000e12:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000e16:	ebc2 0303 	rsb	r3, r2, r3
20000e1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000e1e:	ebc3 0201 	rsb	r2, r3, r1
20000e22:	4610      	mov	r0, r2
20000e24:	f000 f9a6 	bl	20001174 <itoa>
20000e28:	4603      	mov	r3, r0
20000e2a:	463a      	mov	r2, r7
20000e2c:	4610      	mov	r0, r2
20000e2e:	4619      	mov	r1, r3
20000e30:	f001 facc 	bl	200023cc <strcat>
20000e34:	e023      	b.n	20000e7e <LCD_incrementTimer+0x1f2>
	}
	else strcat(timeStr,itoa(time%60));
20000e36:	f642 6384 	movw	r3, #11908	; 0x2e84
20000e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3e:	6819      	ldr	r1, [r3, #0]
20000e40:	f648 0389 	movw	r3, #34953	; 0x8889
20000e44:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000e48:	fb83 2301 	smull	r2, r3, r3, r1
20000e4c:	440b      	add	r3, r1
20000e4e:	ea4f 1263 	mov.w	r2, r3, asr #5
20000e52:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000e56:	ebc3 0202 	rsb	r2, r3, r2
20000e5a:	4613      	mov	r3, r2
20000e5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000e60:	ebc2 0303 	rsb	r3, r2, r3
20000e64:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000e68:	ebc3 0201 	rsb	r2, r3, r1
20000e6c:	4610      	mov	r0, r2
20000e6e:	f000 f981 	bl	20001174 <itoa>
20000e72:	4603      	mov	r3, r0
20000e74:	463a      	mov	r2, r7
20000e76:	4610      	mov	r0, r2
20000e78:	4619      	mov	r1, r3
20000e7a:	f001 faa7 	bl	200023cc <strcat>

	// Milliseconds
	strcat(timeStr,":0");
20000e7e:	463b      	mov	r3, r7
20000e80:	4618      	mov	r0, r3
20000e82:	f642 01c0 	movw	r1, #10432	; 0x28c0
20000e86:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e8a:	f001 fa9f 	bl	200023cc <strcat>

	LCD_setTextProps(62,19,0);
20000e8e:	f04f 003e 	mov.w	r0, #62	; 0x3e
20000e92:	f04f 0113 	mov.w	r1, #19
20000e96:	f04f 0200 	mov.w	r2, #0
20000e9a:	f7ff fd29 	bl	200008f0 <LCD_setTextProps>
	LCD_printString(timeStr);
20000e9e:	463b      	mov	r3, r7
20000ea0:	4618      	mov	r0, r3
20000ea2:	f7ff fbfd 	bl	200006a0 <LCD_printString>
}
20000ea6:	f107 0714 	add.w	r7, r7, #20
20000eaa:	46bd      	mov	sp, r7
20000eac:	bd90      	pop	{r4, r7, pc}
20000eae:	bf00      	nop

20000eb0 <Timer1_IRQHandler>:
void LCD_stopTimer() {
	MSS_TIM1_stop();
	MSS_TIM1_disable_irq();
}

__attribute__ ((interrupt)) void Timer1_IRQHandler() {
20000eb0:	4668      	mov	r0, sp
20000eb2:	f020 0107 	bic.w	r1, r0, #7
20000eb6:	468d      	mov	sp, r1
20000eb8:	b589      	push	{r0, r3, r7, lr}
20000eba:	af00      	add	r7, sp, #0
	LCD_incrementTimer();
20000ebc:	f7ff fee6 	bl	20000c8c <LCD_incrementTimer>
	MSS_TIM1_clear_irq();
20000ec0:	f7ff fbb6 	bl	20000630 <MSS_TIM1_clear_irq>
}
20000ec4:	46bd      	mov	sp, r7
20000ec6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000eca:	4685      	mov	sp, r0
20000ecc:	4770      	bx	lr
20000ece:	bf00      	nop

20000ed0 <main>:
#include "xbee.h"
#include "drivers/mss_uart/mss_uart.h"

int race_status;

int main() {
20000ed0:	b580      	push	{r7, lr}
20000ed2:	b082      	sub	sp, #8
20000ed4:	af00      	add	r7, sp, #0
	LCD_init();
20000ed6:	f7ff fbb9 	bl	2000064c <LCD_init>
	XBEE_init();
20000eda:	f000 f9b5 	bl	20001248 <XBEE_init>

	while(1) {
		LCD_showRaceIntro();
20000ede:	f7ff fd3f 	bl	20000960 <LCD_showRaceIntro>

		while (race_status == 0);
20000ee2:	f642 6398 	movw	r3, #11928	; 0x2e98
20000ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eea:	681b      	ldr	r3, [r3, #0]
20000eec:	2b00      	cmp	r3, #0
20000eee:	d0f8      	beq.n	20000ee2 <main+0x12>

		LCD_countdown();
20000ef0:	f7ff fda2 	bl	20000a38 <LCD_countdown>

		// Broadcast the race status
		XBEE_send("0,1");
20000ef4:	f642 00c4 	movw	r0, #10436	; 0x28c4
20000ef8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000efc:	f000 f9b2 	bl	20001264 <XBEE_send>

		LCD_startTimer();
20000f00:	f7ff fe92 	bl	20000c28 <LCD_startTimer>

		int leaderboard_shown = 0, lap_stats = 1;
20000f04:	f04f 0300 	mov.w	r3, #0
20000f08:	603b      	str	r3, [r7, #0]
20000f0a:	f04f 0301 	mov.w	r3, #1
20000f0e:	607b      	str	r3, [r7, #4]
		p1lap = 1, p2lap = 1;
20000f10:	f642 6390 	movw	r3, #11920	; 0x2e90
20000f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f18:	f04f 0201 	mov.w	r2, #1
20000f1c:	601a      	str	r2, [r3, #0]
20000f1e:	f642 638c 	movw	r3, #11916	; 0x2e8c
20000f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f26:	f04f 0201 	mov.w	r2, #1
20000f2a:	601a      	str	r2, [r3, #0]
20000f2c:	e004      	b.n	20000f38 <main+0x68>
			if (leaderboard_shown && lap_stats == p1lap && p2lap > p1lap) {
				LCD_showP2first();
				++lap_stats;
			}

		}
20000f2e:	bf00      	nop
20000f30:	e002      	b.n	20000f38 <main+0x68>
20000f32:	bf00      	nop
20000f34:	e000      	b.n	20000f38 <main+0x68>
20000f36:	bf00      	nop
		int leaderboard_shown = 0, lap_stats = 1;
		p1lap = 1, p2lap = 1;

		while (1) {
			// Show the leaderboard if any player is in second lap
			if (!leaderboard_shown && (p1lap > 1 || p2lap > 1)) {
20000f38:	683b      	ldr	r3, [r7, #0]
20000f3a:	2b00      	cmp	r3, #0
20000f3c:	d112      	bne.n	20000f64 <main+0x94>
20000f3e:	f642 6390 	movw	r3, #11920	; 0x2e90
20000f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f46:	681b      	ldr	r3, [r3, #0]
20000f48:	2b01      	cmp	r3, #1
20000f4a:	dc06      	bgt.n	20000f5a <main+0x8a>
20000f4c:	f642 638c 	movw	r3, #11916	; 0x2e8c
20000f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f54:	681b      	ldr	r3, [r3, #0]
20000f56:	2b01      	cmp	r3, #1
20000f58:	dd04      	ble.n	20000f64 <main+0x94>
				LCD_showLeaderboard();
20000f5a:	f7ff fe13 	bl	20000b84 <LCD_showLeaderboard>
				leaderboard_shown = 1;
20000f5e:	f04f 0301 	mov.w	r3, #1
20000f62:	603b      	str	r3, [r7, #0]
			}

			if (leaderboard_shown && lap_stats == p1lap && p2lap > p1lap) {
20000f64:	683b      	ldr	r3, [r7, #0]
20000f66:	2b00      	cmp	r3, #0
20000f68:	d0e1      	beq.n	20000f2e <main+0x5e>
20000f6a:	f642 6390 	movw	r3, #11920	; 0x2e90
20000f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f72:	681b      	ldr	r3, [r3, #0]
20000f74:	687a      	ldr	r2, [r7, #4]
20000f76:	429a      	cmp	r2, r3
20000f78:	d1db      	bne.n	20000f32 <main+0x62>
20000f7a:	f642 638c 	movw	r3, #11916	; 0x2e8c
20000f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f82:	681a      	ldr	r2, [r3, #0]
20000f84:	f642 6390 	movw	r3, #11920	; 0x2e90
20000f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8c:	681b      	ldr	r3, [r3, #0]
20000f8e:	429a      	cmp	r2, r3
20000f90:	ddd1      	ble.n	20000f36 <main+0x66>
				LCD_showP2first();
20000f92:	f7ff fe31 	bl	20000bf8 <LCD_showP2first>
				++lap_stats;
20000f96:	687b      	ldr	r3, [r7, #4]
20000f98:	f103 0301 	add.w	r3, r3, #1
20000f9c:	607b      	str	r3, [r7, #4]
			}

		}
20000f9e:	e7cb      	b.n	20000f38 <main+0x68>

20000fa0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000fa0:	b480      	push	{r7}
20000fa2:	b083      	sub	sp, #12
20000fa4:	af00      	add	r7, sp, #0
20000fa6:	4603      	mov	r3, r0
20000fa8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000faa:	f24e 1300 	movw	r3, #57600	; 0xe100
20000fae:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000fb2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000fb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000fba:	88f9      	ldrh	r1, [r7, #6]
20000fbc:	f001 011f 	and.w	r1, r1, #31
20000fc0:	f04f 0001 	mov.w	r0, #1
20000fc4:	fa00 f101 	lsl.w	r1, r0, r1
20000fc8:	f102 0220 	add.w	r2, r2, #32
20000fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000fd0:	f107 070c 	add.w	r7, r7, #12
20000fd4:	46bd      	mov	sp, r7
20000fd6:	bc80      	pop	{r7}
20000fd8:	4770      	bx	lr
20000fda:	bf00      	nop

20000fdc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000fdc:	b480      	push	{r7}
20000fde:	b083      	sub	sp, #12
20000fe0:	af00      	add	r7, sp, #0
20000fe2:	4603      	mov	r3, r0
20000fe4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000fe6:	f24e 1300 	movw	r3, #57600	; 0xe100
20000fea:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000fee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000ff2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000ff6:	88f9      	ldrh	r1, [r7, #6]
20000ff8:	f001 011f 	and.w	r1, r1, #31
20000ffc:	f04f 0001 	mov.w	r0, #1
20001000:	fa00 f101 	lsl.w	r1, r0, r1
20001004:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000100c:	f107 070c 	add.w	r7, r7, #12
20001010:	46bd      	mov	sp, r7
20001012:	bc80      	pop	{r7}
20001014:	4770      	bx	lr
20001016:	bf00      	nop

20001018 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
20001018:	b580      	push	{r7, lr}
2000101a:	b082      	sub	sp, #8
2000101c:	af00      	add	r7, sp, #0
2000101e:	4603      	mov	r3, r0
20001020:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20001022:	f04f 0015 	mov.w	r0, #21
20001026:	f7ff ffbb 	bl	20000fa0 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000102a:	f242 0300 	movw	r3, #8192	; 0x2000
2000102e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001032:	f242 0200 	movw	r2, #8192	; 0x2000
20001036:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000103a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000103c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001040:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001042:	f245 0300 	movw	r3, #20480	; 0x5000
20001046:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000104a:	f04f 0200 	mov.w	r2, #0
2000104e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
20001050:	f240 0300 	movw	r3, #0
20001054:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001058:	f04f 0200 	mov.w	r2, #0
2000105c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
20001060:	f240 0300 	movw	r3, #0
20001064:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001068:	f04f 0200 	mov.w	r2, #0
2000106c:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001070:	f240 0300 	movw	r3, #0
20001074:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001078:	79fa      	ldrb	r2, [r7, #7]
2000107a:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
2000107e:	f245 0300 	movw	r3, #20480	; 0x5000
20001082:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001086:	f04f 0201 	mov.w	r2, #1
2000108a:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
2000108c:	f04f 0015 	mov.w	r0, #21
20001090:	f7ff ffa4 	bl	20000fdc <NVIC_ClearPendingIRQ>
}
20001094:	f107 0708 	add.w	r7, r7, #8
20001098:	46bd      	mov	sp, r7
2000109a:	bd80      	pop	{r7, pc}

2000109c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
2000109c:	b480      	push	{r7}
2000109e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
200010a0:	f240 0300 	movw	r3, #0
200010a4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200010a8:	f04f 0201 	mov.w	r2, #1
200010ac:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
200010b0:	46bd      	mov	sp, r7
200010b2:	bc80      	pop	{r7}
200010b4:	4770      	bx	lr
200010b6:	bf00      	nop

200010b8 <MSS_TIM2_get_current_value>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_get_current_value() returns the current value of the Timer 2
  down-counter.
 */
static __INLINE uint32_t MSS_TIM2_get_current_value( void )
{
200010b8:	b480      	push	{r7}
200010ba:	af00      	add	r7, sp, #0
    return TIMER->TIM2_VAL;
200010bc:	f245 0300 	movw	r3, #20480	; 0x5000
200010c0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200010c4:	699b      	ldr	r3, [r3, #24]
}
200010c6:	4618      	mov	r0, r3
200010c8:	46bd      	mov	sp, r7
200010ca:	bc80      	pop	{r7}
200010cc:	4770      	bx	lr
200010ce:	bf00      	nop

200010d0 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
200010d0:	b480      	push	{r7}
200010d2:	b083      	sub	sp, #12
200010d4:	af00      	add	r7, sp, #0
200010d6:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
200010d8:	f245 0300 	movw	r3, #20480	; 0x5000
200010dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
200010e0:	687a      	ldr	r2, [r7, #4]
200010e2:	61da      	str	r2, [r3, #28]
}
200010e4:	f107 070c 	add.w	r7, r7, #12
200010e8:	46bd      	mov	sp, r7
200010ea:	bc80      	pop	{r7}
200010ec:	4770      	bx	lr
200010ee:	bf00      	nop

200010f0 <delay>:
#include "utility.h"
#include "drivers/mss_timer/mss_timer.h"

void delay(int ms) {
200010f0:	b580      	push	{r7, lr}
200010f2:	b082      	sub	sp, #8
200010f4:	af00      	add	r7, sp, #0
200010f6:	6078      	str	r0, [r7, #4]
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
200010f8:	f04f 0001 	mov.w	r0, #1
200010fc:	f7ff ff8c 	bl	20001018 <MSS_TIM2_init>
	MSS_TIM2_load_immediate(ms * 100000);
20001100:	687a      	ldr	r2, [r7, #4]
20001102:	f248 63a0 	movw	r3, #34464	; 0x86a0
20001106:	f2c0 0301 	movt	r3, #1
2000110a:	fb03 f302 	mul.w	r3, r3, r2
2000110e:	4618      	mov	r0, r3
20001110:	f7ff ffde 	bl	200010d0 <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
20001114:	f7ff ffc2 	bl	2000109c <MSS_TIM2_start>
	while (MSS_TIM2_get_current_value() > 0);
20001118:	f7ff ffce 	bl	200010b8 <MSS_TIM2_get_current_value>
2000111c:	4603      	mov	r3, r0
2000111e:	2b00      	cmp	r3, #0
20001120:	d1fa      	bne.n	20001118 <delay+0x28>
}
20001122:	f107 0708 	add.w	r7, r7, #8
20001126:	46bd      	mov	sp, r7
20001128:	bd80      	pop	{r7, pc}
2000112a:	bf00      	nop

2000112c <no_of_digits>:

int no_of_digits(int num) {
2000112c:	b480      	push	{r7}
2000112e:	b085      	sub	sp, #20
20001130:	af00      	add	r7, sp, #0
20001132:	6078      	str	r0, [r7, #4]
    int digit_count = 0;
20001134:	f04f 0300 	mov.w	r3, #0
20001138:	60fb      	str	r3, [r7, #12]

    while(num > 0) {
2000113a:	e011      	b.n	20001160 <no_of_digits+0x34>
        digit_count++;
2000113c:	68fb      	ldr	r3, [r7, #12]
2000113e:	f103 0301 	add.w	r3, r3, #1
20001142:	60fb      	str	r3, [r7, #12]
        num /= 10;
20001144:	687a      	ldr	r2, [r7, #4]
20001146:	f246 6367 	movw	r3, #26215	; 0x6667
2000114a:	f2c6 6366 	movt	r3, #26214	; 0x6666
2000114e:	fb83 1302 	smull	r1, r3, r3, r2
20001152:	ea4f 01a3 	mov.w	r1, r3, asr #2
20001156:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000115a:	ebc3 0301 	rsb	r3, r3, r1
2000115e:	607b      	str	r3, [r7, #4]
}

int no_of_digits(int num) {
    int digit_count = 0;

    while(num > 0) {
20001160:	687b      	ldr	r3, [r7, #4]
20001162:	2b00      	cmp	r3, #0
20001164:	dcea      	bgt.n	2000113c <no_of_digits+0x10>
        digit_count++;
        num /= 10;
    }

    return digit_count;
20001166:	68fb      	ldr	r3, [r7, #12]
}
20001168:	4618      	mov	r0, r3
2000116a:	f107 0714 	add.w	r7, r7, #20
2000116e:	46bd      	mov	sp, r7
20001170:	bc80      	pop	{r7}
20001172:	4770      	bx	lr

20001174 <itoa>:

char* itoa(int num)
{
20001174:	b580      	push	{r7, lr}
20001176:	b084      	sub	sp, #16
20001178:	af00      	add	r7, sp, #0
2000117a:	6078      	str	r0, [r7, #4]
    char *str;
    int digit_count = 0;
2000117c:	f04f 0300 	mov.w	r3, #0
20001180:	60fb      	str	r3, [r7, #12]

    if(num < 0)
20001182:	687b      	ldr	r3, [r7, #4]
20001184:	2b00      	cmp	r3, #0
20001186:	da07      	bge.n	20001198 <itoa+0x24>
    {
        num = -1*num;
20001188:	687b      	ldr	r3, [r7, #4]
2000118a:	f1c3 0300 	rsb	r3, r3, #0
2000118e:	607b      	str	r3, [r7, #4]
        digit_count++;
20001190:	68fb      	ldr	r3, [r7, #12]
20001192:	f103 0301 	add.w	r3, r3, #1
20001196:	60fb      	str	r3, [r7, #12]
    }

    digit_count += no_of_digits(num);
20001198:	6878      	ldr	r0, [r7, #4]
2000119a:	f7ff ffc7 	bl	2000112c <no_of_digits>
2000119e:	4603      	mov	r3, r0
200011a0:	68fa      	ldr	r2, [r7, #12]
200011a2:	4413      	add	r3, r2
200011a4:	60fb      	str	r3, [r7, #12]
    str = malloc(sizeof(char)*(digit_count+1));
200011a6:	68fb      	ldr	r3, [r7, #12]
200011a8:	f103 0301 	add.w	r3, r3, #1
200011ac:	4618      	mov	r0, r3
200011ae:	f000 fd53 	bl	20001c58 <malloc>
200011b2:	4603      	mov	r3, r0
200011b4:	60bb      	str	r3, [r7, #8]

    str[digit_count] = '\0';
200011b6:	68fa      	ldr	r2, [r7, #12]
200011b8:	68bb      	ldr	r3, [r7, #8]
200011ba:	4413      	add	r3, r2
200011bc:	f04f 0200 	mov.w	r2, #0
200011c0:	701a      	strb	r2, [r3, #0]

    while(num > 0)
200011c2:	e031      	b.n	20001228 <itoa+0xb4>
    {
        str[digit_count-1] = num%10 + '0';
200011c4:	68fb      	ldr	r3, [r7, #12]
200011c6:	f103 32ff 	add.w	r2, r3, #4294967295
200011ca:	68bb      	ldr	r3, [r7, #8]
200011cc:	eb02 0003 	add.w	r0, r2, r3
200011d0:	6879      	ldr	r1, [r7, #4]
200011d2:	f246 6367 	movw	r3, #26215	; 0x6667
200011d6:	f2c6 6366 	movt	r3, #26214	; 0x6666
200011da:	fb83 2301 	smull	r2, r3, r3, r1
200011de:	ea4f 02a3 	mov.w	r2, r3, asr #2
200011e2:	ea4f 73e1 	mov.w	r3, r1, asr #31
200011e6:	ebc3 0202 	rsb	r2, r3, r2
200011ea:	4613      	mov	r3, r2
200011ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
200011f0:	4413      	add	r3, r2
200011f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
200011f6:	ebc3 0201 	rsb	r2, r3, r1
200011fa:	b2d3      	uxtb	r3, r2
200011fc:	f103 0330 	add.w	r3, r3, #48	; 0x30
20001200:	b2db      	uxtb	r3, r3
20001202:	7003      	strb	r3, [r0, #0]
        num = num/10;
20001204:	687a      	ldr	r2, [r7, #4]
20001206:	f246 6367 	movw	r3, #26215	; 0x6667
2000120a:	f2c6 6366 	movt	r3, #26214	; 0x6666
2000120e:	fb83 1302 	smull	r1, r3, r3, r2
20001212:	ea4f 01a3 	mov.w	r1, r3, asr #2
20001216:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000121a:	ebc3 0301 	rsb	r3, r3, r1
2000121e:	607b      	str	r3, [r7, #4]
        digit_count--;
20001220:	68fb      	ldr	r3, [r7, #12]
20001222:	f103 33ff 	add.w	r3, r3, #4294967295
20001226:	60fb      	str	r3, [r7, #12]
    digit_count += no_of_digits(num);
    str = malloc(sizeof(char)*(digit_count+1));

    str[digit_count] = '\0';

    while(num > 0)
20001228:	687b      	ldr	r3, [r7, #4]
2000122a:	2b00      	cmp	r3, #0
2000122c:	dcca      	bgt.n	200011c4 <itoa+0x50>
        str[digit_count-1] = num%10 + '0';
        num = num/10;
        digit_count--;
    }

    if(digit_count == 1)
2000122e:	68fb      	ldr	r3, [r7, #12]
20001230:	2b01      	cmp	r3, #1
20001232:	d103      	bne.n	2000123c <itoa+0xc8>
        str[0] = '-';
20001234:	68bb      	ldr	r3, [r7, #8]
20001236:	f04f 022d 	mov.w	r2, #45	; 0x2d
2000123a:	701a      	strb	r2, [r3, #0]

    return str;
2000123c:	68bb      	ldr	r3, [r7, #8]
}
2000123e:	4618      	mov	r0, r3
20001240:	f107 0710 	add.w	r7, r7, #16
20001244:	46bd      	mov	sp, r7
20001246:	bd80      	pop	{r7, pc}

20001248 <XBEE_init>:
#include "xbee.h"
#include "drivers/mss_uart/mss_uart.h"

void XBEE_init(void) {
20001248:	b580      	push	{r7, lr}
2000124a:	af00      	add	r7, sp, #0
	MSS_UART_init(
2000124c:	f642 60c4 	movw	r0, #11972	; 0x2ec4
20001250:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001254:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20001258:	f04f 0203 	mov.w	r2, #3
2000125c:	f000 f890 	bl	20001380 <MSS_UART_init>
		&g_mss_uart0,
		MSS_UART_9600_BAUD,
		MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
}
20001260:	bd80      	pop	{r7, pc}
20001262:	bf00      	nop

20001264 <XBEE_send>:

void XBEE_send(char* data) {
20001264:	b580      	push	{r7, lr}
20001266:	b082      	sub	sp, #8
20001268:	af00      	add	r7, sp, #0
2000126a:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart0, (uint8_t*)data);
2000126c:	f642 60c4 	movw	r0, #11972	; 0x2ec4
20001270:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001274:	6879      	ldr	r1, [r7, #4]
20001276:	f000 f9f7 	bl	20001668 <MSS_UART_polled_tx_string>
}
2000127a:	f107 0708 	add.w	r7, r7, #8
2000127e:	46bd      	mov	sp, r7
20001280:	bd80      	pop	{r7, pc}
20001282:	bf00      	nop

20001284 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001284:	b480      	push	{r7}
20001286:	b083      	sub	sp, #12
20001288:	af00      	add	r7, sp, #0
2000128a:	6078      	str	r0, [r7, #4]
2000128c:	e7fe      	b.n	2000128c <_exit+0x8>
2000128e:	bf00      	nop

20001290 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001290:	b480      	push	{r7}
20001292:	b085      	sub	sp, #20
20001294:	af00      	add	r7, sp, #0
20001296:	60f8      	str	r0, [r7, #12]
20001298:	60b9      	str	r1, [r7, #8]
2000129a:	607a      	str	r2, [r7, #4]
2000129c:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
2000129e:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
200012a2:	4618      	mov	r0, r3
200012a4:	f107 0714 	add.w	r7, r7, #20
200012a8:	46bd      	mov	sp, r7
200012aa:	bc80      	pop	{r7}
200012ac:	4770      	bx	lr
200012ae:	bf00      	nop

200012b0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200012b0:	b580      	push	{r7, lr}
200012b2:	b084      	sub	sp, #16
200012b4:	af00      	add	r7, sp, #0
200012b6:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200012b8:	f642 633c 	movw	r3, #11836	; 0x2e3c
200012bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c0:	681b      	ldr	r3, [r3, #0]
200012c2:	2b00      	cmp	r3, #0
200012c4:	d108      	bne.n	200012d8 <_sbrk+0x28>
    {
      heap_end = &_end;
200012c6:	f642 633c 	movw	r3, #11836	; 0x2e3c
200012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ce:	f642 62f0 	movw	r2, #12016	; 0x2ef0
200012d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012d6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200012d8:	f642 633c 	movw	r3, #11836	; 0x2e3c
200012dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e0:	681b      	ldr	r3, [r3, #0]
200012e2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200012e4:	f3ef 8308 	mrs	r3, MSP
200012e8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200012ea:	f642 633c 	movw	r3, #11836	; 0x2e3c
200012ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f2:	681a      	ldr	r2, [r3, #0]
200012f4:	687b      	ldr	r3, [r7, #4]
200012f6:	441a      	add	r2, r3
200012f8:	68fb      	ldr	r3, [r7, #12]
200012fa:	429a      	cmp	r2, r3
200012fc:	d90f      	bls.n	2000131e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200012fe:	f04f 0000 	mov.w	r0, #0
20001302:	f04f 0101 	mov.w	r1, #1
20001306:	f642 02c8 	movw	r2, #10440	; 0x28c8
2000130a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000130e:	f04f 0319 	mov.w	r3, #25
20001312:	f7ff ffbd 	bl	20001290 <_write_r>
      _exit (1);
20001316:	f04f 0001 	mov.w	r0, #1
2000131a:	f7ff ffb3 	bl	20001284 <_exit>
    }
  
    heap_end += incr;
2000131e:	f642 633c 	movw	r3, #11836	; 0x2e3c
20001322:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001326:	681a      	ldr	r2, [r3, #0]
20001328:	687b      	ldr	r3, [r7, #4]
2000132a:	441a      	add	r2, r3
2000132c:	f642 633c 	movw	r3, #11836	; 0x2e3c
20001330:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001334:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001336:	68bb      	ldr	r3, [r7, #8]
}
20001338:	4618      	mov	r0, r3
2000133a:	f107 0710 	add.w	r7, r7, #16
2000133e:	46bd      	mov	sp, r7
20001340:	bd80      	pop	{r7, pc}
20001342:	bf00      	nop

20001344 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001344:	b480      	push	{r7}
20001346:	b083      	sub	sp, #12
20001348:	af00      	add	r7, sp, #0
2000134a:	4603      	mov	r3, r0
2000134c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000134e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001352:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001356:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000135a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000135e:	88f9      	ldrh	r1, [r7, #6]
20001360:	f001 011f 	and.w	r1, r1, #31
20001364:	f04f 0001 	mov.w	r0, #1
20001368:	fa00 f101 	lsl.w	r1, r0, r1
2000136c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001374:	f107 070c 	add.w	r7, r7, #12
20001378:	46bd      	mov	sp, r7
2000137a:	bc80      	pop	{r7}
2000137c:	4770      	bx	lr
2000137e:	bf00      	nop

20001380 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001380:	b580      	push	{r7, lr}
20001382:	b088      	sub	sp, #32
20001384:	af00      	add	r7, sp, #0
20001386:	60f8      	str	r0, [r7, #12]
20001388:	60b9      	str	r1, [r7, #8]
2000138a:	4613      	mov	r3, r2
2000138c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
2000138e:	f04f 0301 	mov.w	r3, #1
20001392:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001394:	f04f 0300 	mov.w	r3, #0
20001398:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000139a:	68fa      	ldr	r2, [r7, #12]
2000139c:	f642 63c4 	movw	r3, #11972	; 0x2ec4
200013a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a4:	429a      	cmp	r2, r3
200013a6:	d007      	beq.n	200013b8 <MSS_UART_init+0x38>
200013a8:	68fa      	ldr	r2, [r7, #12]
200013aa:	f642 639c 	movw	r3, #11932	; 0x2e9c
200013ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b2:	429a      	cmp	r2, r3
200013b4:	d000      	beq.n	200013b8 <MSS_UART_init+0x38>
200013b6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200013b8:	68bb      	ldr	r3, [r7, #8]
200013ba:	2b00      	cmp	r3, #0
200013bc:	d100      	bne.n	200013c0 <MSS_UART_init+0x40>
200013be:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200013c0:	f000 fafe 	bl	200019c0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200013c4:	68fa      	ldr	r2, [r7, #12]
200013c6:	f642 63c4 	movw	r3, #11972	; 0x2ec4
200013ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013ce:	429a      	cmp	r2, r3
200013d0:	d12e      	bne.n	20001430 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200013d2:	68fb      	ldr	r3, [r7, #12]
200013d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200013d8:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200013da:	68fb      	ldr	r3, [r7, #12]
200013dc:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200013e0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200013e2:	68fb      	ldr	r3, [r7, #12]
200013e4:	f04f 020a 	mov.w	r2, #10
200013e8:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200013ea:	f642 1324 	movw	r3, #10532	; 0x2924
200013ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f2:	681b      	ldr	r3, [r3, #0]
200013f4:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200013f6:	f242 0300 	movw	r3, #8192	; 0x2000
200013fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013fe:	f242 0200 	movw	r2, #8192	; 0x2000
20001402:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001406:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001408:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000140c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
2000140e:	f04f 000a 	mov.w	r0, #10
20001412:	f7ff ff97 	bl	20001344 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001416:	f242 0300 	movw	r3, #8192	; 0x2000
2000141a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000141e:	f242 0200 	movw	r2, #8192	; 0x2000
20001422:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001426:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001428:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000142c:	631a      	str	r2, [r3, #48]	; 0x30
2000142e:	e031      	b.n	20001494 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001430:	68fa      	ldr	r2, [r7, #12]
20001432:	f240 0300 	movw	r3, #0
20001436:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000143a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000143c:	68fa      	ldr	r2, [r7, #12]
2000143e:	f240 0300 	movw	r3, #0
20001442:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001446:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001448:	68fb      	ldr	r3, [r7, #12]
2000144a:	f04f 020b 	mov.w	r2, #11
2000144e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001450:	f642 1328 	movw	r3, #10536	; 0x2928
20001454:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001458:	681b      	ldr	r3, [r3, #0]
2000145a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
2000145c:	f242 0300 	movw	r3, #8192	; 0x2000
20001460:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001464:	f242 0200 	movw	r2, #8192	; 0x2000
20001468:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000146c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000146e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001472:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001474:	f04f 000b 	mov.w	r0, #11
20001478:	f7ff ff64 	bl	20001344 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
2000147c:	f242 0300 	movw	r3, #8192	; 0x2000
20001480:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001484:	f242 0200 	movw	r2, #8192	; 0x2000
20001488:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000148c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000148e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001492:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001494:	68fb      	ldr	r3, [r7, #12]
20001496:	681b      	ldr	r3, [r3, #0]
20001498:	f04f 0200 	mov.w	r2, #0
2000149c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
2000149e:	68bb      	ldr	r3, [r7, #8]
200014a0:	2b00      	cmp	r3, #0
200014a2:	d021      	beq.n	200014e8 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200014a4:	69ba      	ldr	r2, [r7, #24]
200014a6:	68bb      	ldr	r3, [r7, #8]
200014a8:	fbb2 f3f3 	udiv	r3, r2, r3
200014ac:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200014ae:	69fb      	ldr	r3, [r7, #28]
200014b0:	f003 0308 	and.w	r3, r3, #8
200014b4:	2b00      	cmp	r3, #0
200014b6:	d006      	beq.n	200014c6 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200014b8:	69fb      	ldr	r3, [r7, #28]
200014ba:	ea4f 1313 	mov.w	r3, r3, lsr #4
200014be:	f103 0301 	add.w	r3, r3, #1
200014c2:	61fb      	str	r3, [r7, #28]
200014c4:	e003      	b.n	200014ce <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200014c6:	69fb      	ldr	r3, [r7, #28]
200014c8:	ea4f 1313 	mov.w	r3, r3, lsr #4
200014cc:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200014ce:	69fa      	ldr	r2, [r7, #28]
200014d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
200014d4:	429a      	cmp	r2, r3
200014d6:	d900      	bls.n	200014da <MSS_UART_init+0x15a>
200014d8:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200014da:	69fa      	ldr	r2, [r7, #28]
200014dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
200014e0:	429a      	cmp	r2, r3
200014e2:	d801      	bhi.n	200014e8 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200014e4:	69fb      	ldr	r3, [r7, #28]
200014e6:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200014e8:	68fb      	ldr	r3, [r7, #12]
200014ea:	685b      	ldr	r3, [r3, #4]
200014ec:	f04f 0201 	mov.w	r2, #1
200014f0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200014f4:	68fb      	ldr	r3, [r7, #12]
200014f6:	681b      	ldr	r3, [r3, #0]
200014f8:	8afa      	ldrh	r2, [r7, #22]
200014fa:	ea4f 2212 	mov.w	r2, r2, lsr #8
200014fe:	b292      	uxth	r2, r2
20001500:	b2d2      	uxtb	r2, r2
20001502:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001504:	68fb      	ldr	r3, [r7, #12]
20001506:	681b      	ldr	r3, [r3, #0]
20001508:	8afa      	ldrh	r2, [r7, #22]
2000150a:	b2d2      	uxtb	r2, r2
2000150c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
2000150e:	68fb      	ldr	r3, [r7, #12]
20001510:	685b      	ldr	r3, [r3, #4]
20001512:	f04f 0200 	mov.w	r2, #0
20001516:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000151a:	68fb      	ldr	r3, [r7, #12]
2000151c:	681b      	ldr	r3, [r3, #0]
2000151e:	79fa      	ldrb	r2, [r7, #7]
20001520:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001522:	68fb      	ldr	r3, [r7, #12]
20001524:	681b      	ldr	r3, [r3, #0]
20001526:	f04f 020e 	mov.w	r2, #14
2000152a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
2000152c:	68fb      	ldr	r3, [r7, #12]
2000152e:	685b      	ldr	r3, [r3, #4]
20001530:	f04f 0200 	mov.w	r2, #0
20001534:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001538:	68fb      	ldr	r3, [r7, #12]
2000153a:	f04f 0200 	mov.w	r2, #0
2000153e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001540:	68fb      	ldr	r3, [r7, #12]
20001542:	f04f 0200 	mov.w	r2, #0
20001546:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001548:	68fb      	ldr	r3, [r7, #12]
2000154a:	f04f 0200 	mov.w	r2, #0
2000154e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001550:	68fb      	ldr	r3, [r7, #12]
20001552:	f04f 0200 	mov.w	r2, #0
20001556:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001558:	68fa      	ldr	r2, [r7, #12]
2000155a:	f641 0355 	movw	r3, #6229	; 0x1855
2000155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001562:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001564:	68fb      	ldr	r3, [r7, #12]
20001566:	f04f 0200 	mov.w	r2, #0
2000156a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
2000156c:	68fb      	ldr	r3, [r7, #12]
2000156e:	f04f 0200 	mov.w	r2, #0
20001572:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001574:	68fb      	ldr	r3, [r7, #12]
20001576:	f04f 0200 	mov.w	r2, #0
2000157a:	729a      	strb	r2, [r3, #10]
}
2000157c:	f107 0720 	add.w	r7, r7, #32
20001580:	46bd      	mov	sp, r7
20001582:	bd80      	pop	{r7, pc}

20001584 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001584:	b480      	push	{r7}
20001586:	b089      	sub	sp, #36	; 0x24
20001588:	af00      	add	r7, sp, #0
2000158a:	60f8      	str	r0, [r7, #12]
2000158c:	60b9      	str	r1, [r7, #8]
2000158e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001590:	f04f 0300 	mov.w	r3, #0
20001594:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001596:	68fa      	ldr	r2, [r7, #12]
20001598:	f642 63c4 	movw	r3, #11972	; 0x2ec4
2000159c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a0:	429a      	cmp	r2, r3
200015a2:	d007      	beq.n	200015b4 <MSS_UART_polled_tx+0x30>
200015a4:	68fa      	ldr	r2, [r7, #12]
200015a6:	f642 639c 	movw	r3, #11932	; 0x2e9c
200015aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ae:	429a      	cmp	r2, r3
200015b0:	d000      	beq.n	200015b4 <MSS_UART_polled_tx+0x30>
200015b2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200015b4:	68bb      	ldr	r3, [r7, #8]
200015b6:	2b00      	cmp	r3, #0
200015b8:	d100      	bne.n	200015bc <MSS_UART_polled_tx+0x38>
200015ba:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200015bc:	687b      	ldr	r3, [r7, #4]
200015be:	2b00      	cmp	r3, #0
200015c0:	d100      	bne.n	200015c4 <MSS_UART_polled_tx+0x40>
200015c2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200015c4:	68fa      	ldr	r2, [r7, #12]
200015c6:	f642 63c4 	movw	r3, #11972	; 0x2ec4
200015ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ce:	429a      	cmp	r2, r3
200015d0:	d006      	beq.n	200015e0 <MSS_UART_polled_tx+0x5c>
200015d2:	68fa      	ldr	r2, [r7, #12]
200015d4:	f642 639c 	movw	r3, #11932	; 0x2e9c
200015d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015dc:	429a      	cmp	r2, r3
200015de:	d13d      	bne.n	2000165c <MSS_UART_polled_tx+0xd8>
200015e0:	68bb      	ldr	r3, [r7, #8]
200015e2:	2b00      	cmp	r3, #0
200015e4:	d03a      	beq.n	2000165c <MSS_UART_polled_tx+0xd8>
200015e6:	687b      	ldr	r3, [r7, #4]
200015e8:	2b00      	cmp	r3, #0
200015ea:	d037      	beq.n	2000165c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200015ec:	68fb      	ldr	r3, [r7, #12]
200015ee:	681b      	ldr	r3, [r3, #0]
200015f0:	7d1b      	ldrb	r3, [r3, #20]
200015f2:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
200015f4:	68fb      	ldr	r3, [r7, #12]
200015f6:	7a9a      	ldrb	r2, [r3, #10]
200015f8:	7efb      	ldrb	r3, [r7, #27]
200015fa:	ea42 0303 	orr.w	r3, r2, r3
200015fe:	b2da      	uxtb	r2, r3
20001600:	68fb      	ldr	r3, [r7, #12]
20001602:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001604:	7efb      	ldrb	r3, [r7, #27]
20001606:	f003 0320 	and.w	r3, r3, #32
2000160a:	2b00      	cmp	r3, #0
2000160c:	d023      	beq.n	20001656 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
2000160e:	f04f 0310 	mov.w	r3, #16
20001612:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001614:	687b      	ldr	r3, [r7, #4]
20001616:	2b0f      	cmp	r3, #15
20001618:	d801      	bhi.n	2000161e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000161a:	687b      	ldr	r3, [r7, #4]
2000161c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000161e:	f04f 0300 	mov.w	r3, #0
20001622:	617b      	str	r3, [r7, #20]
20001624:	e00e      	b.n	20001644 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001626:	68fb      	ldr	r3, [r7, #12]
20001628:	681b      	ldr	r3, [r3, #0]
2000162a:	68b9      	ldr	r1, [r7, #8]
2000162c:	693a      	ldr	r2, [r7, #16]
2000162e:	440a      	add	r2, r1
20001630:	7812      	ldrb	r2, [r2, #0]
20001632:	701a      	strb	r2, [r3, #0]
20001634:	693b      	ldr	r3, [r7, #16]
20001636:	f103 0301 	add.w	r3, r3, #1
2000163a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000163c:	697b      	ldr	r3, [r7, #20]
2000163e:	f103 0301 	add.w	r3, r3, #1
20001642:	617b      	str	r3, [r7, #20]
20001644:	697a      	ldr	r2, [r7, #20]
20001646:	69fb      	ldr	r3, [r7, #28]
20001648:	429a      	cmp	r2, r3
2000164a:	d3ec      	bcc.n	20001626 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
2000164c:	687a      	ldr	r2, [r7, #4]
2000164e:	697b      	ldr	r3, [r7, #20]
20001650:	ebc3 0302 	rsb	r3, r3, r2
20001654:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001656:	687b      	ldr	r3, [r7, #4]
20001658:	2b00      	cmp	r3, #0
2000165a:	d1c7      	bne.n	200015ec <MSS_UART_polled_tx+0x68>
    }
}
2000165c:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001660:	46bd      	mov	sp, r7
20001662:	bc80      	pop	{r7}
20001664:	4770      	bx	lr
20001666:	bf00      	nop

20001668 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001668:	b480      	push	{r7}
2000166a:	b087      	sub	sp, #28
2000166c:	af00      	add	r7, sp, #0
2000166e:	6078      	str	r0, [r7, #4]
20001670:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20001672:	f04f 0300 	mov.w	r3, #0
20001676:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001678:	687a      	ldr	r2, [r7, #4]
2000167a:	f642 63c4 	movw	r3, #11972	; 0x2ec4
2000167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001682:	429a      	cmp	r2, r3
20001684:	d007      	beq.n	20001696 <MSS_UART_polled_tx_string+0x2e>
20001686:	687a      	ldr	r2, [r7, #4]
20001688:	f642 639c 	movw	r3, #11932	; 0x2e9c
2000168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001690:	429a      	cmp	r2, r3
20001692:	d000      	beq.n	20001696 <MSS_UART_polled_tx_string+0x2e>
20001694:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001696:	683b      	ldr	r3, [r7, #0]
20001698:	2b00      	cmp	r3, #0
2000169a:	d100      	bne.n	2000169e <MSS_UART_polled_tx_string+0x36>
2000169c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000169e:	687a      	ldr	r2, [r7, #4]
200016a0:	f642 63c4 	movw	r3, #11972	; 0x2ec4
200016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a8:	429a      	cmp	r2, r3
200016aa:	d006      	beq.n	200016ba <MSS_UART_polled_tx_string+0x52>
200016ac:	687a      	ldr	r2, [r7, #4]
200016ae:	f642 639c 	movw	r3, #11932	; 0x2e9c
200016b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b6:	429a      	cmp	r2, r3
200016b8:	d138      	bne.n	2000172c <MSS_UART_polled_tx_string+0xc4>
200016ba:	683b      	ldr	r3, [r7, #0]
200016bc:	2b00      	cmp	r3, #0
200016be:	d035      	beq.n	2000172c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200016c0:	683a      	ldr	r2, [r7, #0]
200016c2:	68bb      	ldr	r3, [r7, #8]
200016c4:	4413      	add	r3, r2
200016c6:	781b      	ldrb	r3, [r3, #0]
200016c8:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200016ca:	e02c      	b.n	20001726 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200016cc:	687b      	ldr	r3, [r7, #4]
200016ce:	681b      	ldr	r3, [r3, #0]
200016d0:	7d1b      	ldrb	r3, [r3, #20]
200016d2:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
200016d4:	687b      	ldr	r3, [r7, #4]
200016d6:	7a9a      	ldrb	r2, [r3, #10]
200016d8:	7dfb      	ldrb	r3, [r7, #23]
200016da:	ea42 0303 	orr.w	r3, r2, r3
200016de:	b2da      	uxtb	r2, r3
200016e0:	687b      	ldr	r3, [r7, #4]
200016e2:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
200016e4:	7dfb      	ldrb	r3, [r7, #23]
200016e6:	f003 0320 	and.w	r3, r3, #32
200016ea:	2b00      	cmp	r3, #0
200016ec:	d0ee      	beq.n	200016cc <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
200016ee:	f04f 0300 	mov.w	r3, #0
200016f2:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200016f4:	e011      	b.n	2000171a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200016f6:	687b      	ldr	r3, [r7, #4]
200016f8:	681b      	ldr	r3, [r3, #0]
200016fa:	693a      	ldr	r2, [r7, #16]
200016fc:	b2d2      	uxtb	r2, r2
200016fe:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20001700:	68fb      	ldr	r3, [r7, #12]
20001702:	f103 0301 	add.w	r3, r3, #1
20001706:	60fb      	str	r3, [r7, #12]
                char_idx++;
20001708:	68bb      	ldr	r3, [r7, #8]
2000170a:	f103 0301 	add.w	r3, r3, #1
2000170e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001710:	683a      	ldr	r2, [r7, #0]
20001712:	68bb      	ldr	r3, [r7, #8]
20001714:	4413      	add	r3, r2
20001716:	781b      	ldrb	r3, [r3, #0]
20001718:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000171a:	693b      	ldr	r3, [r7, #16]
2000171c:	2b00      	cmp	r3, #0
2000171e:	d002      	beq.n	20001726 <MSS_UART_polled_tx_string+0xbe>
20001720:	68fb      	ldr	r3, [r7, #12]
20001722:	2b0f      	cmp	r3, #15
20001724:	d9e7      	bls.n	200016f6 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001726:	693b      	ldr	r3, [r7, #16]
20001728:	2b00      	cmp	r3, #0
2000172a:	d1cf      	bne.n	200016cc <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
2000172c:	f107 071c 	add.w	r7, r7, #28
20001730:	46bd      	mov	sp, r7
20001732:	bc80      	pop	{r7}
20001734:	4770      	bx	lr
20001736:	bf00      	nop

20001738 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001738:	b580      	push	{r7, lr}
2000173a:	b084      	sub	sp, #16
2000173c:	af00      	add	r7, sp, #0
2000173e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001740:	687a      	ldr	r2, [r7, #4]
20001742:	f642 63c4 	movw	r3, #11972	; 0x2ec4
20001746:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000174a:	429a      	cmp	r2, r3
2000174c:	d007      	beq.n	2000175e <MSS_UART_isr+0x26>
2000174e:	687a      	ldr	r2, [r7, #4]
20001750:	f642 639c 	movw	r3, #11932	; 0x2e9c
20001754:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001758:	429a      	cmp	r2, r3
2000175a:	d000      	beq.n	2000175e <MSS_UART_isr+0x26>
2000175c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000175e:	687a      	ldr	r2, [r7, #4]
20001760:	f642 63c4 	movw	r3, #11972	; 0x2ec4
20001764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001768:	429a      	cmp	r2, r3
2000176a:	d006      	beq.n	2000177a <MSS_UART_isr+0x42>
2000176c:	687a      	ldr	r2, [r7, #4]
2000176e:	f642 639c 	movw	r3, #11932	; 0x2e9c
20001772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001776:	429a      	cmp	r2, r3
20001778:	d167      	bne.n	2000184a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000177a:	687b      	ldr	r3, [r7, #4]
2000177c:	681b      	ldr	r3, [r3, #0]
2000177e:	7a1b      	ldrb	r3, [r3, #8]
20001780:	b2db      	uxtb	r3, r3
20001782:	f003 030f 	and.w	r3, r3, #15
20001786:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001788:	7bfb      	ldrb	r3, [r7, #15]
2000178a:	2b0c      	cmp	r3, #12
2000178c:	d854      	bhi.n	20001838 <MSS_UART_isr+0x100>
2000178e:	a201      	add	r2, pc, #4	; (adr r2, 20001794 <MSS_UART_isr+0x5c>)
20001790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001794:	200017c9 	.word	0x200017c9
20001798:	20001839 	.word	0x20001839
2000179c:	200017e5 	.word	0x200017e5
200017a0:	20001839 	.word	0x20001839
200017a4:	20001801 	.word	0x20001801
200017a8:	20001839 	.word	0x20001839
200017ac:	2000181d 	.word	0x2000181d
200017b0:	20001839 	.word	0x20001839
200017b4:	20001839 	.word	0x20001839
200017b8:	20001839 	.word	0x20001839
200017bc:	20001839 	.word	0x20001839
200017c0:	20001839 	.word	0x20001839
200017c4:	20001801 	.word	0x20001801
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200017c8:	687b      	ldr	r3, [r7, #4]
200017ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200017cc:	2b00      	cmp	r3, #0
200017ce:	d100      	bne.n	200017d2 <MSS_UART_isr+0x9a>
200017d0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200017d2:	687b      	ldr	r3, [r7, #4]
200017d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200017d6:	2b00      	cmp	r3, #0
200017d8:	d030      	beq.n	2000183c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200017da:	687b      	ldr	r3, [r7, #4]
200017dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200017de:	6878      	ldr	r0, [r7, #4]
200017e0:	4798      	blx	r3
                }
            }
            break;
200017e2:	e032      	b.n	2000184a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200017e4:	687b      	ldr	r3, [r7, #4]
200017e6:	6a1b      	ldr	r3, [r3, #32]
200017e8:	2b00      	cmp	r3, #0
200017ea:	d100      	bne.n	200017ee <MSS_UART_isr+0xb6>
200017ec:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200017ee:	687b      	ldr	r3, [r7, #4]
200017f0:	6a1b      	ldr	r3, [r3, #32]
200017f2:	2b00      	cmp	r3, #0
200017f4:	d024      	beq.n	20001840 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200017f6:	687b      	ldr	r3, [r7, #4]
200017f8:	6a1b      	ldr	r3, [r3, #32]
200017fa:	6878      	ldr	r0, [r7, #4]
200017fc:	4798      	blx	r3
                }
            }
            break;
200017fe:	e024      	b.n	2000184a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001800:	687b      	ldr	r3, [r7, #4]
20001802:	69db      	ldr	r3, [r3, #28]
20001804:	2b00      	cmp	r3, #0
20001806:	d100      	bne.n	2000180a <MSS_UART_isr+0xd2>
20001808:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000180a:	687b      	ldr	r3, [r7, #4]
2000180c:	69db      	ldr	r3, [r3, #28]
2000180e:	2b00      	cmp	r3, #0
20001810:	d018      	beq.n	20001844 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20001812:	687b      	ldr	r3, [r7, #4]
20001814:	69db      	ldr	r3, [r3, #28]
20001816:	6878      	ldr	r0, [r7, #4]
20001818:	4798      	blx	r3
                }
            }
            break;
2000181a:	e016      	b.n	2000184a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
2000181c:	687b      	ldr	r3, [r7, #4]
2000181e:	699b      	ldr	r3, [r3, #24]
20001820:	2b00      	cmp	r3, #0
20001822:	d100      	bne.n	20001826 <MSS_UART_isr+0xee>
20001824:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001826:	687b      	ldr	r3, [r7, #4]
20001828:	699b      	ldr	r3, [r3, #24]
2000182a:	2b00      	cmp	r3, #0
2000182c:	d00c      	beq.n	20001848 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000182e:	687b      	ldr	r3, [r7, #4]
20001830:	699b      	ldr	r3, [r3, #24]
20001832:	6878      	ldr	r0, [r7, #4]
20001834:	4798      	blx	r3
                }
            }
            break;
20001836:	e008      	b.n	2000184a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001838:	be00      	bkpt	0x0000
2000183a:	e006      	b.n	2000184a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
2000183c:	bf00      	nop
2000183e:	e004      	b.n	2000184a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001840:	bf00      	nop
20001842:	e002      	b.n	2000184a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001844:	bf00      	nop
20001846:	e000      	b.n	2000184a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001848:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000184a:	f107 0710 	add.w	r7, r7, #16
2000184e:	46bd      	mov	sp, r7
20001850:	bd80      	pop	{r7, pc}
20001852:	bf00      	nop

20001854 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001854:	b480      	push	{r7}
20001856:	b087      	sub	sp, #28
20001858:	af00      	add	r7, sp, #0
2000185a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000185c:	687a      	ldr	r2, [r7, #4]
2000185e:	f642 63c4 	movw	r3, #11972	; 0x2ec4
20001862:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001866:	429a      	cmp	r2, r3
20001868:	d007      	beq.n	2000187a <default_tx_handler+0x26>
2000186a:	687a      	ldr	r2, [r7, #4]
2000186c:	f642 639c 	movw	r3, #11932	; 0x2e9c
20001870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001874:	429a      	cmp	r2, r3
20001876:	d000      	beq.n	2000187a <default_tx_handler+0x26>
20001878:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000187a:	687b      	ldr	r3, [r7, #4]
2000187c:	68db      	ldr	r3, [r3, #12]
2000187e:	2b00      	cmp	r3, #0
20001880:	d100      	bne.n	20001884 <default_tx_handler+0x30>
20001882:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001884:	687b      	ldr	r3, [r7, #4]
20001886:	691b      	ldr	r3, [r3, #16]
20001888:	2b00      	cmp	r3, #0
2000188a:	d100      	bne.n	2000188e <default_tx_handler+0x3a>
2000188c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000188e:	687a      	ldr	r2, [r7, #4]
20001890:	f642 63c4 	movw	r3, #11972	; 0x2ec4
20001894:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001898:	429a      	cmp	r2, r3
2000189a:	d006      	beq.n	200018aa <default_tx_handler+0x56>
2000189c:	687a      	ldr	r2, [r7, #4]
2000189e:	f642 639c 	movw	r3, #11932	; 0x2e9c
200018a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018a6:	429a      	cmp	r2, r3
200018a8:	d152      	bne.n	20001950 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200018aa:	687b      	ldr	r3, [r7, #4]
200018ac:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200018ae:	2b00      	cmp	r3, #0
200018b0:	d04e      	beq.n	20001950 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200018b2:	687b      	ldr	r3, [r7, #4]
200018b4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200018b6:	2b00      	cmp	r3, #0
200018b8:	d04a      	beq.n	20001950 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200018ba:	687b      	ldr	r3, [r7, #4]
200018bc:	681b      	ldr	r3, [r3, #0]
200018be:	7d1b      	ldrb	r3, [r3, #20]
200018c0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200018c2:	687b      	ldr	r3, [r7, #4]
200018c4:	7a9a      	ldrb	r2, [r3, #10]
200018c6:	7afb      	ldrb	r3, [r7, #11]
200018c8:	ea42 0303 	orr.w	r3, r2, r3
200018cc:	b2da      	uxtb	r2, r3
200018ce:	687b      	ldr	r3, [r7, #4]
200018d0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200018d2:	7afb      	ldrb	r3, [r7, #11]
200018d4:	f003 0320 	and.w	r3, r3, #32
200018d8:	2b00      	cmp	r3, #0
200018da:	d029      	beq.n	20001930 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200018dc:	f04f 0310 	mov.w	r3, #16
200018e0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200018e2:	687b      	ldr	r3, [r7, #4]
200018e4:	691a      	ldr	r2, [r3, #16]
200018e6:	687b      	ldr	r3, [r7, #4]
200018e8:	695b      	ldr	r3, [r3, #20]
200018ea:	ebc3 0302 	rsb	r3, r3, r2
200018ee:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200018f0:	697b      	ldr	r3, [r7, #20]
200018f2:	2b0f      	cmp	r3, #15
200018f4:	d801      	bhi.n	200018fa <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200018f6:	697b      	ldr	r3, [r7, #20]
200018f8:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200018fa:	f04f 0300 	mov.w	r3, #0
200018fe:	60fb      	str	r3, [r7, #12]
20001900:	e012      	b.n	20001928 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001902:	687b      	ldr	r3, [r7, #4]
20001904:	681b      	ldr	r3, [r3, #0]
20001906:	687a      	ldr	r2, [r7, #4]
20001908:	68d1      	ldr	r1, [r2, #12]
2000190a:	687a      	ldr	r2, [r7, #4]
2000190c:	6952      	ldr	r2, [r2, #20]
2000190e:	440a      	add	r2, r1
20001910:	7812      	ldrb	r2, [r2, #0]
20001912:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001914:	687b      	ldr	r3, [r7, #4]
20001916:	695b      	ldr	r3, [r3, #20]
20001918:	f103 0201 	add.w	r2, r3, #1
2000191c:	687b      	ldr	r3, [r7, #4]
2000191e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001920:	68fb      	ldr	r3, [r7, #12]
20001922:	f103 0301 	add.w	r3, r3, #1
20001926:	60fb      	str	r3, [r7, #12]
20001928:	68fa      	ldr	r2, [r7, #12]
2000192a:	693b      	ldr	r3, [r7, #16]
2000192c:	429a      	cmp	r2, r3
2000192e:	d3e8      	bcc.n	20001902 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001930:	687b      	ldr	r3, [r7, #4]
20001932:	695a      	ldr	r2, [r3, #20]
20001934:	687b      	ldr	r3, [r7, #4]
20001936:	691b      	ldr	r3, [r3, #16]
20001938:	429a      	cmp	r2, r3
2000193a:	d109      	bne.n	20001950 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000193c:	687b      	ldr	r3, [r7, #4]
2000193e:	f04f 0200 	mov.w	r2, #0
20001942:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001944:	687b      	ldr	r3, [r7, #4]
20001946:	685b      	ldr	r3, [r3, #4]
20001948:	f04f 0200 	mov.w	r2, #0
2000194c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001950:	f107 071c 	add.w	r7, r7, #28
20001954:	46bd      	mov	sp, r7
20001956:	bc80      	pop	{r7}
20001958:	4770      	bx	lr
2000195a:	bf00      	nop

2000195c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000195c:	4668      	mov	r0, sp
2000195e:	f020 0107 	bic.w	r1, r0, #7
20001962:	468d      	mov	sp, r1
20001964:	b589      	push	{r0, r3, r7, lr}
20001966:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001968:	f642 60c4 	movw	r0, #11972	; 0x2ec4
2000196c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001970:	f7ff fee2 	bl	20001738 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001974:	f04f 000a 	mov.w	r0, #10
20001978:	f7ff fce4 	bl	20001344 <NVIC_ClearPendingIRQ>
}
2000197c:	46bd      	mov	sp, r7
2000197e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001982:	4685      	mov	sp, r0
20001984:	4770      	bx	lr
20001986:	bf00      	nop

20001988 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001988:	4668      	mov	r0, sp
2000198a:	f020 0107 	bic.w	r1, r0, #7
2000198e:	468d      	mov	sp, r1
20001990:	b589      	push	{r0, r3, r7, lr}
20001992:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001994:	f642 609c 	movw	r0, #11932	; 0x2e9c
20001998:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000199c:	f7ff fecc 	bl	20001738 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200019a0:	f04f 000b 	mov.w	r0, #11
200019a4:	f7ff fcce 	bl	20001344 <NVIC_ClearPendingIRQ>
}
200019a8:	46bd      	mov	sp, r7
200019aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200019ae:	4685      	mov	sp, r0
200019b0:	4770      	bx	lr
200019b2:	bf00      	nop

200019b4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200019b4:	b480      	push	{r7}
200019b6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200019b8:	46bd      	mov	sp, r7
200019ba:	bc80      	pop	{r7}
200019bc:	4770      	bx	lr
200019be:	bf00      	nop

200019c0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200019c0:	b580      	push	{r7, lr}
200019c2:	b08a      	sub	sp, #40	; 0x28
200019c4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200019c6:	f642 03e4 	movw	r3, #10468	; 0x28e4
200019ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ce:	46bc      	mov	ip, r7
200019d0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200019d2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200019d6:	f242 0300 	movw	r3, #8192	; 0x2000
200019da:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200019e0:	ea4f 0393 	mov.w	r3, r3, lsr #2
200019e4:	f003 0303 	and.w	r3, r3, #3
200019e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
200019ec:	f107 0228 	add.w	r2, r7, #40	; 0x28
200019f0:	4413      	add	r3, r2
200019f2:	f853 3c28 	ldr.w	r3, [r3, #-40]
200019f6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200019f8:	f242 0300 	movw	r3, #8192	; 0x2000
200019fc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001a02:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001a06:	f003 0303 	and.w	r3, r3, #3
20001a0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001a0e:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001a12:	4413      	add	r3, r2
20001a14:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001a18:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001a1a:	f242 0300 	movw	r3, #8192	; 0x2000
20001a1e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001a24:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001a28:	f003 0303 	and.w	r3, r3, #3
20001a2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001a30:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001a34:	4413      	add	r3, r2
20001a36:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001a3a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001a3c:	f242 0300 	movw	r3, #8192	; 0x2000
20001a40:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001a46:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001a4a:	f003 031f 	and.w	r3, r3, #31
20001a4e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001a50:	f242 0300 	movw	r3, #8192	; 0x2000
20001a54:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001a5a:	ea4f 3353 	mov.w	r3, r3, lsr #13
20001a5e:	f003 0301 	and.w	r3, r3, #1
20001a62:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001a64:	6a3b      	ldr	r3, [r7, #32]
20001a66:	f103 0301 	add.w	r3, r3, #1
20001a6a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001a6e:	2b00      	cmp	r3, #0
20001a70:	d003      	beq.n	20001a7a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20001a72:	69fb      	ldr	r3, [r7, #28]
20001a74:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001a78:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001a7a:	f000 f849 	bl	20001b10 <GetSystemClock>
20001a7e:	4602      	mov	r2, r0
20001a80:	f642 1320 	movw	r3, #10528	; 0x2920
20001a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a88:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001a8a:	f642 1320 	movw	r3, #10528	; 0x2920
20001a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a92:	681a      	ldr	r2, [r3, #0]
20001a94:	693b      	ldr	r3, [r7, #16]
20001a96:	fbb2 f2f3 	udiv	r2, r2, r3
20001a9a:	f642 1324 	movw	r3, #10532	; 0x2924
20001a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001aa4:	f642 1320 	movw	r3, #10528	; 0x2920
20001aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aac:	681a      	ldr	r2, [r3, #0]
20001aae:	697b      	ldr	r3, [r7, #20]
20001ab0:	fbb2 f2f3 	udiv	r2, r2, r3
20001ab4:	f642 1328 	movw	r3, #10536	; 0x2928
20001ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001abc:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001abe:	f642 1320 	movw	r3, #10528	; 0x2920
20001ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac6:	681a      	ldr	r2, [r3, #0]
20001ac8:	69bb      	ldr	r3, [r7, #24]
20001aca:	fbb2 f2f3 	udiv	r2, r2, r3
20001ace:	f642 132c 	movw	r3, #10540	; 0x292c
20001ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ad6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001ad8:	f642 1320 	movw	r3, #10528	; 0x2920
20001adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae0:	681a      	ldr	r2, [r3, #0]
20001ae2:	69fb      	ldr	r3, [r7, #28]
20001ae4:	fbb2 f2f3 	udiv	r2, r2, r3
20001ae8:	f642 1330 	movw	r3, #10544	; 0x2930
20001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001af2:	f642 1320 	movw	r3, #10528	; 0x2920
20001af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001afa:	681a      	ldr	r2, [r3, #0]
20001afc:	f642 131c 	movw	r3, #10524	; 0x291c
20001b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b04:	601a      	str	r2, [r3, #0]
}
20001b06:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001b0a:	46bd      	mov	sp, r7
20001b0c:	bd80      	pop	{r7, pc}
20001b0e:	bf00      	nop

20001b10 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20001b10:	b480      	push	{r7}
20001b12:	b08b      	sub	sp, #44	; 0x2c
20001b14:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20001b16:	f04f 0300 	mov.w	r3, #0
20001b1a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20001b1c:	f640 031c 	movw	r3, #2076	; 0x81c
20001b20:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001b24:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20001b26:	f240 2330 	movw	r3, #560	; 0x230
20001b2a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001b2e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001b30:	68fb      	ldr	r3, [r7, #12]
20001b32:	681b      	ldr	r3, [r3, #0]
20001b34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001b38:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20001b3a:	693a      	ldr	r2, [r7, #16]
20001b3c:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001b40:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001b44:	429a      	cmp	r2, r3
20001b46:	d108      	bne.n	20001b5a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001b48:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001b4c:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001b50:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20001b52:	697b      	ldr	r3, [r7, #20]
20001b54:	681b      	ldr	r3, [r3, #0]
20001b56:	607b      	str	r3, [r7, #4]
20001b58:	e03d      	b.n	20001bd6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001b5a:	68bb      	ldr	r3, [r7, #8]
20001b5c:	681a      	ldr	r2, [r3, #0]
20001b5e:	f244 3341 	movw	r3, #17217	; 0x4341
20001b62:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001b66:	429a      	cmp	r2, r3
20001b68:	d135      	bne.n	20001bd6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001b6a:	f640 0340 	movw	r3, #2112	; 0x840
20001b6e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001b72:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001b74:	69bb      	ldr	r3, [r7, #24]
20001b76:	681b      	ldr	r3, [r3, #0]
20001b78:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001b7a:	69fb      	ldr	r3, [r7, #28]
20001b7c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001b80:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001b82:	69fa      	ldr	r2, [r7, #28]
20001b84:	f240 3300 	movw	r3, #768	; 0x300
20001b88:	f2c0 0301 	movt	r3, #1
20001b8c:	429a      	cmp	r2, r3
20001b8e:	d922      	bls.n	20001bd6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001b90:	69fa      	ldr	r2, [r7, #28]
20001b92:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001b96:	f2c0 0301 	movt	r3, #1
20001b9a:	429a      	cmp	r2, r3
20001b9c:	d808      	bhi.n	20001bb0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20001b9e:	f241 632c 	movw	r3, #5676	; 0x162c
20001ba2:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001ba6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001ba8:	6a3b      	ldr	r3, [r7, #32]
20001baa:	681b      	ldr	r3, [r3, #0]
20001bac:	607b      	str	r3, [r7, #4]
20001bae:	e012      	b.n	20001bd6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001bb0:	69fa      	ldr	r2, [r7, #28]
20001bb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001bb6:	f2c0 0302 	movt	r3, #2
20001bba:	429a      	cmp	r2, r3
20001bbc:	d808      	bhi.n	20001bd0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20001bbe:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001bc2:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bc6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20001bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001bca:	681b      	ldr	r3, [r3, #0]
20001bcc:	607b      	str	r3, [r7, #4]
20001bce:	e002      	b.n	20001bd6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20001bd0:	f04f 0300 	mov.w	r3, #0
20001bd4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20001bd6:	687b      	ldr	r3, [r7, #4]
20001bd8:	2b00      	cmp	r3, #0
20001bda:	d105      	bne.n	20001be8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001bdc:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20001bde:	f647 0340 	movw	r3, #30784	; 0x7840
20001be2:	f2c0 137d 	movt	r3, #381	; 0x17d
20001be6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20001be8:	687b      	ldr	r3, [r7, #4]
}
20001bea:	4618      	mov	r0, r3
20001bec:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20001bf0:	46bd      	mov	sp, r7
20001bf2:	bc80      	pop	{r7}
20001bf4:	4770      	bx	lr
20001bf6:	bf00      	nop

20001bf8 <__libc_init_array>:
20001bf8:	b570      	push	{r4, r5, r6, lr}
20001bfa:	f642 1610 	movw	r6, #10512	; 0x2910
20001bfe:	f642 1510 	movw	r5, #10512	; 0x2910
20001c02:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001c06:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001c0a:	1b76      	subs	r6, r6, r5
20001c0c:	10b6      	asrs	r6, r6, #2
20001c0e:	d006      	beq.n	20001c1e <__libc_init_array+0x26>
20001c10:	2400      	movs	r4, #0
20001c12:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001c16:	3401      	adds	r4, #1
20001c18:	4798      	blx	r3
20001c1a:	42a6      	cmp	r6, r4
20001c1c:	d8f9      	bhi.n	20001c12 <__libc_init_array+0x1a>
20001c1e:	f642 1510 	movw	r5, #10512	; 0x2910
20001c22:	f642 1614 	movw	r6, #10516	; 0x2914
20001c26:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001c2a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001c2e:	1b76      	subs	r6, r6, r5
20001c30:	f000 fe62 	bl	200028f8 <_init>
20001c34:	10b6      	asrs	r6, r6, #2
20001c36:	d006      	beq.n	20001c46 <__libc_init_array+0x4e>
20001c38:	2400      	movs	r4, #0
20001c3a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001c3e:	3401      	adds	r4, #1
20001c40:	4798      	blx	r3
20001c42:	42a6      	cmp	r6, r4
20001c44:	d8f9      	bhi.n	20001c3a <__libc_init_array+0x42>
20001c46:	bd70      	pop	{r4, r5, r6, pc}

20001c48 <free>:
20001c48:	f642 1334 	movw	r3, #10548	; 0x2934
20001c4c:	4601      	mov	r1, r0
20001c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c52:	6818      	ldr	r0, [r3, #0]
20001c54:	f000 bcc0 	b.w	200025d8 <_free_r>

20001c58 <malloc>:
20001c58:	f642 1334 	movw	r3, #10548	; 0x2934
20001c5c:	4601      	mov	r1, r0
20001c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c62:	6818      	ldr	r0, [r3, #0]
20001c64:	f000 b800 	b.w	20001c68 <_malloc_r>

20001c68 <_malloc_r>:
20001c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001c6c:	f101 040b 	add.w	r4, r1, #11
20001c70:	2c16      	cmp	r4, #22
20001c72:	b083      	sub	sp, #12
20001c74:	4606      	mov	r6, r0
20001c76:	d82f      	bhi.n	20001cd8 <_malloc_r+0x70>
20001c78:	2300      	movs	r3, #0
20001c7a:	2410      	movs	r4, #16
20001c7c:	428c      	cmp	r4, r1
20001c7e:	bf2c      	ite	cs
20001c80:	4619      	movcs	r1, r3
20001c82:	f043 0101 	orrcc.w	r1, r3, #1
20001c86:	2900      	cmp	r1, #0
20001c88:	d130      	bne.n	20001cec <_malloc_r+0x84>
20001c8a:	4630      	mov	r0, r6
20001c8c:	f000 fb86 	bl	2000239c <__malloc_lock>
20001c90:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20001c94:	d22e      	bcs.n	20001cf4 <_malloc_r+0x8c>
20001c96:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20001c9a:	f642 2528 	movw	r5, #10792	; 0x2a28
20001c9e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001ca2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20001ca6:	68d3      	ldr	r3, [r2, #12]
20001ca8:	4293      	cmp	r3, r2
20001caa:	f000 8206 	beq.w	200020ba <_malloc_r+0x452>
20001cae:	685a      	ldr	r2, [r3, #4]
20001cb0:	f103 0508 	add.w	r5, r3, #8
20001cb4:	68d9      	ldr	r1, [r3, #12]
20001cb6:	4630      	mov	r0, r6
20001cb8:	f022 0c03 	bic.w	ip, r2, #3
20001cbc:	689a      	ldr	r2, [r3, #8]
20001cbe:	4463      	add	r3, ip
20001cc0:	685c      	ldr	r4, [r3, #4]
20001cc2:	608a      	str	r2, [r1, #8]
20001cc4:	f044 0401 	orr.w	r4, r4, #1
20001cc8:	60d1      	str	r1, [r2, #12]
20001cca:	605c      	str	r4, [r3, #4]
20001ccc:	f000 fb68 	bl	200023a0 <__malloc_unlock>
20001cd0:	4628      	mov	r0, r5
20001cd2:	b003      	add	sp, #12
20001cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001cd8:	f024 0407 	bic.w	r4, r4, #7
20001cdc:	0fe3      	lsrs	r3, r4, #31
20001cde:	428c      	cmp	r4, r1
20001ce0:	bf2c      	ite	cs
20001ce2:	4619      	movcs	r1, r3
20001ce4:	f043 0101 	orrcc.w	r1, r3, #1
20001ce8:	2900      	cmp	r1, #0
20001cea:	d0ce      	beq.n	20001c8a <_malloc_r+0x22>
20001cec:	230c      	movs	r3, #12
20001cee:	2500      	movs	r5, #0
20001cf0:	6033      	str	r3, [r6, #0]
20001cf2:	e7ed      	b.n	20001cd0 <_malloc_r+0x68>
20001cf4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20001cf8:	bf04      	itt	eq
20001cfa:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20001cfe:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20001d02:	f040 8090 	bne.w	20001e26 <_malloc_r+0x1be>
20001d06:	f642 2528 	movw	r5, #10792	; 0x2a28
20001d0a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001d0e:	1828      	adds	r0, r5, r0
20001d10:	68c3      	ldr	r3, [r0, #12]
20001d12:	4298      	cmp	r0, r3
20001d14:	d106      	bne.n	20001d24 <_malloc_r+0xbc>
20001d16:	e00d      	b.n	20001d34 <_malloc_r+0xcc>
20001d18:	2a00      	cmp	r2, #0
20001d1a:	f280 816f 	bge.w	20001ffc <_malloc_r+0x394>
20001d1e:	68db      	ldr	r3, [r3, #12]
20001d20:	4298      	cmp	r0, r3
20001d22:	d007      	beq.n	20001d34 <_malloc_r+0xcc>
20001d24:	6859      	ldr	r1, [r3, #4]
20001d26:	f021 0103 	bic.w	r1, r1, #3
20001d2a:	1b0a      	subs	r2, r1, r4
20001d2c:	2a0f      	cmp	r2, #15
20001d2e:	ddf3      	ble.n	20001d18 <_malloc_r+0xb0>
20001d30:	f10e 3eff 	add.w	lr, lr, #4294967295
20001d34:	f10e 0e01 	add.w	lr, lr, #1
20001d38:	f642 2728 	movw	r7, #10792	; 0x2a28
20001d3c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001d40:	f107 0108 	add.w	r1, r7, #8
20001d44:	688b      	ldr	r3, [r1, #8]
20001d46:	4299      	cmp	r1, r3
20001d48:	bf08      	it	eq
20001d4a:	687a      	ldreq	r2, [r7, #4]
20001d4c:	d026      	beq.n	20001d9c <_malloc_r+0x134>
20001d4e:	685a      	ldr	r2, [r3, #4]
20001d50:	f022 0c03 	bic.w	ip, r2, #3
20001d54:	ebc4 020c 	rsb	r2, r4, ip
20001d58:	2a0f      	cmp	r2, #15
20001d5a:	f300 8194 	bgt.w	20002086 <_malloc_r+0x41e>
20001d5e:	2a00      	cmp	r2, #0
20001d60:	60c9      	str	r1, [r1, #12]
20001d62:	6089      	str	r1, [r1, #8]
20001d64:	f280 8099 	bge.w	20001e9a <_malloc_r+0x232>
20001d68:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20001d6c:	f080 8165 	bcs.w	2000203a <_malloc_r+0x3d2>
20001d70:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20001d74:	f04f 0a01 	mov.w	sl, #1
20001d78:	687a      	ldr	r2, [r7, #4]
20001d7a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20001d7e:	ea4f 0cac 	mov.w	ip, ip, asr #2
20001d82:	fa0a fc0c 	lsl.w	ip, sl, ip
20001d86:	60d8      	str	r0, [r3, #12]
20001d88:	f8d0 8008 	ldr.w	r8, [r0, #8]
20001d8c:	ea4c 0202 	orr.w	r2, ip, r2
20001d90:	607a      	str	r2, [r7, #4]
20001d92:	f8c3 8008 	str.w	r8, [r3, #8]
20001d96:	f8c8 300c 	str.w	r3, [r8, #12]
20001d9a:	6083      	str	r3, [r0, #8]
20001d9c:	f04f 0c01 	mov.w	ip, #1
20001da0:	ea4f 03ae 	mov.w	r3, lr, asr #2
20001da4:	fa0c fc03 	lsl.w	ip, ip, r3
20001da8:	4594      	cmp	ip, r2
20001daa:	f200 8082 	bhi.w	20001eb2 <_malloc_r+0x24a>
20001dae:	ea12 0f0c 	tst.w	r2, ip
20001db2:	d108      	bne.n	20001dc6 <_malloc_r+0x15e>
20001db4:	f02e 0e03 	bic.w	lr, lr, #3
20001db8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001dbc:	f10e 0e04 	add.w	lr, lr, #4
20001dc0:	ea12 0f0c 	tst.w	r2, ip
20001dc4:	d0f8      	beq.n	20001db8 <_malloc_r+0x150>
20001dc6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20001dca:	46f2      	mov	sl, lr
20001dcc:	46c8      	mov	r8, r9
20001dce:	f8d8 300c 	ldr.w	r3, [r8, #12]
20001dd2:	4598      	cmp	r8, r3
20001dd4:	d107      	bne.n	20001de6 <_malloc_r+0x17e>
20001dd6:	e168      	b.n	200020aa <_malloc_r+0x442>
20001dd8:	2a00      	cmp	r2, #0
20001dda:	f280 8178 	bge.w	200020ce <_malloc_r+0x466>
20001dde:	68db      	ldr	r3, [r3, #12]
20001de0:	4598      	cmp	r8, r3
20001de2:	f000 8162 	beq.w	200020aa <_malloc_r+0x442>
20001de6:	6858      	ldr	r0, [r3, #4]
20001de8:	f020 0003 	bic.w	r0, r0, #3
20001dec:	1b02      	subs	r2, r0, r4
20001dee:	2a0f      	cmp	r2, #15
20001df0:	ddf2      	ble.n	20001dd8 <_malloc_r+0x170>
20001df2:	461d      	mov	r5, r3
20001df4:	191f      	adds	r7, r3, r4
20001df6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20001dfa:	f044 0e01 	orr.w	lr, r4, #1
20001dfe:	f855 4f08 	ldr.w	r4, [r5, #8]!
20001e02:	4630      	mov	r0, r6
20001e04:	50ba      	str	r2, [r7, r2]
20001e06:	f042 0201 	orr.w	r2, r2, #1
20001e0a:	f8c3 e004 	str.w	lr, [r3, #4]
20001e0e:	f8cc 4008 	str.w	r4, [ip, #8]
20001e12:	f8c4 c00c 	str.w	ip, [r4, #12]
20001e16:	608f      	str	r7, [r1, #8]
20001e18:	60cf      	str	r7, [r1, #12]
20001e1a:	607a      	str	r2, [r7, #4]
20001e1c:	60b9      	str	r1, [r7, #8]
20001e1e:	60f9      	str	r1, [r7, #12]
20001e20:	f000 fabe 	bl	200023a0 <__malloc_unlock>
20001e24:	e754      	b.n	20001cd0 <_malloc_r+0x68>
20001e26:	f1be 0f04 	cmp.w	lr, #4
20001e2a:	bf9e      	ittt	ls
20001e2c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20001e30:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20001e34:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001e38:	f67f af65 	bls.w	20001d06 <_malloc_r+0x9e>
20001e3c:	f1be 0f14 	cmp.w	lr, #20
20001e40:	bf9c      	itt	ls
20001e42:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20001e46:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001e4a:	f67f af5c 	bls.w	20001d06 <_malloc_r+0x9e>
20001e4e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20001e52:	bf9e      	ittt	ls
20001e54:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20001e58:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20001e5c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001e60:	f67f af51 	bls.w	20001d06 <_malloc_r+0x9e>
20001e64:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20001e68:	bf9e      	ittt	ls
20001e6a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20001e6e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20001e72:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001e76:	f67f af46 	bls.w	20001d06 <_malloc_r+0x9e>
20001e7a:	f240 5354 	movw	r3, #1364	; 0x554
20001e7e:	459e      	cmp	lr, r3
20001e80:	bf95      	itete	ls
20001e82:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20001e86:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20001e8a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20001e8e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20001e92:	bf98      	it	ls
20001e94:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001e98:	e735      	b.n	20001d06 <_malloc_r+0x9e>
20001e9a:	eb03 020c 	add.w	r2, r3, ip
20001e9e:	f103 0508 	add.w	r5, r3, #8
20001ea2:	4630      	mov	r0, r6
20001ea4:	6853      	ldr	r3, [r2, #4]
20001ea6:	f043 0301 	orr.w	r3, r3, #1
20001eaa:	6053      	str	r3, [r2, #4]
20001eac:	f000 fa78 	bl	200023a0 <__malloc_unlock>
20001eb0:	e70e      	b.n	20001cd0 <_malloc_r+0x68>
20001eb2:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001eb6:	f8d8 3004 	ldr.w	r3, [r8, #4]
20001eba:	f023 0903 	bic.w	r9, r3, #3
20001ebe:	ebc4 0209 	rsb	r2, r4, r9
20001ec2:	454c      	cmp	r4, r9
20001ec4:	bf94      	ite	ls
20001ec6:	2300      	movls	r3, #0
20001ec8:	2301      	movhi	r3, #1
20001eca:	2a0f      	cmp	r2, #15
20001ecc:	bfd8      	it	le
20001ece:	f043 0301 	orrle.w	r3, r3, #1
20001ed2:	2b00      	cmp	r3, #0
20001ed4:	f000 80a1 	beq.w	2000201a <_malloc_r+0x3b2>
20001ed8:	f642 6b40 	movw	fp, #11840	; 0x2e40
20001edc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20001ee0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20001ee4:	f8db 3000 	ldr.w	r3, [fp]
20001ee8:	3310      	adds	r3, #16
20001eea:	191b      	adds	r3, r3, r4
20001eec:	f1b2 3fff 	cmp.w	r2, #4294967295
20001ef0:	d006      	beq.n	20001f00 <_malloc_r+0x298>
20001ef2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20001ef6:	331f      	adds	r3, #31
20001ef8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20001efc:	f023 031f 	bic.w	r3, r3, #31
20001f00:	4619      	mov	r1, r3
20001f02:	4630      	mov	r0, r6
20001f04:	9301      	str	r3, [sp, #4]
20001f06:	f000 fa4d 	bl	200023a4 <_sbrk_r>
20001f0a:	9b01      	ldr	r3, [sp, #4]
20001f0c:	f1b0 3fff 	cmp.w	r0, #4294967295
20001f10:	4682      	mov	sl, r0
20001f12:	f000 80f4 	beq.w	200020fe <_malloc_r+0x496>
20001f16:	eb08 0109 	add.w	r1, r8, r9
20001f1a:	4281      	cmp	r1, r0
20001f1c:	f200 80ec 	bhi.w	200020f8 <_malloc_r+0x490>
20001f20:	f8db 2004 	ldr.w	r2, [fp, #4]
20001f24:	189a      	adds	r2, r3, r2
20001f26:	4551      	cmp	r1, sl
20001f28:	f8cb 2004 	str.w	r2, [fp, #4]
20001f2c:	f000 8145 	beq.w	200021ba <_malloc_r+0x552>
20001f30:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20001f34:	f642 2028 	movw	r0, #10792	; 0x2a28
20001f38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f3c:	f1b5 3fff 	cmp.w	r5, #4294967295
20001f40:	bf08      	it	eq
20001f42:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20001f46:	d003      	beq.n	20001f50 <_malloc_r+0x2e8>
20001f48:	4452      	add	r2, sl
20001f4a:	1a51      	subs	r1, r2, r1
20001f4c:	f8cb 1004 	str.w	r1, [fp, #4]
20001f50:	f01a 0507 	ands.w	r5, sl, #7
20001f54:	4630      	mov	r0, r6
20001f56:	bf17      	itett	ne
20001f58:	f1c5 0508 	rsbne	r5, r5, #8
20001f5c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20001f60:	44aa      	addne	sl, r5
20001f62:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20001f66:	4453      	add	r3, sl
20001f68:	051b      	lsls	r3, r3, #20
20001f6a:	0d1b      	lsrs	r3, r3, #20
20001f6c:	1aed      	subs	r5, r5, r3
20001f6e:	4629      	mov	r1, r5
20001f70:	f000 fa18 	bl	200023a4 <_sbrk_r>
20001f74:	f1b0 3fff 	cmp.w	r0, #4294967295
20001f78:	f000 812c 	beq.w	200021d4 <_malloc_r+0x56c>
20001f7c:	ebca 0100 	rsb	r1, sl, r0
20001f80:	1949      	adds	r1, r1, r5
20001f82:	f041 0101 	orr.w	r1, r1, #1
20001f86:	f8db 2004 	ldr.w	r2, [fp, #4]
20001f8a:	f642 6340 	movw	r3, #11840	; 0x2e40
20001f8e:	f8c7 a008 	str.w	sl, [r7, #8]
20001f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f96:	18aa      	adds	r2, r5, r2
20001f98:	45b8      	cmp	r8, r7
20001f9a:	f8cb 2004 	str.w	r2, [fp, #4]
20001f9e:	f8ca 1004 	str.w	r1, [sl, #4]
20001fa2:	d017      	beq.n	20001fd4 <_malloc_r+0x36c>
20001fa4:	f1b9 0f0f 	cmp.w	r9, #15
20001fa8:	f240 80df 	bls.w	2000216a <_malloc_r+0x502>
20001fac:	f1a9 010c 	sub.w	r1, r9, #12
20001fb0:	2505      	movs	r5, #5
20001fb2:	f021 0107 	bic.w	r1, r1, #7
20001fb6:	eb08 0001 	add.w	r0, r8, r1
20001fba:	290f      	cmp	r1, #15
20001fbc:	6085      	str	r5, [r0, #8]
20001fbe:	6045      	str	r5, [r0, #4]
20001fc0:	f8d8 0004 	ldr.w	r0, [r8, #4]
20001fc4:	f000 0001 	and.w	r0, r0, #1
20001fc8:	ea41 0000 	orr.w	r0, r1, r0
20001fcc:	f8c8 0004 	str.w	r0, [r8, #4]
20001fd0:	f200 80ac 	bhi.w	2000212c <_malloc_r+0x4c4>
20001fd4:	46d0      	mov	r8, sl
20001fd6:	f642 6340 	movw	r3, #11840	; 0x2e40
20001fda:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20001fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fe2:	428a      	cmp	r2, r1
20001fe4:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20001fe8:	bf88      	it	hi
20001fea:	62da      	strhi	r2, [r3, #44]	; 0x2c
20001fec:	f642 6340 	movw	r3, #11840	; 0x2e40
20001ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ff4:	428a      	cmp	r2, r1
20001ff6:	bf88      	it	hi
20001ff8:	631a      	strhi	r2, [r3, #48]	; 0x30
20001ffa:	e082      	b.n	20002102 <_malloc_r+0x49a>
20001ffc:	185c      	adds	r4, r3, r1
20001ffe:	689a      	ldr	r2, [r3, #8]
20002000:	68d9      	ldr	r1, [r3, #12]
20002002:	4630      	mov	r0, r6
20002004:	6866      	ldr	r6, [r4, #4]
20002006:	f103 0508 	add.w	r5, r3, #8
2000200a:	608a      	str	r2, [r1, #8]
2000200c:	f046 0301 	orr.w	r3, r6, #1
20002010:	60d1      	str	r1, [r2, #12]
20002012:	6063      	str	r3, [r4, #4]
20002014:	f000 f9c4 	bl	200023a0 <__malloc_unlock>
20002018:	e65a      	b.n	20001cd0 <_malloc_r+0x68>
2000201a:	eb08 0304 	add.w	r3, r8, r4
2000201e:	f042 0201 	orr.w	r2, r2, #1
20002022:	f044 0401 	orr.w	r4, r4, #1
20002026:	4630      	mov	r0, r6
20002028:	f8c8 4004 	str.w	r4, [r8, #4]
2000202c:	f108 0508 	add.w	r5, r8, #8
20002030:	605a      	str	r2, [r3, #4]
20002032:	60bb      	str	r3, [r7, #8]
20002034:	f000 f9b4 	bl	200023a0 <__malloc_unlock>
20002038:	e64a      	b.n	20001cd0 <_malloc_r+0x68>
2000203a:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000203e:	2a04      	cmp	r2, #4
20002040:	d954      	bls.n	200020ec <_malloc_r+0x484>
20002042:	2a14      	cmp	r2, #20
20002044:	f200 8089 	bhi.w	2000215a <_malloc_r+0x4f2>
20002048:	325b      	adds	r2, #91	; 0x5b
2000204a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000204e:	44a8      	add	r8, r5
20002050:	f642 2728 	movw	r7, #10792	; 0x2a28
20002054:	f2c2 0700 	movt	r7, #8192	; 0x2000
20002058:	f8d8 0008 	ldr.w	r0, [r8, #8]
2000205c:	4540      	cmp	r0, r8
2000205e:	d103      	bne.n	20002068 <_malloc_r+0x400>
20002060:	e06f      	b.n	20002142 <_malloc_r+0x4da>
20002062:	6880      	ldr	r0, [r0, #8]
20002064:	4580      	cmp	r8, r0
20002066:	d004      	beq.n	20002072 <_malloc_r+0x40a>
20002068:	6842      	ldr	r2, [r0, #4]
2000206a:	f022 0203 	bic.w	r2, r2, #3
2000206e:	4594      	cmp	ip, r2
20002070:	d3f7      	bcc.n	20002062 <_malloc_r+0x3fa>
20002072:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20002076:	f8c3 c00c 	str.w	ip, [r3, #12]
2000207a:	6098      	str	r0, [r3, #8]
2000207c:	687a      	ldr	r2, [r7, #4]
2000207e:	60c3      	str	r3, [r0, #12]
20002080:	f8cc 3008 	str.w	r3, [ip, #8]
20002084:	e68a      	b.n	20001d9c <_malloc_r+0x134>
20002086:	191f      	adds	r7, r3, r4
20002088:	4630      	mov	r0, r6
2000208a:	f044 0401 	orr.w	r4, r4, #1
2000208e:	60cf      	str	r7, [r1, #12]
20002090:	605c      	str	r4, [r3, #4]
20002092:	f103 0508 	add.w	r5, r3, #8
20002096:	50ba      	str	r2, [r7, r2]
20002098:	f042 0201 	orr.w	r2, r2, #1
2000209c:	608f      	str	r7, [r1, #8]
2000209e:	607a      	str	r2, [r7, #4]
200020a0:	60b9      	str	r1, [r7, #8]
200020a2:	60f9      	str	r1, [r7, #12]
200020a4:	f000 f97c 	bl	200023a0 <__malloc_unlock>
200020a8:	e612      	b.n	20001cd0 <_malloc_r+0x68>
200020aa:	f10a 0a01 	add.w	sl, sl, #1
200020ae:	f01a 0f03 	tst.w	sl, #3
200020b2:	d05f      	beq.n	20002174 <_malloc_r+0x50c>
200020b4:	f103 0808 	add.w	r8, r3, #8
200020b8:	e689      	b.n	20001dce <_malloc_r+0x166>
200020ba:	f103 0208 	add.w	r2, r3, #8
200020be:	68d3      	ldr	r3, [r2, #12]
200020c0:	429a      	cmp	r2, r3
200020c2:	bf08      	it	eq
200020c4:	f10e 0e02 	addeq.w	lr, lr, #2
200020c8:	f43f ae36 	beq.w	20001d38 <_malloc_r+0xd0>
200020cc:	e5ef      	b.n	20001cae <_malloc_r+0x46>
200020ce:	461d      	mov	r5, r3
200020d0:	1819      	adds	r1, r3, r0
200020d2:	68da      	ldr	r2, [r3, #12]
200020d4:	4630      	mov	r0, r6
200020d6:	f855 3f08 	ldr.w	r3, [r5, #8]!
200020da:	684c      	ldr	r4, [r1, #4]
200020dc:	6093      	str	r3, [r2, #8]
200020de:	f044 0401 	orr.w	r4, r4, #1
200020e2:	60da      	str	r2, [r3, #12]
200020e4:	604c      	str	r4, [r1, #4]
200020e6:	f000 f95b 	bl	200023a0 <__malloc_unlock>
200020ea:	e5f1      	b.n	20001cd0 <_malloc_r+0x68>
200020ec:	ea4f 129c 	mov.w	r2, ip, lsr #6
200020f0:	3238      	adds	r2, #56	; 0x38
200020f2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200020f6:	e7aa      	b.n	2000204e <_malloc_r+0x3e6>
200020f8:	45b8      	cmp	r8, r7
200020fa:	f43f af11 	beq.w	20001f20 <_malloc_r+0x2b8>
200020fe:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002102:	f8d8 2004 	ldr.w	r2, [r8, #4]
20002106:	f022 0203 	bic.w	r2, r2, #3
2000210a:	4294      	cmp	r4, r2
2000210c:	bf94      	ite	ls
2000210e:	2300      	movls	r3, #0
20002110:	2301      	movhi	r3, #1
20002112:	1b12      	subs	r2, r2, r4
20002114:	2a0f      	cmp	r2, #15
20002116:	bfd8      	it	le
20002118:	f043 0301 	orrle.w	r3, r3, #1
2000211c:	2b00      	cmp	r3, #0
2000211e:	f43f af7c 	beq.w	2000201a <_malloc_r+0x3b2>
20002122:	4630      	mov	r0, r6
20002124:	2500      	movs	r5, #0
20002126:	f000 f93b 	bl	200023a0 <__malloc_unlock>
2000212a:	e5d1      	b.n	20001cd0 <_malloc_r+0x68>
2000212c:	f108 0108 	add.w	r1, r8, #8
20002130:	4630      	mov	r0, r6
20002132:	9301      	str	r3, [sp, #4]
20002134:	f000 fa50 	bl	200025d8 <_free_r>
20002138:	9b01      	ldr	r3, [sp, #4]
2000213a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000213e:	685a      	ldr	r2, [r3, #4]
20002140:	e749      	b.n	20001fd6 <_malloc_r+0x36e>
20002142:	f04f 0a01 	mov.w	sl, #1
20002146:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000214a:	1092      	asrs	r2, r2, #2
2000214c:	4684      	mov	ip, r0
2000214e:	fa0a f202 	lsl.w	r2, sl, r2
20002152:	ea48 0202 	orr.w	r2, r8, r2
20002156:	607a      	str	r2, [r7, #4]
20002158:	e78d      	b.n	20002076 <_malloc_r+0x40e>
2000215a:	2a54      	cmp	r2, #84	; 0x54
2000215c:	d824      	bhi.n	200021a8 <_malloc_r+0x540>
2000215e:	ea4f 321c 	mov.w	r2, ip, lsr #12
20002162:	326e      	adds	r2, #110	; 0x6e
20002164:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002168:	e771      	b.n	2000204e <_malloc_r+0x3e6>
2000216a:	2301      	movs	r3, #1
2000216c:	46d0      	mov	r8, sl
2000216e:	f8ca 3004 	str.w	r3, [sl, #4]
20002172:	e7c6      	b.n	20002102 <_malloc_r+0x49a>
20002174:	464a      	mov	r2, r9
20002176:	f01e 0f03 	tst.w	lr, #3
2000217a:	4613      	mov	r3, r2
2000217c:	f10e 3eff 	add.w	lr, lr, #4294967295
20002180:	d033      	beq.n	200021ea <_malloc_r+0x582>
20002182:	f853 2908 	ldr.w	r2, [r3], #-8
20002186:	429a      	cmp	r2, r3
20002188:	d0f5      	beq.n	20002176 <_malloc_r+0x50e>
2000218a:	687b      	ldr	r3, [r7, #4]
2000218c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002190:	459c      	cmp	ip, r3
20002192:	f63f ae8e 	bhi.w	20001eb2 <_malloc_r+0x24a>
20002196:	f1bc 0f00 	cmp.w	ip, #0
2000219a:	f43f ae8a 	beq.w	20001eb2 <_malloc_r+0x24a>
2000219e:	ea1c 0f03 	tst.w	ip, r3
200021a2:	d027      	beq.n	200021f4 <_malloc_r+0x58c>
200021a4:	46d6      	mov	lr, sl
200021a6:	e60e      	b.n	20001dc6 <_malloc_r+0x15e>
200021a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200021ac:	d815      	bhi.n	200021da <_malloc_r+0x572>
200021ae:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200021b2:	3277      	adds	r2, #119	; 0x77
200021b4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200021b8:	e749      	b.n	2000204e <_malloc_r+0x3e6>
200021ba:	0508      	lsls	r0, r1, #20
200021bc:	0d00      	lsrs	r0, r0, #20
200021be:	2800      	cmp	r0, #0
200021c0:	f47f aeb6 	bne.w	20001f30 <_malloc_r+0x2c8>
200021c4:	f8d7 8008 	ldr.w	r8, [r7, #8]
200021c8:	444b      	add	r3, r9
200021ca:	f043 0301 	orr.w	r3, r3, #1
200021ce:	f8c8 3004 	str.w	r3, [r8, #4]
200021d2:	e700      	b.n	20001fd6 <_malloc_r+0x36e>
200021d4:	2101      	movs	r1, #1
200021d6:	2500      	movs	r5, #0
200021d8:	e6d5      	b.n	20001f86 <_malloc_r+0x31e>
200021da:	f240 5054 	movw	r0, #1364	; 0x554
200021de:	4282      	cmp	r2, r0
200021e0:	d90d      	bls.n	200021fe <_malloc_r+0x596>
200021e2:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200021e6:	227e      	movs	r2, #126	; 0x7e
200021e8:	e731      	b.n	2000204e <_malloc_r+0x3e6>
200021ea:	687b      	ldr	r3, [r7, #4]
200021ec:	ea23 030c 	bic.w	r3, r3, ip
200021f0:	607b      	str	r3, [r7, #4]
200021f2:	e7cb      	b.n	2000218c <_malloc_r+0x524>
200021f4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200021f8:	f10a 0a04 	add.w	sl, sl, #4
200021fc:	e7cf      	b.n	2000219e <_malloc_r+0x536>
200021fe:	ea4f 429c 	mov.w	r2, ip, lsr #18
20002202:	327c      	adds	r2, #124	; 0x7c
20002204:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002208:	e721      	b.n	2000204e <_malloc_r+0x3e6>
2000220a:	bf00      	nop

2000220c <memcpy>:
2000220c:	2a03      	cmp	r2, #3
2000220e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002212:	d80b      	bhi.n	2000222c <memcpy+0x20>
20002214:	b13a      	cbz	r2, 20002226 <memcpy+0x1a>
20002216:	2300      	movs	r3, #0
20002218:	f811 c003 	ldrb.w	ip, [r1, r3]
2000221c:	f800 c003 	strb.w	ip, [r0, r3]
20002220:	3301      	adds	r3, #1
20002222:	4293      	cmp	r3, r2
20002224:	d1f8      	bne.n	20002218 <memcpy+0xc>
20002226:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000222a:	4770      	bx	lr
2000222c:	1882      	adds	r2, r0, r2
2000222e:	460c      	mov	r4, r1
20002230:	4603      	mov	r3, r0
20002232:	e003      	b.n	2000223c <memcpy+0x30>
20002234:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002238:	f803 1c01 	strb.w	r1, [r3, #-1]
2000223c:	f003 0603 	and.w	r6, r3, #3
20002240:	4619      	mov	r1, r3
20002242:	46a4      	mov	ip, r4
20002244:	3301      	adds	r3, #1
20002246:	3401      	adds	r4, #1
20002248:	2e00      	cmp	r6, #0
2000224a:	d1f3      	bne.n	20002234 <memcpy+0x28>
2000224c:	f01c 0403 	ands.w	r4, ip, #3
20002250:	4663      	mov	r3, ip
20002252:	bf08      	it	eq
20002254:	ebc1 0c02 	rsbeq	ip, r1, r2
20002258:	d068      	beq.n	2000232c <memcpy+0x120>
2000225a:	4265      	negs	r5, r4
2000225c:	f1c4 0a04 	rsb	sl, r4, #4
20002260:	eb0c 0705 	add.w	r7, ip, r5
20002264:	4633      	mov	r3, r6
20002266:	ea4f 0aca 	mov.w	sl, sl, lsl #3
2000226a:	f85c 6005 	ldr.w	r6, [ip, r5]
2000226e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20002272:	1a55      	subs	r5, r2, r1
20002274:	e008      	b.n	20002288 <memcpy+0x7c>
20002276:	f857 4f04 	ldr.w	r4, [r7, #4]!
2000227a:	4626      	mov	r6, r4
2000227c:	fa04 f40a 	lsl.w	r4, r4, sl
20002280:	ea49 0404 	orr.w	r4, r9, r4
20002284:	50cc      	str	r4, [r1, r3]
20002286:	3304      	adds	r3, #4
20002288:	185c      	adds	r4, r3, r1
2000228a:	2d03      	cmp	r5, #3
2000228c:	fa26 f908 	lsr.w	r9, r6, r8
20002290:	f1a5 0504 	sub.w	r5, r5, #4
20002294:	eb0c 0603 	add.w	r6, ip, r3
20002298:	dced      	bgt.n	20002276 <memcpy+0x6a>
2000229a:	2300      	movs	r3, #0
2000229c:	e002      	b.n	200022a4 <memcpy+0x98>
2000229e:	5cf1      	ldrb	r1, [r6, r3]
200022a0:	54e1      	strb	r1, [r4, r3]
200022a2:	3301      	adds	r3, #1
200022a4:	1919      	adds	r1, r3, r4
200022a6:	4291      	cmp	r1, r2
200022a8:	d3f9      	bcc.n	2000229e <memcpy+0x92>
200022aa:	e7bc      	b.n	20002226 <memcpy+0x1a>
200022ac:	f853 4c40 	ldr.w	r4, [r3, #-64]
200022b0:	f841 4c40 	str.w	r4, [r1, #-64]
200022b4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200022b8:	f841 4c3c 	str.w	r4, [r1, #-60]
200022bc:	f853 4c38 	ldr.w	r4, [r3, #-56]
200022c0:	f841 4c38 	str.w	r4, [r1, #-56]
200022c4:	f853 4c34 	ldr.w	r4, [r3, #-52]
200022c8:	f841 4c34 	str.w	r4, [r1, #-52]
200022cc:	f853 4c30 	ldr.w	r4, [r3, #-48]
200022d0:	f841 4c30 	str.w	r4, [r1, #-48]
200022d4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200022d8:	f841 4c2c 	str.w	r4, [r1, #-44]
200022dc:	f853 4c28 	ldr.w	r4, [r3, #-40]
200022e0:	f841 4c28 	str.w	r4, [r1, #-40]
200022e4:	f853 4c24 	ldr.w	r4, [r3, #-36]
200022e8:	f841 4c24 	str.w	r4, [r1, #-36]
200022ec:	f853 4c20 	ldr.w	r4, [r3, #-32]
200022f0:	f841 4c20 	str.w	r4, [r1, #-32]
200022f4:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200022f8:	f841 4c1c 	str.w	r4, [r1, #-28]
200022fc:	f853 4c18 	ldr.w	r4, [r3, #-24]
20002300:	f841 4c18 	str.w	r4, [r1, #-24]
20002304:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002308:	f841 4c14 	str.w	r4, [r1, #-20]
2000230c:	f853 4c10 	ldr.w	r4, [r3, #-16]
20002310:	f841 4c10 	str.w	r4, [r1, #-16]
20002314:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002318:	f841 4c0c 	str.w	r4, [r1, #-12]
2000231c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20002320:	f841 4c08 	str.w	r4, [r1, #-8]
20002324:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002328:	f841 4c04 	str.w	r4, [r1, #-4]
2000232c:	461c      	mov	r4, r3
2000232e:	460d      	mov	r5, r1
20002330:	3340      	adds	r3, #64	; 0x40
20002332:	3140      	adds	r1, #64	; 0x40
20002334:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002338:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
2000233c:	dcb6      	bgt.n	200022ac <memcpy+0xa0>
2000233e:	4621      	mov	r1, r4
20002340:	462b      	mov	r3, r5
20002342:	1b54      	subs	r4, r2, r5
20002344:	e00f      	b.n	20002366 <memcpy+0x15a>
20002346:	f851 5c10 	ldr.w	r5, [r1, #-16]
2000234a:	f843 5c10 	str.w	r5, [r3, #-16]
2000234e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20002352:	f843 5c0c 	str.w	r5, [r3, #-12]
20002356:	f851 5c08 	ldr.w	r5, [r1, #-8]
2000235a:	f843 5c08 	str.w	r5, [r3, #-8]
2000235e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20002362:	f843 5c04 	str.w	r5, [r3, #-4]
20002366:	2c0f      	cmp	r4, #15
20002368:	460d      	mov	r5, r1
2000236a:	469c      	mov	ip, r3
2000236c:	f101 0110 	add.w	r1, r1, #16
20002370:	f103 0310 	add.w	r3, r3, #16
20002374:	f1a4 0410 	sub.w	r4, r4, #16
20002378:	dce5      	bgt.n	20002346 <memcpy+0x13a>
2000237a:	ebcc 0102 	rsb	r1, ip, r2
2000237e:	2300      	movs	r3, #0
20002380:	e003      	b.n	2000238a <memcpy+0x17e>
20002382:	58ec      	ldr	r4, [r5, r3]
20002384:	f84c 4003 	str.w	r4, [ip, r3]
20002388:	3304      	adds	r3, #4
2000238a:	195e      	adds	r6, r3, r5
2000238c:	2903      	cmp	r1, #3
2000238e:	eb03 040c 	add.w	r4, r3, ip
20002392:	f1a1 0104 	sub.w	r1, r1, #4
20002396:	dcf4      	bgt.n	20002382 <memcpy+0x176>
20002398:	e77f      	b.n	2000229a <memcpy+0x8e>
2000239a:	bf00      	nop

2000239c <__malloc_lock>:
2000239c:	4770      	bx	lr
2000239e:	bf00      	nop

200023a0 <__malloc_unlock>:
200023a0:	4770      	bx	lr
200023a2:	bf00      	nop

200023a4 <_sbrk_r>:
200023a4:	b538      	push	{r3, r4, r5, lr}
200023a6:	f642 64ec 	movw	r4, #12012	; 0x2eec
200023aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
200023ae:	4605      	mov	r5, r0
200023b0:	4608      	mov	r0, r1
200023b2:	2300      	movs	r3, #0
200023b4:	6023      	str	r3, [r4, #0]
200023b6:	f7fe ff7b 	bl	200012b0 <_sbrk>
200023ba:	f1b0 3fff 	cmp.w	r0, #4294967295
200023be:	d000      	beq.n	200023c2 <_sbrk_r+0x1e>
200023c0:	bd38      	pop	{r3, r4, r5, pc}
200023c2:	6823      	ldr	r3, [r4, #0]
200023c4:	2b00      	cmp	r3, #0
200023c6:	d0fb      	beq.n	200023c0 <_sbrk_r+0x1c>
200023c8:	602b      	str	r3, [r5, #0]
200023ca:	bd38      	pop	{r3, r4, r5, pc}

200023cc <strcat>:
200023cc:	f010 0f03 	tst.w	r0, #3
200023d0:	b510      	push	{r4, lr}
200023d2:	4604      	mov	r4, r0
200023d4:	bf18      	it	ne
200023d6:	4600      	movne	r0, r0
200023d8:	d111      	bne.n	200023fe <strcat+0x32>
200023da:	6823      	ldr	r3, [r4, #0]
200023dc:	4620      	mov	r0, r4
200023de:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
200023e2:	ea22 0303 	bic.w	r3, r2, r3
200023e6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200023ea:	d108      	bne.n	200023fe <strcat+0x32>
200023ec:	f850 3f04 	ldr.w	r3, [r0, #4]!
200023f0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
200023f4:	ea22 0303 	bic.w	r3, r2, r3
200023f8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200023fc:	d0f6      	beq.n	200023ec <strcat+0x20>
200023fe:	7803      	ldrb	r3, [r0, #0]
20002400:	b11b      	cbz	r3, 2000240a <strcat+0x3e>
20002402:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20002406:	2b00      	cmp	r3, #0
20002408:	d1fb      	bne.n	20002402 <strcat+0x36>
2000240a:	f000 f803 	bl	20002414 <strcpy>
2000240e:	4620      	mov	r0, r4
20002410:	bd10      	pop	{r4, pc}
20002412:	bf00      	nop

20002414 <strcpy>:
20002414:	ea80 0201 	eor.w	r2, r0, r1
20002418:	4684      	mov	ip, r0
2000241a:	f012 0f03 	tst.w	r2, #3
2000241e:	d14f      	bne.n	200024c0 <strcpy+0xac>
20002420:	f011 0f03 	tst.w	r1, #3
20002424:	d132      	bne.n	2000248c <strcpy+0x78>
20002426:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000242a:	f011 0f04 	tst.w	r1, #4
2000242e:	f851 3b04 	ldr.w	r3, [r1], #4
20002432:	d00b      	beq.n	2000244c <strcpy+0x38>
20002434:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002438:	439a      	bics	r2, r3
2000243a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
2000243e:	bf04      	itt	eq
20002440:	f84c 3b04 	streq.w	r3, [ip], #4
20002444:	f851 3b04 	ldreq.w	r3, [r1], #4
20002448:	d116      	bne.n	20002478 <strcpy+0x64>
2000244a:	bf00      	nop
2000244c:	f851 4b04 	ldr.w	r4, [r1], #4
20002450:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002454:	439a      	bics	r2, r3
20002456:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
2000245a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
2000245e:	d10b      	bne.n	20002478 <strcpy+0x64>
20002460:	f84c 3b04 	str.w	r3, [ip], #4
20002464:	43a2      	bics	r2, r4
20002466:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
2000246a:	bf04      	itt	eq
2000246c:	f851 3b04 	ldreq.w	r3, [r1], #4
20002470:	f84c 4b04 	streq.w	r4, [ip], #4
20002474:	d0ea      	beq.n	2000244c <strcpy+0x38>
20002476:	4623      	mov	r3, r4
20002478:	f80c 3b01 	strb.w	r3, [ip], #1
2000247c:	f013 0fff 	tst.w	r3, #255	; 0xff
20002480:	ea4f 2333 	mov.w	r3, r3, ror #8
20002484:	d1f8      	bne.n	20002478 <strcpy+0x64>
20002486:	f85d 4b04 	ldr.w	r4, [sp], #4
2000248a:	4770      	bx	lr
2000248c:	f011 0f01 	tst.w	r1, #1
20002490:	d006      	beq.n	200024a0 <strcpy+0x8c>
20002492:	f811 2b01 	ldrb.w	r2, [r1], #1
20002496:	f80c 2b01 	strb.w	r2, [ip], #1
2000249a:	2a00      	cmp	r2, #0
2000249c:	bf08      	it	eq
2000249e:	4770      	bxeq	lr
200024a0:	f011 0f02 	tst.w	r1, #2
200024a4:	d0bf      	beq.n	20002426 <strcpy+0x12>
200024a6:	f831 2b02 	ldrh.w	r2, [r1], #2
200024aa:	f012 0fff 	tst.w	r2, #255	; 0xff
200024ae:	bf16      	itet	ne
200024b0:	f82c 2b02 	strhne.w	r2, [ip], #2
200024b4:	f88c 2000 	strbeq.w	r2, [ip]
200024b8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
200024bc:	d1b3      	bne.n	20002426 <strcpy+0x12>
200024be:	4770      	bx	lr
200024c0:	f811 2b01 	ldrb.w	r2, [r1], #1
200024c4:	f80c 2b01 	strb.w	r2, [ip], #1
200024c8:	2a00      	cmp	r2, #0
200024ca:	d1f9      	bne.n	200024c0 <strcpy+0xac>
200024cc:	4770      	bx	lr
200024ce:	bf00      	nop

200024d0 <strlen>:
200024d0:	f020 0103 	bic.w	r1, r0, #3
200024d4:	f010 0003 	ands.w	r0, r0, #3
200024d8:	f1c0 0000 	rsb	r0, r0, #0
200024dc:	f851 3b04 	ldr.w	r3, [r1], #4
200024e0:	f100 0c04 	add.w	ip, r0, #4
200024e4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200024e8:	f06f 0200 	mvn.w	r2, #0
200024ec:	bf1c      	itt	ne
200024ee:	fa22 f20c 	lsrne.w	r2, r2, ip
200024f2:	4313      	orrne	r3, r2
200024f4:	f04f 0c01 	mov.w	ip, #1
200024f8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200024fc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20002500:	eba3 020c 	sub.w	r2, r3, ip
20002504:	ea22 0203 	bic.w	r2, r2, r3
20002508:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
2000250c:	bf04      	itt	eq
2000250e:	f851 3b04 	ldreq.w	r3, [r1], #4
20002512:	3004      	addeq	r0, #4
20002514:	d0f4      	beq.n	20002500 <strlen+0x30>
20002516:	f013 0fff 	tst.w	r3, #255	; 0xff
2000251a:	bf1f      	itttt	ne
2000251c:	3001      	addne	r0, #1
2000251e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20002522:	3001      	addne	r0, #1
20002524:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002528:	bf18      	it	ne
2000252a:	3001      	addne	r0, #1
2000252c:	4770      	bx	lr
2000252e:	bf00      	nop

20002530 <_malloc_trim_r>:
20002530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002532:	f642 2428 	movw	r4, #10792	; 0x2a28
20002536:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000253a:	460f      	mov	r7, r1
2000253c:	4605      	mov	r5, r0
2000253e:	f7ff ff2d 	bl	2000239c <__malloc_lock>
20002542:	68a3      	ldr	r3, [r4, #8]
20002544:	685e      	ldr	r6, [r3, #4]
20002546:	f026 0603 	bic.w	r6, r6, #3
2000254a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000254e:	330f      	adds	r3, #15
20002550:	1bdf      	subs	r7, r3, r7
20002552:	0b3f      	lsrs	r7, r7, #12
20002554:	3f01      	subs	r7, #1
20002556:	033f      	lsls	r7, r7, #12
20002558:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000255c:	db07      	blt.n	2000256e <_malloc_trim_r+0x3e>
2000255e:	2100      	movs	r1, #0
20002560:	4628      	mov	r0, r5
20002562:	f7ff ff1f 	bl	200023a4 <_sbrk_r>
20002566:	68a3      	ldr	r3, [r4, #8]
20002568:	18f3      	adds	r3, r6, r3
2000256a:	4283      	cmp	r3, r0
2000256c:	d004      	beq.n	20002578 <_malloc_trim_r+0x48>
2000256e:	4628      	mov	r0, r5
20002570:	f7ff ff16 	bl	200023a0 <__malloc_unlock>
20002574:	2000      	movs	r0, #0
20002576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002578:	4279      	negs	r1, r7
2000257a:	4628      	mov	r0, r5
2000257c:	f7ff ff12 	bl	200023a4 <_sbrk_r>
20002580:	f1b0 3fff 	cmp.w	r0, #4294967295
20002584:	d010      	beq.n	200025a8 <_malloc_trim_r+0x78>
20002586:	68a2      	ldr	r2, [r4, #8]
20002588:	f642 6344 	movw	r3, #11844	; 0x2e44
2000258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002590:	1bf6      	subs	r6, r6, r7
20002592:	f046 0601 	orr.w	r6, r6, #1
20002596:	4628      	mov	r0, r5
20002598:	6056      	str	r6, [r2, #4]
2000259a:	681a      	ldr	r2, [r3, #0]
2000259c:	1bd7      	subs	r7, r2, r7
2000259e:	601f      	str	r7, [r3, #0]
200025a0:	f7ff fefe 	bl	200023a0 <__malloc_unlock>
200025a4:	2001      	movs	r0, #1
200025a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200025a8:	2100      	movs	r1, #0
200025aa:	4628      	mov	r0, r5
200025ac:	f7ff fefa 	bl	200023a4 <_sbrk_r>
200025b0:	68a3      	ldr	r3, [r4, #8]
200025b2:	1ac2      	subs	r2, r0, r3
200025b4:	2a0f      	cmp	r2, #15
200025b6:	ddda      	ble.n	2000256e <_malloc_trim_r+0x3e>
200025b8:	f642 6430 	movw	r4, #11824	; 0x2e30
200025bc:	f642 6144 	movw	r1, #11844	; 0x2e44
200025c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200025c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200025c8:	f042 0201 	orr.w	r2, r2, #1
200025cc:	6824      	ldr	r4, [r4, #0]
200025ce:	1b00      	subs	r0, r0, r4
200025d0:	6008      	str	r0, [r1, #0]
200025d2:	605a      	str	r2, [r3, #4]
200025d4:	e7cb      	b.n	2000256e <_malloc_trim_r+0x3e>
200025d6:	bf00      	nop

200025d8 <_free_r>:
200025d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200025dc:	4605      	mov	r5, r0
200025de:	460c      	mov	r4, r1
200025e0:	2900      	cmp	r1, #0
200025e2:	f000 8088 	beq.w	200026f6 <_free_r+0x11e>
200025e6:	f7ff fed9 	bl	2000239c <__malloc_lock>
200025ea:	f1a4 0208 	sub.w	r2, r4, #8
200025ee:	f642 2028 	movw	r0, #10792	; 0x2a28
200025f2:	6856      	ldr	r6, [r2, #4]
200025f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200025f8:	f026 0301 	bic.w	r3, r6, #1
200025fc:	f8d0 c008 	ldr.w	ip, [r0, #8]
20002600:	18d1      	adds	r1, r2, r3
20002602:	458c      	cmp	ip, r1
20002604:	684f      	ldr	r7, [r1, #4]
20002606:	f027 0703 	bic.w	r7, r7, #3
2000260a:	f000 8095 	beq.w	20002738 <_free_r+0x160>
2000260e:	f016 0601 	ands.w	r6, r6, #1
20002612:	604f      	str	r7, [r1, #4]
20002614:	d05f      	beq.n	200026d6 <_free_r+0xfe>
20002616:	2600      	movs	r6, #0
20002618:	19cc      	adds	r4, r1, r7
2000261a:	6864      	ldr	r4, [r4, #4]
2000261c:	f014 0f01 	tst.w	r4, #1
20002620:	d106      	bne.n	20002630 <_free_r+0x58>
20002622:	19db      	adds	r3, r3, r7
20002624:	2e00      	cmp	r6, #0
20002626:	d07a      	beq.n	2000271e <_free_r+0x146>
20002628:	688c      	ldr	r4, [r1, #8]
2000262a:	68c9      	ldr	r1, [r1, #12]
2000262c:	608c      	str	r4, [r1, #8]
2000262e:	60e1      	str	r1, [r4, #12]
20002630:	f043 0101 	orr.w	r1, r3, #1
20002634:	50d3      	str	r3, [r2, r3]
20002636:	6051      	str	r1, [r2, #4]
20002638:	2e00      	cmp	r6, #0
2000263a:	d147      	bne.n	200026cc <_free_r+0xf4>
2000263c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20002640:	d35b      	bcc.n	200026fa <_free_r+0x122>
20002642:	0a59      	lsrs	r1, r3, #9
20002644:	2904      	cmp	r1, #4
20002646:	bf9e      	ittt	ls
20002648:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000264c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20002650:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002654:	d928      	bls.n	200026a8 <_free_r+0xd0>
20002656:	2914      	cmp	r1, #20
20002658:	bf9c      	itt	ls
2000265a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000265e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002662:	d921      	bls.n	200026a8 <_free_r+0xd0>
20002664:	2954      	cmp	r1, #84	; 0x54
20002666:	bf9e      	ittt	ls
20002668:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000266c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20002670:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002674:	d918      	bls.n	200026a8 <_free_r+0xd0>
20002676:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000267a:	bf9e      	ittt	ls
2000267c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20002680:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20002684:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002688:	d90e      	bls.n	200026a8 <_free_r+0xd0>
2000268a:	f240 5c54 	movw	ip, #1364	; 0x554
2000268e:	4561      	cmp	r1, ip
20002690:	bf95      	itete	ls
20002692:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20002696:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000269a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000269e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200026a2:	bf98      	it	ls
200026a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200026a8:	1904      	adds	r4, r0, r4
200026aa:	68a1      	ldr	r1, [r4, #8]
200026ac:	42a1      	cmp	r1, r4
200026ae:	d103      	bne.n	200026b8 <_free_r+0xe0>
200026b0:	e064      	b.n	2000277c <_free_r+0x1a4>
200026b2:	6889      	ldr	r1, [r1, #8]
200026b4:	428c      	cmp	r4, r1
200026b6:	d004      	beq.n	200026c2 <_free_r+0xea>
200026b8:	6848      	ldr	r0, [r1, #4]
200026ba:	f020 0003 	bic.w	r0, r0, #3
200026be:	4283      	cmp	r3, r0
200026c0:	d3f7      	bcc.n	200026b2 <_free_r+0xda>
200026c2:	68cb      	ldr	r3, [r1, #12]
200026c4:	60d3      	str	r3, [r2, #12]
200026c6:	6091      	str	r1, [r2, #8]
200026c8:	60ca      	str	r2, [r1, #12]
200026ca:	609a      	str	r2, [r3, #8]
200026cc:	4628      	mov	r0, r5
200026ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200026d2:	f7ff be65 	b.w	200023a0 <__malloc_unlock>
200026d6:	f854 4c08 	ldr.w	r4, [r4, #-8]
200026da:	f100 0c08 	add.w	ip, r0, #8
200026de:	1b12      	subs	r2, r2, r4
200026e0:	191b      	adds	r3, r3, r4
200026e2:	6894      	ldr	r4, [r2, #8]
200026e4:	4564      	cmp	r4, ip
200026e6:	d047      	beq.n	20002778 <_free_r+0x1a0>
200026e8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200026ec:	f8cc 4008 	str.w	r4, [ip, #8]
200026f0:	f8c4 c00c 	str.w	ip, [r4, #12]
200026f4:	e790      	b.n	20002618 <_free_r+0x40>
200026f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200026fa:	08db      	lsrs	r3, r3, #3
200026fc:	f04f 0c01 	mov.w	ip, #1
20002700:	6846      	ldr	r6, [r0, #4]
20002702:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20002706:	109b      	asrs	r3, r3, #2
20002708:	fa0c f303 	lsl.w	r3, ip, r3
2000270c:	60d1      	str	r1, [r2, #12]
2000270e:	688c      	ldr	r4, [r1, #8]
20002710:	ea46 0303 	orr.w	r3, r6, r3
20002714:	6043      	str	r3, [r0, #4]
20002716:	6094      	str	r4, [r2, #8]
20002718:	60e2      	str	r2, [r4, #12]
2000271a:	608a      	str	r2, [r1, #8]
2000271c:	e7d6      	b.n	200026cc <_free_r+0xf4>
2000271e:	688c      	ldr	r4, [r1, #8]
20002720:	4f1c      	ldr	r7, [pc, #112]	; (20002794 <_free_r+0x1bc>)
20002722:	42bc      	cmp	r4, r7
20002724:	d181      	bne.n	2000262a <_free_r+0x52>
20002726:	50d3      	str	r3, [r2, r3]
20002728:	f043 0301 	orr.w	r3, r3, #1
2000272c:	60e2      	str	r2, [r4, #12]
2000272e:	60a2      	str	r2, [r4, #8]
20002730:	6053      	str	r3, [r2, #4]
20002732:	6094      	str	r4, [r2, #8]
20002734:	60d4      	str	r4, [r2, #12]
20002736:	e7c9      	b.n	200026cc <_free_r+0xf4>
20002738:	18fb      	adds	r3, r7, r3
2000273a:	f016 0f01 	tst.w	r6, #1
2000273e:	d107      	bne.n	20002750 <_free_r+0x178>
20002740:	f854 1c08 	ldr.w	r1, [r4, #-8]
20002744:	1a52      	subs	r2, r2, r1
20002746:	185b      	adds	r3, r3, r1
20002748:	68d4      	ldr	r4, [r2, #12]
2000274a:	6891      	ldr	r1, [r2, #8]
2000274c:	60a1      	str	r1, [r4, #8]
2000274e:	60cc      	str	r4, [r1, #12]
20002750:	f642 6134 	movw	r1, #11828	; 0x2e34
20002754:	6082      	str	r2, [r0, #8]
20002756:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000275a:	f043 0001 	orr.w	r0, r3, #1
2000275e:	6050      	str	r0, [r2, #4]
20002760:	680a      	ldr	r2, [r1, #0]
20002762:	4293      	cmp	r3, r2
20002764:	d3b2      	bcc.n	200026cc <_free_r+0xf4>
20002766:	f642 6340 	movw	r3, #11840	; 0x2e40
2000276a:	4628      	mov	r0, r5
2000276c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002770:	6819      	ldr	r1, [r3, #0]
20002772:	f7ff fedd 	bl	20002530 <_malloc_trim_r>
20002776:	e7a9      	b.n	200026cc <_free_r+0xf4>
20002778:	2601      	movs	r6, #1
2000277a:	e74d      	b.n	20002618 <_free_r+0x40>
2000277c:	2601      	movs	r6, #1
2000277e:	6844      	ldr	r4, [r0, #4]
20002780:	ea4f 0cac 	mov.w	ip, ip, asr #2
20002784:	460b      	mov	r3, r1
20002786:	fa06 fc0c 	lsl.w	ip, r6, ip
2000278a:	ea44 040c 	orr.w	r4, r4, ip
2000278e:	6044      	str	r4, [r0, #4]
20002790:	e798      	b.n	200026c4 <_free_r+0xec>
20002792:	bf00      	nop
20002794:	20002a30 	.word	0x20002a30
20002798:	636c6557 	.word	0x636c6557
2000279c:	20656d6f 	.word	0x20656d6f
200027a0:	43206f74 	.word	0x43206f74
200027a4:	6f697261 	.word	0x6f697261
200027a8:	7472614d 	.word	0x7472614d
200027ac:	00000000 	.word	0x00000000
200027b0:	69726143 	.word	0x69726143
200027b4:	72614d6f 	.word	0x72614d6f
200027b8:	73692074 	.word	0x73692074
200027bc:	65687420 	.word	0x65687420
200027c0:	65726720 	.word	0x65726720
200027c4:	73657461 	.word	0x73657461
200027c8:	00000074 	.word	0x00000074
200027cc:	53434545 	.word	0x53434545
200027d0:	33373320 	.word	0x33373320
200027d4:	6f727020 	.word	0x6f727020
200027d8:	7463656a 	.word	0x7463656a
200027dc:	20746120 	.word	0x20746120
200027e0:	00656874 	.word	0x00656874
200027e4:	6f707865 	.word	0x6f707865
200027e8:	6f746973 	.word	0x6f746973
200027ec:	00002e6e 	.word	0x00002e6e
200027f0:	70206f54 	.word	0x70206f54
200027f4:	2c79616c 	.word	0x2c79616c
200027f8:	61726720 	.word	0x61726720
200027fc:	20612062 	.word	0x20612062
20002800:	746e6f63 	.word	0x746e6f63
20002804:	6c6c6f72 	.word	0x6c6c6f72
20002808:	00007265 	.word	0x00007265
2000280c:	20646e61 	.word	0x20646e61
20002810:	20657375 	.word	0x20657375
20002814:	746c6974 	.word	0x746c6974
20002818:	6e6f6320 	.word	0x6e6f6320
2000281c:	6c6f7274 	.word	0x6c6f7274
20002820:	6f742073 	.word	0x6f742073
20002824:	00000000 	.word	0x00000000
20002828:	65657473 	.word	0x65657473
2000282c:	6e612072 	.word	0x6e612072
20002830:	68742064 	.word	0x68742064
20002834:	75622065 	.word	0x75622065
20002838:	6e6f7474 	.word	0x6e6f7474
2000283c:	006f7420 	.word	0x006f7420
20002840:	65636361 	.word	0x65636361
20002844:	6172656c 	.word	0x6172656c
20002848:	202e6574 	.word	0x202e6574
2000284c:	62206f54 	.word	0x62206f54
20002850:	6e696765 	.word	0x6e696765
20002854:	0000002c 	.word	0x0000002c
20002858:	73657270 	.word	0x73657270
2000285c:	68742073 	.word	0x68742073
20002860:	75622065 	.word	0x75622065
20002864:	6e6f7474 	.word	0x6e6f7474
20002868:	206e6f20 	.word	0x206e6f20
2000286c:	00656874 	.word	0x00656874
20002870:	746e6563 	.word	0x746e6563
20002874:	63207265 	.word	0x63207265
20002878:	6f736e6f 	.word	0x6f736e6f
2000287c:	002e656c 	.word	0x002e656c
20002880:	6461654c 	.word	0x6461654c
20002884:	6f627265 	.word	0x6f627265
20002888:	00647261 	.word	0x00647261
2000288c:	00002e31 	.word	0x00002e31
20002890:	00002e32 	.word	0x00002e32
20002894:	79616c50 	.word	0x79616c50
20002898:	31207265 	.word	0x31207265
2000289c:	00000000 	.word	0x00000000
200028a0:	79616c50 	.word	0x79616c50
200028a4:	32207265 	.word	0x32207265
200028a8:	00000000 	.word	0x00000000
200028ac:	30303a30 	.word	0x30303a30
200028b0:	0000303a 	.word	0x0000303a
200028b4:	00000030 	.word	0x00000030
200028b8:	0000003a 	.word	0x0000003a
200028bc:	00003030 	.word	0x00003030
200028c0:	0000303a 	.word	0x0000303a
200028c4:	00312c30 	.word	0x00312c30
200028c8:	70616548 	.word	0x70616548
200028cc:	646e6120 	.word	0x646e6120
200028d0:	61747320 	.word	0x61747320
200028d4:	63206b63 	.word	0x63206b63
200028d8:	696c6c6f 	.word	0x696c6c6f
200028dc:	6e6f6973 	.word	0x6e6f6973
200028e0:	0000000a 	.word	0x0000000a

200028e4 <C.18.2576>:
200028e4:	00000001 00000002 00000004 00000001     ................
200028f4:	00000043                                C...

200028f8 <_init>:
200028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200028fa:	bf00      	nop
200028fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
200028fe:	bc08      	pop	{r3}
20002900:	469e      	mov	lr, r3
20002902:	4770      	bx	lr

20002904 <_fini>:
20002904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002906:	bf00      	nop
20002908:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000290a:	bc08      	pop	{r3}
2000290c:	469e      	mov	lr, r3
2000290e:	4770      	bx	lr

20002910 <__frame_dummy_init_array_entry>:
20002910:	0485 2000                                   ... 

20002914 <__do_global_dtors_aux_fini_array_entry>:
20002914:	0471 2000                                   q.. 
