// Seed: 722563138
module module_0 (
    input reg id_0
);
  logic id_1;
  reg   id_2;
  reg   id_3;
  genvar id_4;
  logic id_5;
  assign id_4 = id_4;
  logic id_6;
  logic id_7;
  assign id_1 = id_4;
  assign id_4 = 1;
  type_16(
      id_1, (1)
  );
  logic id_8;
  reg   id_9;
  always @(posedge 1) begin
    id_3 <= id_9;
    id_2 <= id_0;
    id_1 = id_4;
  end
endmodule
