// Seed: 1524099983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout uwire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_17 = 1;
  genvar id_19;
  uwire id_20 = id_4 & 1;
  wire  id_21 = 1;
  logic id_22;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    input tri0 id_3
    , id_10,
    input supply1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8
);
  wire id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12,
      id_11,
      id_12,
      id_10,
      id_12,
      id_10,
      id_11,
      id_13,
      id_10,
      id_13,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11
  );
endmodule
