I 000056 55 1387          1548118686912 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548118686919 2019.01.22 01:58:06)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9093c29e95c6c086c39782cbc79698969496c395c6)
	(_coverage d)
	(_ent
		(_time 1548118686908)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000056 55 1387          1548118687038 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548118687039 2019.01.22 01:58:07)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0f090a5c5b5d1b5e0a1f565a0b050b090b5e085b)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000050 55 1292          1548119344874 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548119344875 2019.01.22 02:09:04)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b1b3bce4b5e7e1a7e3b7a3eae6b7b9b7b5b7e2b6b5)
	(_coverage d)
	(_ent
		(_time 1548118828380)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CHECK -1 0 23(_ent(_in))))
		(_port(_int MINUS -1 0 24(_ent(_in))))
		(_port(_int PLUS -1 0 25(_ent(_in))))
		(_port(_int RESET -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int Total 2 0 40(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 1292          1548119357331 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548119357332 2019.01.22 02:09:17)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 56590354550006400450440d01505e505250055152)
	(_coverage d)
	(_ent
		(_time 1548118828380)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CHECK -1 0 23(_ent(_in))))
		(_port(_int MINUS -1 0 24(_ent(_in))))
		(_port(_int PLUS -1 0 25(_ent(_in))))
		(_port(_int RESET -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int Total 2 0 40(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1387          1548119357356 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548119357357 2019.01.22 02:09:17)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 757a2075752325632672672e22737d737173267023)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000050 55 1292          1548119504834 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548119504835 2019.01.22 02:11:44)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 82d6d78d85d4d294d08490d9d5848a848684d18586)
	(_coverage d)
	(_ent
		(_time 1548118828380)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CHECK -1 0 23(_ent(_in))))
		(_port(_int MINUS -1 0 24(_ent(_in))))
		(_port(_int PLUS -1 0 25(_ent(_in))))
		(_port(_int RESET -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int Total 2 0 40(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2126          1548119504859 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548119504860 2019.01.22 02:11:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a1f5f4f7a5f7f1b7f3f4b3faf6a7a9a7a5a7f2a4f7)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int Reset -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((Reset)(Reset))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((RESET)(Reset))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int Reset -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 607 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548119504867 2019.01.22 02:11:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a1f5f4f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((RESET)(Reset))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1292          1548119526567 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548119526568 2019.01.22 02:12:06)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 686e3a69653e387e3a6e7a333f6e606e6c6e3b6f6c)
	(_coverage d)
	(_ent
		(_time 1548118828380)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CHECK -1 0 23(_ent(_in))))
		(_port(_int MINUS -1 0 24(_ent(_in))))
		(_port(_int PLUS -1 0 25(_ent(_in))))
		(_port(_int RESET -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int Total 2 0 40(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2126          1548119526800 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548119526801 2019.01.22 02:12:06)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 53565751550503450106410804555b555755005605)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int Reset -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((Reset)(Reset))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((RESET)(Reset))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int Reset -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 607 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548119526807 2019.01.22 02:12:06)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6267666265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((RESET)(Reset))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548120269960 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120269961 2019.01.22 02:24:29)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 57575455550107410502450c00515f515351045201)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120269966 2019.01.22 02:24:29)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 57575454550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548120299981 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120299982 2019.01.22 02:24:59)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 96c4c19895c0c680c4c384cdc1909e909290c593c0)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120299995 2019.01.22 02:24:59)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a6f4f1f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548120327348 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120327349 2019.01.22 02:25:27)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8587868a85d3d593d7d097ded2838d838183d680d3)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120327355 2019.01.22 02:25:27)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8587868b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1407          1548120343696 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548120343697 2019.01.22 02:25:43)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5d535e5f0c0b0d4b080e4f060a5b555b595b0e5a59)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int Total 2 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(9)(7))(_sens(0))(_read(8)(9)(1)(2)(3)(4)(5)(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((LED)(Total)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548120343730 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120343731 2019.01.22 02:25:43)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7c727f7c2a2a2c6a2e296e272b7a747a787a2f792a)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120343734 2019.01.22 02:25:43)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7c727f7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1407          1548120349952 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548120349953 2019.01.22 02:25:49)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c7919593c59197d19294d59c90c1cfc1c3c194c0c3)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int Total 2 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(9)(7))(_sens(0))(_read(8)(9)(1)(2)(3)(4)(5)(6)))))
			(line__76(_arch 1 0 76(_assignment(_alias((LED)(Total)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548120350245 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120350246 2019.01.22 02:25:50)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f0a5f4a1f5a6a0e6a2a5e2aba7f6f8f6f4f6a3f5a6)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120350249 2019.01.22 02:25:50)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f0a5f4a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548120928363 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120928364 2019.01.22 02:35:28)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2d222a287c7b7d3b7f783f767a2b252b292b7e287b)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120928371 2019.01.22 02:35:28)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3d323a386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1466          1548120957988 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548120957989 2019.01.22 02:35:57)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f6a7f4a7f5a0a6e0a3a2e4ada1f0fef0f2f0a5f1f2)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(8)(9)(10)(11)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)))))
			(line__75(_arch 1 0 75(_assignment(_trgt(7))(_sens(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548120958017 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120958018 2019.01.22 02:35:58)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 15441613154345034740074e42131d131113461043)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120958021 2019.01.22 02:35:58)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 15441612154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1466          1548120965679 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548120965680 2019.01.22 02:36:05)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fdfbfdacacabadeba8a9efa6aafbf5fbf9fbaefaf9)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(8)(9)(10)(11)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)))))
			(line__75(_arch 1 0 75(_assignment(_trgt(7))(_sens(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548120965698 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120965699 2019.01.22 02:36:05)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0b0c0a5c5b5d1b5f581f565a0b050b090b5e085b)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120965702 2019.01.22 02:36:05)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0b0c0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1466          1548120971225 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548120971226 2019.01.22 02:36:11)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a8adfdfea5fef8befdfcbaf3ffaea0aeacaefbafac)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(8)(9)(10)(11)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)))))
			(line__75(_arch 1 0 75(_assignment(_trgt(7))(_sens(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548120971448 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548120971449 2019.01.22 02:36:11)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8386d58c85d5d395d1d691d8d4858b858785d086d5)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548120971452 2019.01.22 02:36:11)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8386d58d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548121124812 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121124813 2019.01.22 02:38:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 929d949c95c4c284c0c780c9c5949a949694c197c4)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121124826 2019.01.22 02:38:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a2ada4f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548121153913 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121153914 2019.01.22 02:39:13)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3869383c356e682e6a6d2a636f3e303e3c3e6b3d6e)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121153920 2019.01.22 02:39:13)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4819484a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548121183020 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121183021 2019.01.22 02:39:43)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eeefefbcbeb8bef8bcbbfcb5b9e8e6e8eae8bdebb8)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121183027 2019.01.22 02:39:43)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eeefefbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548121212287 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121212288 2019.01.22 02:40:12)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3f6c333b6c696f296d6a2d64683937393b396c3a69)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121212293 2019.01.22 02:40:12)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1c434d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548121226646 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121226647 2019.01.22 02:40:26)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 57515355550107410502450c00515f515351045201)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121226653 2019.01.22 02:40:26)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 66606266653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548121267060 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121267061 2019.01.22 02:41:07)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c6a6d386a6a6c2a6e692e676b3a343a383a6f396a)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121267067 2019.01.22 02:41:07)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c6a6d396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1573          1548121314505 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121314506 2019.01.22 02:41:54)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9a9b9994ceccca8cc89c88c1cd9c929c9e9cc99d9e)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(7))(_sens(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
			(line__80(_arch 1 0 80(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548121314538 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121314539 2019.01.22 02:41:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b9b8baecb5efe9afebecabe2eebfb1bfbdbfeabcef)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121314545 2019.01.22 02:41:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b9b8baedb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1573          1548121321638 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121321639 2019.01.22 02:42:01)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6f60686e3c393f793d697d34386967696b693c686b)
	(_coverage d)
	(_ent
		(_time 1548120267583)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int TurnON -1 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(7))(_sens(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
			(line__80(_arch 1 0 80(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548121321911 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121321912 2019.01.22 02:42:01)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8887888785ded89edadd9ad3df8e808e8c8edb8dde)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int TurnON -1 0 17(_ent (_in))))
				(_port(_int PLUS -1 0 18(_ent (_in))))
				(_port(_int MINUS -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((TurnON)(TurnON))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((TurnON)(TurnON))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int TurnON -1 0 28(_arch(_uni))))
		(_sig(_int PLUS -1 0 29(_arch(_uni))))
		(_sig(_int MINUS -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121321915 2019.01.22 02:42:01)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8887888685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((TurnON)(TurnON))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1528          1548121379455 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version vde)
	(_time 1548121379456 2019.01.22 02:42:59)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 43424240451513551144511814454b454745104447)
	(_coverage d)
	(_ent
		(_time 1548121379453)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int LED 0 0 28(_ent(_out))))
		(_type(_int States_type 0 34(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 36(_arch(_uni))))
		(_sig(_int dataB 2 0 37(_arch(_uni))))
		(_sig(_int Sum 2 0 38(_arch(_uni))))
		(_sig(_int Subtr 2 0 39(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(9)(1)(2)(3)(4)(5)))))
			(line__79(_arch 1 0 79(_assignment(_alias((LED)(Sum)))(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1974          1548121379493 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121379494 2019.01.22 02:42:59)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 62636363653432743063703935646a646664316734)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int SW 0 0 19(_ent (_in))))
				(_port(_int LED 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CHECK -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_sig(_int PLUS -1 0 27(_arch(_uni))))
		(_sig(_int MINUS -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 29(_arch(_uni))))
		(_sig(_int LED 1 0 30(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 31(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)(3)(5)))))
			(CLK_STIMULUS(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121379498 2019.01.22 02:42:59)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6263636265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1528          1548121390603 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version vde)
	(_time 1548121390604 2019.01.22 02:43:10)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c8c6cc9cc59e98de9acfda939fcec0ceccce9bcfcc)
	(_coverage d)
	(_ent
		(_time 1548121379452)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int LED 0 0 28(_ent(_out))))
		(_type(_int States_type 0 34(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 36(_arch(_uni))))
		(_sig(_int dataB 2 0 37(_arch(_uni))))
		(_sig(_int Sum 2 0 38(_arch(_uni))))
		(_sig(_int Subtr 2 0 39(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(9)(1)(2)(3)(4)(5)))))
			(line__79(_arch 1 0 79(_assignment(_alias((LED)(Sum)))(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1974          1548121390624 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121390625 2019.01.22 02:43:10)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e7e9e3b5e5b1b7f1b5e6f5bcb0e1efe1e3e1b4e2b1)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int SW 0 0 19(_ent (_in))))
				(_port(_int LED 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CHECK -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_sig(_int PLUS -1 0 27(_arch(_uni))))
		(_sig(_int MINUS -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 29(_arch(_uni))))
		(_sig(_int LED 1 0 30(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 31(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)(3)(5)))))
			(CLK_STIMULUS(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121390628 2019.01.22 02:43:10)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e7e9e3b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1528          1548121393937 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version vde)
	(_time 1548121393938 2019.01.22 02:43:13)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d7d98784d58187c185d0c58c80d1dfd1d3d184d0d3)
	(_coverage d)
	(_ent
		(_time 1548121379452)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int LED 0 0 28(_ent(_out))))
		(_type(_int States_type 0 34(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 36(_arch(_uni))))
		(_sig(_int dataB 2 0 37(_arch(_uni))))
		(_sig(_int Sum 2 0 38(_arch(_uni))))
		(_sig(_int Subtr 2 0 39(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(9)(1)(2)(3)(4)(5)))))
			(line__79(_arch 1 0 79(_assignment(_alias((LED)(Sum)))(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1974          1548121394168 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121394169 2019.01.22 02:43:14)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c2cc9396c59492d490c3d09995c4cac4c6c491c794)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int SW 0 0 19(_ent (_in))))
				(_port(_int LED 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CHECK -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_sig(_int PLUS -1 0 27(_arch(_uni))))
		(_sig(_int MINUS -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 29(_arch(_uni))))
		(_sig(_int LED 1 0 30(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 31(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)(3)(5)))))
			(CLK_STIMULUS(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121394172 2019.01.22 02:43:14)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c2cc9397c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1528          1548121489413 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version vde)
	(_time 1548121489414 2019.01.22 02:44:49)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c4c2c290c59294d29195d69f93c2ccc2c0c297c3c0)
	(_coverage d)
	(_ent
		(_time 1548121379452)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int LED 0 0 28(_ent(_out))))
		(_type(_int States_type 0 34(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 36(_arch(_uni))))
		(_sig(_int dataB 2 0 37(_arch(_uni))))
		(_sig(_int Sum 2 0 38(_arch(_uni))))
		(_sig(_int Subtr 2 0 39(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(9)(1)(2)(3)(4)(5)))))
			(line__78(_arch 1 0 78(_assignment(_alias((LED)(Sum)))(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1528          1548121494021 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version vde)
	(_time 1548121494022 2019.01.22 02:44:54)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d5d0d586d58385c38084c78e82d3ddd3d1d386d2d1)
	(_coverage d)
	(_ent
		(_time 1548121379452)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 27(_ent(_in))))
		(_port(_int LED 0 0 28(_ent(_out))))
		(_type(_int States_type 0 34(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 36(_arch(_uni))))
		(_sig(_int dataB 2 0 37(_arch(_uni))))
		(_sig(_int Sum 2 0 38(_arch(_uni))))
		(_sig(_int Subtr 2 0 39(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(6))(_sens(0))(_read(7)(8)(9)(1)(2)(3)(4)(5)))))
			(line__78(_arch 1 0 78(_assignment(_alias((LED)(Sum)))(_trgt(6))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1974          1548121494257 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121494258 2019.01.22 02:44:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c0c5c194c59690d692c1d29b97c6c8c6c4c693c596)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int SW 0 0 19(_ent (_in))))
				(_port(_int LED 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CHECK -1 0 25(_arch(_uni))))
		(_sig(_int CLR -1 0 26(_arch(_uni))))
		(_sig(_int PLUS -1 0 27(_arch(_uni))))
		(_sig(_int MINUS -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 29(_arch(_uni))))
		(_sig(_int LED 1 0 30(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 31(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)(3)(5)))))
			(CLK_STIMULUS(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 73 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121494261 2019.01.22 02:44:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c0c5c195c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1576          1548121764571 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121764572 2019.01.22 02:49:24)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a8aba9fea5fef8befaadbaf3ffaea0aeacaefbafac)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(7))(_sens(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)(6)))))
			(line__81(_arch 1 0 81(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1576          1548121776754 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121776755 2019.01.22 02:49:36)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 44444547451214521641561f13424c424042174340)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(7))(_sens(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)(6)))))
			(line__81(_arch 1 0 81(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1576          1548121782239 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121782240 2019.01.22 02:49:42)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b0bfe5e5b5e6e0a6e2b5a2ebe7b6b8b6b4b6e3b7b4)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(7))(_sens(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)(6)))))
			(line__81(_arch 1 0 81(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548121782259 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121782260 2019.01.22 02:49:42)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c0cf9594c59690d69295d29b97c6c8c6c4c693c596)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121782265 2019.01.22 02:49:42)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c0cf9595c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1576          1548121786456 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121786457 2019.01.22 02:49:46)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2b257d2e7c7d7b3d792e39707c2d232d2f2d782c2f)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(11)(12)(13)(7))(_sens(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)(6)))))
			(line__81(_arch 1 0 81(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548121786748 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121786749 2019.01.22 02:49:46)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 444a1347451214521611561f13424c424042174112)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121786752 2019.01.22 02:49:46)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 444a1346451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1572          1548121880602 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121880603 2019.01.22 02:51:20)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e7e0b2b5e5b1b7f1b5e5f5bcb0e1efe1e3e1b4e0e3)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(13)(7))(_sens(0))(_read(8)(9)(10)(13)(1)(2)(3)(4)(5)(6)))))
			(line__84(_arch 1 0 84(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548121880635 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121880636 2019.01.22 02:51:20)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 07005100055157115552155c50010f010301540251)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121880639 2019.01.22 02:51:20)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 07005101055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1572          1548121889533 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548121889534 2019.01.22 02:51:29)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c1c49195c59791d793c3d39a96c7c9c7c5c792c6c5)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int Sum 2 0 39(_arch(_uni))))
		(_sig(_int Subtr 2 0 40(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(8)(9)(10)(13)(7))(_sens(0))(_read(8)(9)(10)(13)(1)(2)(3)(4)(5)(6)))))
			(line__84(_arch 1 0 84(_assignment(_alias((LED)(Sum)))(_trgt(7))(_sens(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2114          1548121889800 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548121889801 2019.01.22 02:51:29)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cbce9a9f9c9d9bdd999ed9909ccdc3cdcfcd98ce9d)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548121889804 2019.01.22 02:51:29)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cbce9a9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548192256486 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192256487 2019.01.22 22:24:16)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 93c1919d95c5c385c1c681c8c4959b959795c096c5)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192256497 2019.01.22 22:24:16)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a3f1a1f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548192268918 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192268919 2019.01.22 22:24:28)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 292f2a2c257f793f7b7c3b727e2f212f2d2f7a2c7f)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192268926 2019.01.22 22:24:28)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 383e3b3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548192284797 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192284798 2019.01.22 22:24:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2c2e2d297a7a7c3a7e793e777b2a242a282a7f297a)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192284805 2019.01.22 22:24:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3b393a3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548192294371 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192294372 2019.01.22 22:24:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9696c39895c0c680c4c384cdc1909e909290c593c0)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192294380 2019.01.22 22:24:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a5a5f0f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548192302023 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192302024 2019.01.22 22:25:02)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7e70727e2e282e682c2b6c25297876787a782d7b28)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192302032 2019.01.22 22:25:02)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7e70727f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1647          1548192323955 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192323956 2019.01.22 22:25:23)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 20727125257670367220327b772628262426732724)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int Sum 3 0 44(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Subtr 4 0 45(_prcs 0)))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(8)(9)(10)(11)(7))(_sens(0))(_read(8)(9)(10)(11)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192323996 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192323997 2019.01.22 22:25:23)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1d1e4c1c191f591d1a5d14184947494b491c4a19)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192324003 2019.01.22 22:25:24)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1d1e4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1647          1548192330016 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192330017 2019.01.22 22:25:30)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cec9cf9a9e989ed89ccedc9599c8c6c8cac89dc9ca)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub eval (_to i 0 i 4))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int dataA 2 0 37(_arch(_uni))))
		(_sig(_int dataB 2 0 38(_arch(_uni))))
		(_sig(_int plusOrMinus -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 44(_array -1((_dto i 7 i 0)))))
		(_var(_int Sum 3 0 44(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Subtr 4 0 45(_prcs 0)))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(8)(9)(10)(11)(7))(_sens(0))(_read(8)(9)(10)(11)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192330298 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192330299 2019.01.22 22:25:30)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e8efeabae5beb8febabdfab3bfeee0eeeceebbedbe)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192330306 2019.01.22 22:25:30)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f0f5a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2114          1548192592721 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192592722 2019.01.22 22:29:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fdfafeacacabadebafa8efa6aafbf5fbf9fbaef8ab)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192592729 2019.01.22 22:29:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0a010b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548192741773 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192741774 2019.01.22 22:32:21)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 44471547451214521115561f13424c424042174340)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 1422          1548192748264 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192748265 2019.01.22 22:32:28)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 98999b9695cec88ecdc98ac3cf9e909e9c9ecb9f9c)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192748286 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192748287 2019.01.22 22:32:28)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b8b9bbedb5eee8aeeaedaae3efbeb0bebcbeebbdee)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192748290 2019.01.22 22:32:28)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b8b9bbecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548192754540 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192754541 2019.01.22 22:32:34)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 222d2627257472347773307975242a242624712526)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192754822 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192754823 2019.01.22 22:32:34)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3b343e3f6c6d6b2d696e29606c3d333d3f3d683e6d)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192754826 2019.01.22 22:32:34)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3b343e3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548192836654 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192836655 2019.01.22 22:33:56)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code df8bdb8c8c898fc98a8ecd8488d9d7d9dbd98cd8db)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 1419          1548192840613 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192840614 2019.01.22 22:34:00)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 50035452550600460501420b075658565456035754)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192840881 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192840882 2019.01.22 22:34:00)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 693a6c68653f397f3b3c7b323e6f616f6d6f3a6c3f)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192840885 2019.01.22 22:34:00)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 693a6c69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548192895039 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192895040 2019.01.22 22:34:55)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f6a0f6a7f5a0a6e0a3a3e4ada1f0fef0f2f0a5f1f2)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192895071 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192895072 2019.01.22 22:34:55)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 15431413154345034740074e42131d131113461043)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192895075 2019.01.22 22:34:55)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 15431412154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548192905646 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548192905647 2019.01.22 22:35:05)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 67333666653137713232753c30616f616361346063)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8))(_sens(0))(_read(1)(2)(3)(4)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2114          1548192905939 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548192905940 2019.01.22 22:35:05)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 80d4d28f85d6d096d2d592dbd78688868486d385d6)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(3)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 68(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 78 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192905943 2019.01.22 22:35:05)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 90c4c29f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548193089655 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193089656 2019.01.22 22:38:09)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 27297722257177317272357c70212f212321742023)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2117          1548193089682 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193089683 2019.01.22 22:38:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 46481645451016501515541d11404e404240154310)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 86(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 96 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193089690 2019.01.22 22:38:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 46481644451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548193092571 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193092572 2019.01.22 22:38:12)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 91c79d9f95c7c187c4c483cac69799979597c29695)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8))(_sens(0))(_read(1)(2)(3)(4)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2117          1548193092849 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193092850 2019.01.22 22:38:12)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aafca7fcfefcfabcf9f9b8f1fdaca2acaeacf9affc)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 86(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 96 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193092853 2019.01.22 22:38:12)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aafca7fdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548193139857 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193139858 2019.01.22 22:38:59)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 42434741451412541717501915444a444644114546)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2117          1548193139882 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193139883 2019.01.22 22:38:59)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61606460653731773230733a366769676567326437)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 88(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 98 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193139890 2019.01.22 22:38:59)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61606461653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548193180694 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193180695 2019.01.22 22:39:40)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cec9ca9a9e989ed89b9bdc9599c8c6c8cac89dc9ca)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2117          1548193180988 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193180989 2019.01.22 22:39:40)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e7e0e2b5e5b1b7f1b4b6f5bcb0e1efe1e3e1b4e2b1)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(6)))))
			(CLK_STIMULUS(_arch 1 0 88(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 98 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193180992 2019.01.22 22:39:40)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f0f2a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193546960 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193546961 2019.01.22 22:45:46)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8789848885d1d791d2d495dcd0818f818381d48083)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 1422          1548193557288 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193557289 2019.01.22 22:45:57)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e0b5b2b2e5b6b0f6b5b3f2bbb7e6e8e6e4e6b3e7e4)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193557314 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193557315 2019.01.22 22:45:57)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code efbabdbdbcb9bff9bfe8fdb4b8e9e7e9ebe9bceab9)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 89(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 99 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193557323 2019.01.22 22:45:57)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code ffaaadafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193565061 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193565062 2019.01.22 22:46:05)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 35666431356365236066276e62333d333133663231)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193565320 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193565321 2019.01.22 22:46:05)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3f6c6d3b6c696f296f382d64683937393b396c3a69)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 89(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 603 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 99 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193565324 2019.01.22 22:46:05)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3f6c6d3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193622449 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193622450 2019.01.22 22:47:02)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 64313565653234723137763f33626c626062376360)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193622481 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193622482 2019.01.22 22:47:02)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 83d6d28c85d5d395d38591d8d4858b858785d086d5)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193622489 2019.01.22 22:47:02)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 93c6c29c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193629701 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193629702 2019.01.22 22:47:09)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b6e5e3e3b5e0e6a0e3e5a4ede1b0beb0b2b0e5b1b2)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193629969 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193629970 2019.01.22 22:47:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bfece9eaece9efa9efb9ade4e8b9b7b9bbb9ecbae9)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193629973 2019.01.22 22:47:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bfece9ebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193661085 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193661086 2019.01.22 22:47:41)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 54565556550204420107460f03525c525052075350)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193661112 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193661113 2019.01.22 22:47:41)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 64666565653234723462763f33626c626062376132)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193661116 2019.01.22 22:47:41)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 74767575752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193670732 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193670733 2019.01.22 22:47:50)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fdfda8acacabadeba8aeefa6aafbf5fbf9fbaefaf9)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193670758 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193670759 2019.01.22 22:47:50)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1c1c4a1a4a4a4c0a4c1a0e474b1a141a181a4f194a)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193670762 2019.01.22 22:47:50)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1c1c4a1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193674164 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193674165 2019.01.22 22:47:54)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6b64676a3c3d3b7d3e3879303c6d636d6f6d386c6f)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193674427 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193674428 2019.01.22 22:47:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 747b7974752224622472662f23727c727072277122)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 100 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193674431 2019.01.22 22:47:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 747b7975752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193733932 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193733933 2019.01.22 22:48:53)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e0e0e5b2e5b6b0f6b5b3f2bbb7e6e8e6e4e6b3e7e4)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193733957 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193733958 2019.01.22 22:48:53)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f0f0f5a1f5a6a0e6a0f5e2aba7f6f8f6f4f6a3f5a6)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 91(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 101 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193733965 2019.01.22 22:48:53)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fffffaafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1422          1548193747920 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193747921 2019.01.22 22:49:07)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 81d78d8e85d7d197d4d293dad68789878587d28685)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(7)(8))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193748219 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193748220 2019.01.22 22:49:08)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a9ffa4ffa5fff9bff9acbbf2feafa1afadaffaacff)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 91(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 101 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193748223 2019.01.22 22:49:08)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a9ffa4fea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548193871838 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193871839 2019.01.22 22:51:11)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 929dc59c95c4c284c7c680c9c5949a949694c19596)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193871871 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193871872 2019.01.22 22:51:11)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b2bde5e7b5e4e2a4e2b7a0e9e5b4bab4b6b4e1b7e4)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 91(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 101 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193871875 2019.01.22 22:51:11)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b2bde5e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1419          1548193878184 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 34))
	(_version vde)
	(_time 1548193878185 2019.01.22 22:51:18)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5a0c5b580e0c0a4c0f0e48010d5c525c5e5c095d5e)
	(_coverage d)
	(_ent
		(_time 1548121714682)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int CHECK -1 0 24(_ent(_in))))
		(_port(_int MINUS -1 0 25(_ent(_in))))
		(_port(_int PLUS -1 0 26(_ent(_in))))
		(_port(_int TurnON -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 28(_ent(_in))))
		(_port(_int LED 0 0 29(_ent(_out))))
		(_type(_int States_type 0 35(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 40(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 41(_prcs 0)))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(8)(7))(_sens(0))(_read(8)(1)(2)(3)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 2120          1548193878458 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version vde)
	(_time 1548193878459 2019.01.22 22:51:18)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 73257173752523652376612824757b757775207625)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CHECK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int PLUS -1 0 17(_ent (_in))))
				(_port(_int MINUS -1 0 18(_ent (_in))))
				(_port(_int TurnON -1 0 19(_ent (_in))))
				(_port(_int SW 0 0 20(_ent (_in))))
				(_port(_int LED 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((TurnON)(TurnON))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((TurnON)(TurnON))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 25(_arch(_uni))))
		(_sig(_int CHECK -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int PLUS -1 0 28(_arch(_uni))))
		(_sig(_int MINUS -1 0 29(_arch(_uni))))
		(_sig(_int TurnON -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 31(_arch(_uni))))
		(_sig(_int LED 1 0 32(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 33(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)))))
			(CLK_STIMULUS(_arch 1 0 91(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463234)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 604 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 101 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193878463 2019.01.22 22:51:18)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7325717275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((TurnON)(TurnON))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1376          1548194775680 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1548194775681 2019.01.22 23:06:15)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 36343532356066206339246d61303e303230653132)
	(_coverage d)
	(_ent
		(_time 1548194775678)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1979          1548194775715 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548194775716 2019.01.22 23:06:15)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 55575657550305430600470e02535d535153065003)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1548194775726 2019.01.22 23:06:15)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 65676665653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1376          1548194779526 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1548194779527 2019.01.22 23:06:19)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3a3b383e6e6c6a2c6f3528616d3c323c3e3c693d3e)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1979          1548194779796 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548194779797 2019.01.22 23:06:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44454747451214521711561f13424c424042174112)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1548194779800 2019.01.22 23:06:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44454746451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1068          1548195658339 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548195658340 2019.01.22 23:20:58)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 16424010124147011716054c461045101311141116)
	(_coverage d)
	(_ent
		(_time 1548195658334)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548195853111 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548195853112 2019.01.22 23:24:13)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code e4b1e7b7e5b3b2f2b0e2f1bee0e2e7e2e1e3e6e2e0)
	(_coverage d)
	(_ent
		(_time 1548195853107)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(5(d_1_0))(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1068          1548197705590 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548197705591 2019.01.22 23:55:05)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 282f7b2d227f793f29283b72782e7b2e2d2f2a2f28)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1068          1548201024261 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548201024262 2019.01.23 00:50:24)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 4d48444e1b1a1c5a4c4d5e171d4b1e4b484a4f4a4d)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548201026491 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548201026492 2019.01.23 00:50:26)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 07020101055051115301125d030104010200050103)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1068          1548201197068 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548201197069 2019.01.23 00:53:17)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 590d0a5b520e084e58594a03095f0a5f5c5e5b5e59)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548201199427 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548201199428 2019.01.23 00:53:19)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 91c3909e95c6c787c59784cb959792979496939795)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
V 000044 55 4012          1548201735655 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1548201735656 2019.01.23 01:02:15)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 2c2b2c28297a783b20296a777d2b282a7a2b2c2b28)
	(_coverage d)
	(_ent
		(_time 1548201735651)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET1231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET1022))
			((PLUS)(NET1103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET1231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET1022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET1103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET1022 -1 0 80(_arch(_uni))))
		(_sig(_int NET1103 -1 0 81(_arch(_uni))))
		(_sig(_int NET1231 -1 0 82(_arch(_uni))))
		(_sig(_int NET458 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1376          1548201772614 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1548201772615 2019.01.23 01:02:52)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 949a949a95c2c482c19b86cfc3929c929092c79390)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
V 000044 55 4012          1548201772650 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1548201772651 2019.01.23 01:02:52)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code b4bab4e0e6e2e0a3b8b1f2efe5b3b0b2e2b3b4b3b0)
	(_coverage d)
	(_ent
		(_time 1548201735650)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET1231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET1022))
			((PLUS)(NET1103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET1231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET1022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET1103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET1022 -1 0 80(_arch(_uni))))
		(_sig(_int NET1103 -1 0 81(_arch(_uni))))
		(_sig(_int NET1231 -1 0 82(_arch(_uni))))
		(_sig(_int NET458 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1068          1548201772673 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548201772674 2019.01.23 01:02:52)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code c3cdc797c29492d4c2c3d09993c590c5c6c4c1c4c3)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548201772705 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548201772706 2019.01.23 01:02:52)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code f2fdf2a2f5a5a4e4a6f4e7a8f6f4f1f4f7f5f0f4f6)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1979          1548201772740 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548201772741 2019.01.23 01:02:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 111f1017154741074244034a461719171517421447)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1548201772750 2019.01.23 01:02:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 111f1016154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1376          1548202897441 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1548202897442 2019.01.23 01:21:37)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 7025217075262066257f622b277678767476237774)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
V 000044 55 4012          1548202897465 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1548202897466 2019.01.23 01:21:37)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 80d5d18ed6d6d4978c85c6dbd1878486d687808784)
	(_coverage d)
	(_ent
		(_time 1548201735650)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET1231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET1022))
			((PLUS)(NET1103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET1231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET1022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET1103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET1022 -1 0 80(_arch(_uni))))
		(_sig(_int NET1103 -1 0 81(_arch(_uni))))
		(_sig(_int NET1231 -1 0 82(_arch(_uni))))
		(_sig(_int NET458 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1068          1548202897484 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548202897485 2019.01.23 01:21:37)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 90c5c59e92c7c187919083cac096c3969597929790)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548202897506 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548202897507 2019.01.23 01:21:37)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code affbfef8fcf8f9b9fba9baf5aba9aca9aaa8ada9ab)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1979          1548202897530 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548202897531 2019.01.23 01:21:37)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bfeaeeeaece9efa9eceaade4e8b9b7b9bbb9ecbae9)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1548202897537 2019.01.23 01:21:37)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code ce9b9f9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1376          1579780701367 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1579780701368 2020.01.23 12:58:21)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c89ac49cc59e98de9dc7da939fcec0ceccce9bcfcc)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
V 000044 55 4012          1579780701570 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1579780701571 2020.01.23 12:58:21)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 93c19e9cc6c5c7849f96d5c8c2949795c594939497)
	(_coverage d)
	(_ent
		(_time 1548201735650)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET1231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET1022))
			((PLUS)(NET1103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET1231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET1022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET1103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET1022 -1 0 80(_arch(_uni))))
		(_sig(_int NET1103 -1 0 81(_arch(_uni))))
		(_sig(_int NET1231 -1 0 82(_arch(_uni))))
		(_sig(_int NET458 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1068          1579780701603 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1579780701604 2020.01.23 12:58:21)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code b2e0bbe7b2e5e3a5b3b2a1e8e2b4e1b4b7b5b0b5b2)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1579780701634 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1579780701635 2020.01.23 12:58:21)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code d182dc83d58687c785d7c48bd5d7d2d7d4d6d3d7d5)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1979          1579780701666 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1579780701667 2020.01.23 12:58:21)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f0a2fda1f5a6a0e6a3a5e2aba7f6f8f6f4f6a3f5a6)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1579780701695 2020.01.23 12:58:21)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 10424517154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1376          1579782671860 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1579782671861 2020.01.23 13:31:11)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 07565200055157115208155c50010f010301540003)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(6)(7))(_sens(0))(_read(1)(2)(3)(4)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 1068          1579782671922 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1579782671923 2020.01.23 13:31:11)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 46171745421117514746551c164015404341444146)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1579782671952 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1579782671953 2020.01.23 13:31:11)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 65353065653233733163703f616366636062676361)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1979          1579782671969 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1579782671970 2020.01.23 13:31:11)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 75242075752325632620672e22737d737173267023)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1579782671983 2020.01.23 13:31:11)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 84d5d18a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1376          1579783090362 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1579783090363 2020.01.23 13:38:10)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6e3d6e6f3e383e783b617c35396866686a683d696a)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 1177          1579783090666 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1579783090667 2020.01.23 13:38:10)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 96c5939892c1c781979685ccc690c5909391949196)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1579783090806 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1579783090807 2020.01.23 13:38:10)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 227020262575743476243778262421242725202426)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1979          1579783090890 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1579783090891 2020.01.23 13:38:10)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 80d3828f85d6d096d3d592dbd78688868486d385d6)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1579783090918 2020.01.23 13:38:10)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 90c3929f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 4030          1579783122197 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1579783122198 2020.01.23 13:38:42)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code cdcfc998cf9b99dac1c88b969ccac9cb9bcacdcac9)
	(_coverage d)
	(_ent
		(_time 1548201735650)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET651231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET651022))
			((PLUS)(NET651103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET651231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET651022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET651103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET458 -1 0 80(_arch(_uni))))
		(_sig(_int NET651022 -1 0 81(_arch(_uni))))
		(_sig(_int NET651103 -1 0 82(_arch(_uni))))
		(_sig(_int NET651231 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1376          1579783128464 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1579783128465 2020.01.23 13:38:48)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3d3c30396c6b6d2b68322f666a3b353b393b6e3a39)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
V 000044 55 4030          1579783128573 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1579783128574 2020.01.23 13:38:48)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code aaaba7fdadfcfebda6afecf1fbadaeacfcadaaadae)
	(_coverage d)
	(_ent
		(_time 1548201735650)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET651231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET651022))
			((PLUS)(NET651103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET651231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET651022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET651103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET458 -1 0 80(_arch(_uni))))
		(_sig(_int NET651022 -1 0 81(_arch(_uni))))
		(_sig(_int NET651103 -1 0 82(_arch(_uni))))
		(_sig(_int NET651231 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
I 000050 55 1177          1579783128657 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1579783128658 2020.01.23 13:38:48)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 0809590f025f591f09081b52580e5b0e0d0f0a0f08)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1579783128778 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1579783128779 2020.01.23 13:38:48)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 75752074752223632173602f717376737072777371)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1979          1579783128866 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1579783128867 2020.01.23 13:38:48)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d3d28680d58583c58086c18884d5dbd5d7d580d685)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1579783128908 2020.01.23 13:38:48)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0203540405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 1376          1579783459589 TutorVHDL
(_unit VHDL(tutorvhdl 0 11(tutorvhdl 0 23))
	(_version vde)
	(_time 1579783459590 2020.01.23 13:44:19)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b5b5b7e0b5e3e5a3e0baa7eee2b3bdb3b1b3e6b2b1)
	(_coverage d)
	(_ent
		(_time 1548194775677)
	)
	(_object
		(_port(_int CLK -1 0 13(_ent(_in)(_event))))
		(_port(_int CLR -1 0 14(_ent(_in))))
		(_port(_int CHECK -1 0 15(_ent(_in))))
		(_port(_int MINUS -1 0 16(_ent(_in))))
		(_port(_int PLUS -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 18(_ent(_in))))
		(_port(_int LED 0 0 19(_ent(_out))))
		(_type(_int States_type 0 24(_enum1 start poweron add sub evaladd evalsub (_to i 0 i 5))))
		(_sig(_int States 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1((_dto i 7 i 0)))))
		(_var(_int dataA 2 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_var(_int dataB 3 0 29(_prcs 0)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(6))(_sens(0))(_read(7)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . TutorVHDL 1 -1)
)
V 000044 55 4030          1579783459619 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1579783459620 2020.01.23 13:44:19)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code d4d4d686868280c3d8d1928f85d3d0d282d3d4d3d0)
	(_coverage d)
	(_ent
		(_time 1548201735650)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CHECK -1 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int MINUS -1 0 67(_ent (_in))))
				(_port(_int PLUS -1 0 68(_ent (_in))))
				(_port(_int SW 1 0 69(_ent (_in))))
				(_port(_int LED 1 0 70(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst U1 0 92(_comp TutorVHDL)
		(_port
			((CHECK)(NET651231))
			((CLK)(CLK))
			((CLR)(NET458))
			((MINUS)(NET651022))
			((PLUS)(NET651103))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_inst U2 0 103(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(CHECK))
			((PE)(NET651231))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 112(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Reset))
			((CEO)(CEO))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U4 0 120(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((PUSH)(CLR))
			((PE)(NET458))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U5 0 129(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(MINUS))
			((PE)(NET651022))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U6 0 138(_comp Debouncer)
		(_port
			((CEI)(CEO))
			((CLK)(CLK))
			((CLR)(Reset))
			((PUSH)(PLUS))
			((PE)(NET651103))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CHECK -1 0 30(_ent(_in))))
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int CLR -1 0 32(_ent(_in))))
		(_port(_int MINUS -1 0 33(_ent(_in))))
		(_port(_int PLUS -1 0 34(_ent(_in))))
		(_port(_int Reset -1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int SW 0 0 36(_ent(_in))))
		(_port(_int LED 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int CEO -1 0 79(_arch(_uni))))
		(_sig(_int NET458 -1 0 80(_arch(_uni))))
		(_sig(_int NET651022 -1 0 81(_arch(_uni))))
		(_sig(_int NET651103 -1 0 82(_arch(_uni))))
		(_sig(_int NET651231 -1 0 83(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 86(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_trgt(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 1 -1)
)
V 000050 55 1177          1579783459642 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1579783459643 2020.01.23 13:44:19)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code e4e4e2b6e2b3b5f3e5e4f7beb4e2b7e2e1e3e6e3e4)
	(_coverage d)
	(_ent
		(_time 1548195658333)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
V 000050 55 973           1579783459661 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1579783459662 2020.01.23 13:44:19)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 030200050554551557051659070500050604010507)
	(_coverage d)
	(_ent
		(_time 1548195853106)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
V 000056 55 1979          1579783459684 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1579783459685 2020.01.23 13:44:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 12121114154442044147004945141a141614411744)
	(_coverage d)
	(_ent
		(_time 1548118686907)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int CHECK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int PLUS -1 0 14(_ent (_in))))
				(_port(_int MINUS -1 0 15(_ent (_in))))
				(_port(_int SW 0 0 16(_ent (_in))))
				(_port(_int LED 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CHECK)(CHECK))
			((CLR)(CLR))
			((PLUS)(PLUS))
			((MINUS)(MINUS))
			((SW)(SW))
			((LED)(LED))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CHECK)(CHECK))
				((MINUS)(MINUS))
				((PLUS)(PLUS))
				((SW)(SW))
				((LED)(LED))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CHECK -1 0 22(_arch(_uni))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int PLUS -1 0 24(_arch(_uni))))
		(_sig(_int MINUS -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 26(_array -1((_dto i 7 i 0)))))
		(_sig(_int SW 1 0 26(_arch(_uni))))
		(_sig(_int LED 1 0 27(_arch(_uni))))
		(_cnst(_int clock_peroid -2 0 28(_arch((ns 4632233691727265792)))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)))))
			(CLK_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50528770)
		(33686018 50463490)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000042 55 578 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 92 (tutorvhdl_tb))
	(_version vde)
	(_time 1579783459689 2020.01.23 13:44:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1212111515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((CHECK)(CHECK))
					((MINUS)(MINUS))
					((PLUS)(PLUS))
					((SW)(SW))
					((LED)(LED))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
