/*****************************************************************************/
/*     Generator - Sega Genesis emulation - (c) James Ponder 1997-2001       */
/*****************************************************************************/
/*                                                                           */
/* cpu68k-7.c                                                                */
/*                                                                           */
/*****************************************************************************/

#include "cpu68k-inline.h"

void cpu_op_7000a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7000 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7000b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7000 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7001a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7001 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7001b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7001 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7002a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7002 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7002b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7002 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7003a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7003 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7003b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7003 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7004a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7004 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7004b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7004 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7005a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7005 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7005b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7005 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7006a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7006 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7006b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7006 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7007a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7007 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7007b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7007 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7008a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7008 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7008b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7008 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7009a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7009 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7009b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7009 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_700aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_700ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_700ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_700bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_700ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_700cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_700da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_700db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_700ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_700eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_700fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_700fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x700f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7010a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7010 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7010b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7010 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7011a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7011 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7011b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7011 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7012a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7012 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7012b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7012 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7013a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7013 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7013b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7013 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7014a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7014 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7014b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7014 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7015a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7015 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7015b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7015 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7016a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7016 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7016b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7016 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7017a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7017 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7017b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7017 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7018a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7018 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7018b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7018 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7019a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7019 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7019b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7019 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_701aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_701ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_701ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_701bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_701ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_701cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_701da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_701db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_701ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_701eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_701fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_701fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x701f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7020a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7020 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7020b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7020 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7021a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7021 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7021b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7021 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7022a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7022 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7022b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7022 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7023a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7023 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7023b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7023 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7024a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7024 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7024b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7024 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7025a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7025 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7025b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7025 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7026a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7026 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7026b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7026 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7027a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7027 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7027b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7027 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7028a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7028 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7028b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7028 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7029a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7029 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7029b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7029 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_702aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_702ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_702ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_702bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_702ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_702cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_702da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_702db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_702ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_702eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_702fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_702fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x702f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7030a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7030 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7030b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7030 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7031a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7031 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7031b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7031 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7032a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7032 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7032b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7032 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7033a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7033 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7033b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7033 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7034a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7034 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7034b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7034 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7035a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7035 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7035b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7035 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7036a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7036 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7036b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7036 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7037a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7037 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7037b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7037 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7038a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7038 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7038b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7038 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7039a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7039 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7039b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7039 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_703aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_703ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_703ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_703bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_703ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_703cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_703da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_703db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_703ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_703eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_703fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_703fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x703f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7040a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7040 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7040b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7040 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7041a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7041 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7041b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7041 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7042a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7042 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7042b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7042 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7043a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7043 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7043b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7043 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7044a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7044 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7044b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7044 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7045a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7045 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7045b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7045 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7046a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7046 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7046b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7046 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7047a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7047 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7047b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7047 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7048a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7048 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7048b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7048 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7049a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7049 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7049b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7049 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_704aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_704ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_704ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_704bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_704ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_704cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_704da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_704db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_704ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_704eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_704fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_704fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x704f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7050a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7050 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7050b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7050 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7051a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7051 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7051b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7051 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7052a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7052 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7052b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7052 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7053a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7053 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7053b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7053 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7054a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7054 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7054b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7054 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7055a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7055 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7055b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7055 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7056a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7056 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7056b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7056 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7057a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7057 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7057b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7057 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7058a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7058 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7058b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7058 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7059a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7059 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7059b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7059 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_705aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_705ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_705ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_705bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_705ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_705cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_705da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_705db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_705ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_705eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_705fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_705fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x705f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7060a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7060 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7060b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7060 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7061a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7061 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7061b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7061 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7062a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7062 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7062b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7062 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7063a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7063 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7063b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7063 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7064a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7064 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7064b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7064 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7065a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7065 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7065b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7065 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7066a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7066 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7066b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7066 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7067a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7067 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7067b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7067 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7068a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7068 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7068b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7068 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7069a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7069 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7069b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7069 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_706aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_706ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_706ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_706bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_706ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_706cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_706da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_706db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_706ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_706eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_706fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_706fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x706f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7070a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7070 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7070b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7070 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7071a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7071 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7071b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7071 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7072a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7072 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7072b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7072 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7073a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7073 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7073b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7073 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7074a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7074 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7074b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7074 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7075a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7075 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7075b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7075 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7076a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7076 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7076b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7076 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7077a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7077 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7077b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7077 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7078a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7078 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7078b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7078 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7079a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7079 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7079b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7079 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_707aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_707ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_707ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_707bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_707ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_707cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_707da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_707db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_707ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_707eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_707fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_707fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x707f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7080a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7080 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7080b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7080 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7081a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7081 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7081b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7081 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7082a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7082 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7082b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7082 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7083a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7083 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7083b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7083 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7084a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7084 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7084b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7084 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7085a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7085 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7085b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7085 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7086a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7086 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7086b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7086 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7087a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7087 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7087b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7087 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7088a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7088 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7088b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7088 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7089a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7089 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7089b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7089 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_708aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_708ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_708ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_708bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_708ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_708cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_708da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_708db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_708ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_708eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_708fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_708fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x708f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7090a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7090 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7090b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7090 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7091a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7091 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7091b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7091 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7092a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7092 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7092b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7092 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7093a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7093 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7093b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7093 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7094a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7094 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7094b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7094 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7095a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7095 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7095b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7095 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7096a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7096 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7096b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7096 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7097a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7097 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7097b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7097 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7098a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7098 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7098b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7098 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7099a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7099 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7099b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7099 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_709aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_709ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_709ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_709bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_709ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_709cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_709da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_709db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_709ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_709eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_709fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_709fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x709f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70aab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70aba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70abb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70aca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70acb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70ada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70adb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70aea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70afa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70afb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70baa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70bab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70bba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70bca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70bda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70bdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70bea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70beb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70bfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70bfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70caa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70cab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70cba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70cca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70cda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70cea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70daa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70dab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70dba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70dca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70dda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70dea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70deb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70eab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70eba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70eca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70eda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70edb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70eea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70efa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70efb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70faa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70fab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70fba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70fca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70fda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70fdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70fea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70feb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_70ffa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_70ffb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x70ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7200a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7200 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7200b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7200 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7201a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7201 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7201b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7201 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7202a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7202 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7202b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7202 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7203a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7203 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7203b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7203 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7204a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7204 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7204b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7204 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7205a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7205 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7205b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7205 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7206a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7206 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7206b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7206 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7207a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7207 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7207b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7207 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7208a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7208 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7208b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7208 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7209a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7209 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7209b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7209 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_720aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_720ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_720ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_720bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_720ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_720cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_720da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_720db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_720ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_720eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_720fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_720fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x720f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7210a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7210 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7210b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7210 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7211a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7211 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7211b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7211 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7212a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7212 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7212b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7212 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7213a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7213 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7213b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7213 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7214a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7214 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7214b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7214 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7215a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7215 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7215b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7215 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7216a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7216 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7216b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7216 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7217a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7217 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7217b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7217 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7218a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7218 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7218b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7218 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7219a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7219 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7219b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7219 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_721aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_721ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_721ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_721bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_721ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_721cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_721da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_721db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_721ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_721eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_721fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_721fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x721f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7220a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7220 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7220b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7220 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7221a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7221 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7221b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7221 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7222a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7222 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7222b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7222 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7223a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7223 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7223b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7223 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7224a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7224 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7224b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7224 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7225a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7225 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7225b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7225 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7226a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7226 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7226b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7226 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7227a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7227 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7227b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7227 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7228a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7228 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7228b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7228 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7229a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7229 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7229b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7229 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_722aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_722ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_722ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_722bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_722ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_722cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_722da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_722db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_722ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_722eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_722fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_722fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x722f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7230a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7230 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7230b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7230 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7231a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7231 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7231b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7231 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7232a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7232 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7232b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7232 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7233a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7233 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7233b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7233 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7234a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7234 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7234b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7234 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7235a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7235 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7235b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7235 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7236a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7236 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7236b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7236 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7237a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7237 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7237b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7237 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7238a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7238 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7238b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7238 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7239a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7239 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7239b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7239 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_723aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_723ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_723ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_723bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_723ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_723cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_723da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_723db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_723ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_723eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_723fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_723fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x723f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7240a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7240 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7240b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7240 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7241a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7241 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7241b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7241 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7242a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7242 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7242b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7242 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7243a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7243 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7243b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7243 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7244a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7244 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7244b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7244 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7245a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7245 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7245b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7245 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7246a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7246 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7246b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7246 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7247a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7247 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7247b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7247 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7248a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7248 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7248b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7248 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7249a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7249 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7249b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7249 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_724aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_724ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_724ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_724bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_724ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_724cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_724da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_724db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_724ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_724eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_724fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_724fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x724f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7250a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7250 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7250b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7250 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7251a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7251 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7251b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7251 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7252a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7252 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7252b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7252 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7253a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7253 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7253b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7253 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7254a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7254 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7254b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7254 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7255a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7255 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7255b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7255 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7256a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7256 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7256b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7256 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7257a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7257 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7257b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7257 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7258a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7258 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7258b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7258 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7259a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7259 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7259b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7259 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_725aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_725ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_725ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_725bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_725ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_725cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_725da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_725db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_725ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_725eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_725fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_725fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x725f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7260a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7260 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7260b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7260 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7261a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7261 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7261b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7261 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7262a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7262 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7262b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7262 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7263a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7263 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7263b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7263 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7264a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7264 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7264b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7264 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7265a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7265 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7265b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7265 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7266a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7266 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7266b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7266 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7267a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7267 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7267b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7267 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7268a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7268 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7268b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7268 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7269a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7269 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7269b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7269 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_726aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_726ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_726ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_726bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_726ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_726cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_726da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_726db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_726ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_726eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_726fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_726fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x726f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7270a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7270 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7270b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7270 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7271a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7271 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7271b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7271 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7272a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7272 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7272b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7272 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7273a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7273 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7273b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7273 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7274a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7274 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7274b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7274 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7275a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7275 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7275b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7275 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7276a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7276 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7276b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7276 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7277a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7277 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7277b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7277 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7278a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7278 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7278b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7278 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7279a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7279 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7279b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7279 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_727aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_727ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_727ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_727bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_727ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_727cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_727da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_727db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_727ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_727eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_727fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_727fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x727f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7280a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7280 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7280b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7280 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7281a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7281 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7281b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7281 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7282a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7282 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7282b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7282 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7283a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7283 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7283b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7283 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7284a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7284 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7284b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7284 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7285a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7285 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7285b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7285 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7286a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7286 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7286b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7286 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7287a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7287 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7287b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7287 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7288a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7288 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7288b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7288 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7289a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7289 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7289b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7289 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_728aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_728ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_728ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_728bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_728ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_728cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_728da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_728db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_728ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_728eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_728fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_728fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x728f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7290a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7290 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7290b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7290 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7291a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7291 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7291b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7291 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7292a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7292 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7292b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7292 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7293a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7293 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7293b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7293 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7294a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7294 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7294b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7294 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7295a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7295 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7295b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7295 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7296a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7296 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7296b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7296 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7297a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7297 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7297b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7297 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7298a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7298 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7298b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7298 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7299a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7299 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7299b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7299 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_729aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_729ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_729ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_729bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_729ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_729cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_729da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_729db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_729ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_729eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_729fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_729fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x729f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72aab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72aba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72abb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72aca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72acb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72ada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72adb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72aea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72afa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72afb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72baa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72bab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72bba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72bca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72bda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72bdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72bea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72beb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72bfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72bfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72caa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72cab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72cba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72cca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72cda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72cea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72daa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72dab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72dba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72dca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72dda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72dea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72deb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72eab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72eba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72eca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72eda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72edb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72eea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72efa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72efb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72faa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72fab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72fba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72fca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72fda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72fdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72fea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72feb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_72ffa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_72ffb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x72ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7400a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7400 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7400b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7400 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7401a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7401 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7401b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7401 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7402a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7402 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7402b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7402 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7403a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7403 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7403b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7403 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7404a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7404 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7404b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7404 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7405a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7405 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7405b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7405 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7406a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7406 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7406b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7406 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7407a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7407 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7407b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7407 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7408a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7408 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7408b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7408 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7409a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7409 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7409b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7409 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_740aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_740ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_740ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_740bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_740ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_740cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_740da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_740db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_740ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_740eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_740fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_740fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x740f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7410a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7410 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7410b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7410 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7411a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7411 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7411b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7411 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7412a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7412 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7412b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7412 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7413a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7413 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7413b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7413 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7414a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7414 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7414b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7414 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7415a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7415 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7415b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7415 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7416a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7416 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7416b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7416 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7417a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7417 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7417b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7417 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7418a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7418 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7418b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7418 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7419a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7419 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7419b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7419 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_741aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_741ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_741ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_741bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_741ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_741cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_741da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_741db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_741ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_741eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_741fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_741fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x741f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7420a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7420 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7420b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7420 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7421a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7421 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7421b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7421 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7422a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7422 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7422b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7422 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7423a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7423 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7423b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7423 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7424a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7424 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7424b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7424 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7425a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7425 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7425b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7425 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7426a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7426 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7426b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7426 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7427a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7427 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7427b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7427 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7428a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7428 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7428b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7428 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7429a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7429 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7429b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7429 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_742aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_742ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_742ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_742bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_742ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_742cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_742da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_742db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_742ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_742eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_742fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_742fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x742f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7430a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7430 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7430b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7430 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7431a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7431 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7431b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7431 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7432a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7432 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7432b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7432 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7433a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7433 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7433b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7433 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7434a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7434 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7434b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7434 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7435a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7435 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7435b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7435 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7436a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7436 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7436b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7436 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7437a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7437 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7437b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7437 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7438a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7438 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7438b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7438 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7439a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7439 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7439b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7439 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_743aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_743ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_743ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_743bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_743ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_743cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_743da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_743db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_743ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_743eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_743fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_743fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x743f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7440a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7440 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7440b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7440 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7441a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7441 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7441b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7441 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7442a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7442 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7442b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7442 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7443a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7443 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7443b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7443 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7444a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7444 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7444b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7444 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7445a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7445 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7445b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7445 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7446a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7446 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7446b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7446 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7447a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7447 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7447b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7447 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7448a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7448 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7448b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7448 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7449a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7449 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7449b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7449 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_744aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_744ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_744ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_744bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_744ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_744cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_744da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_744db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_744ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_744eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_744fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_744fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x744f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7450a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7450 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7450b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7450 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7451a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7451 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7451b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7451 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7452a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7452 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7452b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7452 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7453a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7453 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7453b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7453 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7454a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7454 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7454b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7454 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7455a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7455 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7455b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7455 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7456a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7456 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7456b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7456 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7457a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7457 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7457b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7457 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7458a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7458 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7458b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7458 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7459a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7459 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7459b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7459 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_745aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_745ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_745ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_745bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_745ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_745cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_745da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_745db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_745ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_745eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_745fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_745fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x745f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7460a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7460 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7460b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7460 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7461a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7461 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7461b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7461 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7462a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7462 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7462b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7462 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7463a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7463 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7463b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7463 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7464a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7464 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7464b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7464 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7465a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7465 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7465b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7465 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7466a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7466 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7466b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7466 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7467a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7467 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7467b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7467 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7468a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7468 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7468b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7468 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7469a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7469 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7469b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7469 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_746aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_746ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_746ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_746bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_746ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_746cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_746da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_746db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_746ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_746eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_746fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_746fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x746f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7470a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7470 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7470b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7470 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7471a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7471 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7471b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7471 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7472a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7472 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7472b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7472 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7473a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7473 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7473b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7473 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7474a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7474 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7474b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7474 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7475a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7475 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7475b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7475 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7476a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7476 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7476b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7476 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7477a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7477 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7477b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7477 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7478a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7478 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7478b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7478 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7479a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7479 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7479b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7479 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_747aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_747ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_747ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_747bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_747ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_747cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_747da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_747db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_747ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_747eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_747fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_747fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x747f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7480a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7480 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7480b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7480 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7481a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7481 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7481b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7481 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7482a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7482 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7482b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7482 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7483a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7483 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7483b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7483 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7484a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7484 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7484b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7484 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7485a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7485 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7485b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7485 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7486a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7486 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7486b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7486 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7487a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7487 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7487b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7487 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7488a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7488 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7488b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7488 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7489a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7489 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7489b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7489 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_748aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_748ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_748ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_748bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_748ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_748cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_748da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_748db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_748ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_748eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_748fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_748fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x748f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7490a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7490 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7490b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7490 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7491a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7491 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7491b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7491 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7492a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7492 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7492b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7492 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7493a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7493 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7493b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7493 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7494a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7494 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7494b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7494 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7495a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7495 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7495b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7495 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7496a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7496 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7496b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7496 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7497a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7497 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7497b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7497 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7498a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7498 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7498b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7498 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7499a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7499 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7499b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7499 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_749aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_749ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_749ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_749bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_749ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_749cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_749da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_749db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_749ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_749eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_749fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_749fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x749f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74aab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74aba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74abb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74aca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74acb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74ada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74adb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74aea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74afa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74afb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74baa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74bab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74bba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74bca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74bda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74bdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74bea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74beb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74bfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74bfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74caa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74cab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74cba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74cca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74cda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74cea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74daa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74dab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74dba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74dca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74dda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74dea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74deb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74eab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74eba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74eca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74eda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74edb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74eea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74efa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74efb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74faa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74fab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74fba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74fca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74fda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74fdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74fea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74feb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_74ffa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_74ffb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x74ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7600a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7600 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7600b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7600 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7601a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7601 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7601b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7601 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7602a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7602 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7602b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7602 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7603a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7603 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7603b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7603 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7604a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7604 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7604b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7604 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7605a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7605 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7605b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7605 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7606a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7606 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7606b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7606 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7607a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7607 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7607b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7607 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7608a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7608 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7608b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7608 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7609a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7609 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7609b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7609 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_760aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_760ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_760ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_760bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_760ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_760cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_760da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_760db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_760ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_760eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_760fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_760fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x760f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7610a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7610 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7610b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7610 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7611a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7611 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7611b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7611 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7612a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7612 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7612b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7612 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7613a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7613 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7613b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7613 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7614a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7614 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7614b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7614 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7615a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7615 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7615b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7615 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7616a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7616 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7616b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7616 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7617a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7617 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7617b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7617 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7618a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7618 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7618b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7618 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7619a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7619 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7619b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7619 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_761aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_761ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_761ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_761bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_761ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_761cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_761da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_761db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_761ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_761eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_761fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_761fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x761f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7620a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7620 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7620b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7620 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7621a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7621 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7621b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7621 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7622a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7622 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7622b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7622 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7623a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7623 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7623b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7623 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7624a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7624 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7624b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7624 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7625a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7625 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7625b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7625 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7626a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7626 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7626b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7626 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7627a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7627 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7627b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7627 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7628a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7628 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7628b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7628 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7629a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7629 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7629b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7629 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_762aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_762ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_762ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_762bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_762ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_762cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_762da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_762db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_762ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_762eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_762fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_762fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x762f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7630a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7630 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7630b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7630 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7631a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7631 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7631b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7631 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7632a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7632 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7632b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7632 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7633a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7633 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7633b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7633 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7634a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7634 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7634b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7634 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7635a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7635 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7635b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7635 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7636a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7636 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7636b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7636 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7637a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7637 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7637b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7637 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7638a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7638 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7638b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7638 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7639a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7639 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7639b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7639 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_763aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_763ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_763ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_763bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_763ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_763cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_763da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_763db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_763ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_763eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_763fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_763fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x763f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7640a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7640 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7640b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7640 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7641a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7641 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7641b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7641 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7642a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7642 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7642b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7642 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7643a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7643 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7643b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7643 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7644a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7644 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7644b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7644 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7645a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7645 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7645b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7645 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7646a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7646 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7646b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7646 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7647a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7647 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7647b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7647 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7648a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7648 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7648b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7648 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7649a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7649 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7649b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7649 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_764aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_764ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_764ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_764bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_764ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_764cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_764da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_764db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_764ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_764eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_764fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_764fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x764f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7650a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7650 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7650b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7650 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7651a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7651 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7651b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7651 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7652a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7652 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7652b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7652 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7653a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7653 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7653b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7653 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7654a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7654 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7654b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7654 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7655a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7655 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7655b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7655 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7656a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7656 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7656b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7656 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7657a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7657 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7657b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7657 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7658a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7658 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7658b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7658 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7659a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7659 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7659b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7659 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_765aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_765ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_765ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_765bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_765ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_765cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_765da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_765db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_765ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_765eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_765fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_765fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x765f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7660a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7660 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7660b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7660 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7661a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7661 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7661b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7661 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7662a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7662 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7662b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7662 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7663a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7663 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7663b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7663 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7664a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7664 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7664b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7664 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7665a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7665 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7665b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7665 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7666a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7666 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7666b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7666 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7667a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7667 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7667b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7667 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7668a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7668 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7668b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7668 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7669a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7669 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7669b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7669 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_766aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_766ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_766ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_766bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_766ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_766cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_766da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_766db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_766ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_766eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_766fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_766fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x766f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7670a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7670 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7670b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7670 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7671a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7671 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7671b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7671 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7672a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7672 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7672b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7672 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7673a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7673 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7673b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7673 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7674a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7674 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7674b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7674 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7675a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7675 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7675b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7675 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7676a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7676 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7676b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7676 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7677a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7677 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7677b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7677 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7678a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7678 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7678b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7678 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7679a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7679 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7679b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7679 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_767aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_767ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_767ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_767bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_767ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_767cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_767da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_767db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_767ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_767eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_767fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_767fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x767f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7680a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7680 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7680b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7680 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7681a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7681 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7681b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7681 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7682a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7682 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7682b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7682 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7683a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7683 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7683b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7683 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7684a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7684 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7684b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7684 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7685a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7685 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7685b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7685 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7686a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7686 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7686b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7686 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7687a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7687 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7687b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7687 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7688a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7688 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7688b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7688 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7689a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7689 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7689b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7689 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_768aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_768ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_768ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_768bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_768ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_768cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_768da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_768db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_768ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_768eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_768fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_768fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x768f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7690a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7690 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7690b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7690 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7691a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7691 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7691b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7691 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7692a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7692 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7692b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7692 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7693a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7693 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7693b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7693 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7694a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7694 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7694b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7694 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7695a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7695 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7695b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7695 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7696a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7696 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7696b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7696 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7697a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7697 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7697b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7697 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7698a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7698 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7698b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7698 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7699a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7699 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7699b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7699 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_769aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_769ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_769ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_769bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_769ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_769cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_769da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_769db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_769ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_769eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_769fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_769fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x769f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76aab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76aba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76abb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76aca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76acb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76ada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76adb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76aea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76afa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76afb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76baa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76bab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76bba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76bca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76bda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76bdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76bea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76beb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76bfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76bfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76caa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76cab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76cba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76cca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76cda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76cea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76daa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76dab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76dba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76dca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76dda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76dea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76deb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76eab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76eba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76eca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76eda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76edb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76eea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76efa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76efb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76faa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76fab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76fba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76fca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76fda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76fdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76fea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76feb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_76ffa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_76ffb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x76ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7800a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7800 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7800b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7800 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7801a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7801 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7801b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7801 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7802a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7802 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7802b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7802 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7803a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7803 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7803b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7803 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7804a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7804 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7804b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7804 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7805a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7805 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7805b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7805 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7806a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7806 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7806b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7806 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7807a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7807 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7807b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7807 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7808a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7808 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7808b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7808 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7809a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7809 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7809b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7809 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_780aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_780ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_780ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_780bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_780ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_780cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_780da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_780db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_780ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_780eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_780fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_780fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x780f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7810a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7810 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7810b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7810 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7811a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7811 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7811b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7811 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7812a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7812 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7812b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7812 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7813a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7813 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7813b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7813 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7814a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7814 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7814b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7814 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7815a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7815 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7815b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7815 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7816a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7816 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7816b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7816 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7817a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7817 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7817b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7817 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7818a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7818 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7818b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7818 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7819a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7819 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7819b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7819 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_781aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_781ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_781ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_781bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_781ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_781cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_781da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_781db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_781ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_781eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_781fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_781fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x781f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7820a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7820 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7820b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7820 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7821a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7821 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7821b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7821 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7822a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7822 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7822b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7822 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7823a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7823 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7823b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7823 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7824a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7824 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7824b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7824 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7825a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7825 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7825b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7825 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7826a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7826 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7826b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7826 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7827a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7827 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7827b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7827 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7828a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7828 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7828b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7828 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7829a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7829 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7829b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7829 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_782aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_782ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_782ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_782bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_782ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_782cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_782da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_782db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_782ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_782eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_782fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_782fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x782f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7830a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7830 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7830b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7830 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7831a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7831 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7831b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7831 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7832a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7832 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7832b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7832 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7833a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7833 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7833b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7833 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7834a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7834 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7834b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7834 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7835a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7835 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7835b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7835 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7836a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7836 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7836b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7836 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7837a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7837 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7837b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7837 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7838a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7838 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7838b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7838 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7839a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7839 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7839b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7839 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_783aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_783ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_783ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_783bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_783ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_783cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_783da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_783db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_783ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_783eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_783fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_783fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x783f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7840a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7840 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7840b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7840 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7841a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7841 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7841b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7841 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7842a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7842 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7842b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7842 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7843a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7843 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7843b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7843 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7844a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7844 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7844b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7844 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7845a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7845 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7845b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7845 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7846a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7846 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7846b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7846 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7847a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7847 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7847b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7847 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7848a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7848 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7848b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7848 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7849a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7849 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7849b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7849 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_784aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_784ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_784ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_784bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_784ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_784cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_784da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_784db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_784ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_784eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_784fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_784fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x784f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7850a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7850 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7850b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7850 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7851a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7851 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7851b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7851 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7852a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7852 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7852b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7852 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7853a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7853 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7853b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7853 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7854a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7854 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7854b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7854 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7855a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7855 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7855b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7855 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7856a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7856 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7856b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7856 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7857a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7857 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7857b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7857 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7858a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7858 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7858b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7858 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7859a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7859 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7859b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7859 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_785aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_785ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_785ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_785bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_785ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_785cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_785da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_785db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_785ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_785eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_785fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_785fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x785f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7860a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7860 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7860b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7860 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7861a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7861 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7861b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7861 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7862a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7862 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7862b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7862 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7863a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7863 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7863b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7863 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7864a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7864 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7864b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7864 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7865a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7865 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7865b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7865 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7866a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7866 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7866b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7866 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7867a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7867 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7867b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7867 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7868a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7868 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7868b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7868 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7869a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7869 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7869b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7869 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_786aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_786ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_786ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_786bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_786ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_786cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_786da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_786db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_786ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_786eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_786fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_786fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x786f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7870a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7870 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7870b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7870 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7871a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7871 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7871b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7871 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7872a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7872 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7872b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7872 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7873a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7873 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7873b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7873 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7874a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7874 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7874b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7874 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7875a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7875 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7875b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7875 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7876a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7876 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7876b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7876 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7877a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7877 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7877b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7877 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7878a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7878 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7878b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7878 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7879a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7879 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7879b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7879 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_787aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_787ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_787ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_787bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_787ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_787cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_787da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_787db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_787ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_787eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_787fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_787fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x787f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7880a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7880 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7880b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7880 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7881a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7881 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7881b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7881 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7882a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7882 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7882b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7882 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7883a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7883 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7883b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7883 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7884a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7884 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7884b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7884 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7885a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7885 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7885b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7885 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7886a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7886 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7886b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7886 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7887a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7887 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7887b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7887 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7888a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7888 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7888b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7888 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7889a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7889 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7889b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7889 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_788aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_788ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_788ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_788bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_788ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_788cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_788da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_788db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_788ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_788eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_788fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_788fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x788f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7890a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7890 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7890b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7890 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7891a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7891 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7891b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7891 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7892a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7892 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7892b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7892 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7893a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7893 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7893b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7893 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7894a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7894 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7894b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7894 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7895a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7895 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7895b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7895 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7896a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7896 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7896b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7896 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7897a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7897 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7897b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7897 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7898a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7898 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7898b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7898 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7899a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7899 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7899b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7899 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_789aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_789ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_789ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_789bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_789ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_789cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_789da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_789db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_789ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_789eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_789fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_789fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x789f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78a9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78aab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78aa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78aba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78abb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78aca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78acb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78ada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78adb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78aea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78afa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78afb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78af >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78b9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78baa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78bab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78bba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78bca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78bda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78bdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78bea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78beb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78be >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78bfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78bfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78bf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78c9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78caa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78cab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78cba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78cca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78cda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78cea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78cf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78d9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78daa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78dab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78da >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78dba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78db >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78dca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78dc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78dda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78dd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78dea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78deb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78de >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78df >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78e9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78eab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78eba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78eb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78eca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78eda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78edb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78eea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78efa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78efb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78f9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78faa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78fab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78fba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78fca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78fda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78fdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78fea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78feb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78fe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_78ffa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_78ffb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x78ff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a00a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a00b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a01a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a01b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a02a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a02b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a03a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a03b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a04a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a04b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a05a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a05b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a06a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a06b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a07a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a07b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a08a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a08b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a09a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a09b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a0da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a0db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a10a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a10b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a11a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a11b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a12a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a12b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a13a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a13b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a14a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a14b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a15a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a15b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a16a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a16b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a17a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a17b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a18a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a18b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a19a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a19b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a1da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a1db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a20a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a20b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a21a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a21b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a22a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a22b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a23a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a23b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a24a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a24b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a25a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a25b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a26a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a26b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a27a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a27b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a28a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a28b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a29a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a29b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a2da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a2db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a30a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a30b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a31a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a31b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a32a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a32b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a33a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a33b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a34a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a34b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a35a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a35b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a36a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a36b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a37a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a37b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a38a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a38b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a39a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a39b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a3da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a3db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a3ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a3eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a3fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a3fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a3f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a40a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a40 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a40b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a40 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a41a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a41 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a41b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a41 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a42a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a42 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a42b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a42 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a43a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a43 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a43b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a43 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a44a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a44 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a44b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a44 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a45a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a45 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a45b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a45 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a46a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a46 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a46b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a46 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a47a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a47 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a47b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a47 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a48a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a48 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a48b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a48 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a49a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a49 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a49b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a49 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a4da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a4db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a4f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a50a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a50 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a50b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a50 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a51a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a51 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a51b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a51 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a52a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a52 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a52b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a52 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a53a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a53 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a53b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a53 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a54a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a54 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a54b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a54 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a55a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a55 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a55b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a55 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a56a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a56 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a56b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a56 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a57a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a57 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a57b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a57 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a58a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a58 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a58b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a58 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a59a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a59 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a59b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a59 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a5da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a5db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a5f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a60a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a60 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a60b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a60 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a61a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a61 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a61b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a61 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a62a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a62 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a62b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a62 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a63a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a63 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a63b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a63 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a64a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a64 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a64b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a64 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a65a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a65 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a65b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a65 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a66a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a66 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a66b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a66 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a67a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a67 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a67b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a67 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a68a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a68 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a68b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a68 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a69a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a69 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a69b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a69 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a6da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a6db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a6f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a70a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a70 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a70b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a70 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a71a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a71 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a71b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a71 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a72a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a72 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a72b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a72 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a73a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a73 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a73b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a73 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a74a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a74 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a74b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a74 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a75a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a75 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a75b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a75 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a76a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a76 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a76b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a76 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a77a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a77 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a77b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a77 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a78a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a78 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a78b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a78 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a79a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a79 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a79b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a79 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a7da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a7db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a7ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a7eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a7fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a7fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a7f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a80a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a80 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a80b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a80 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a81a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a81 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a81b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a81 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a82a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a82 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a82b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a82 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a83a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a83 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a83b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a83 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a84a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a84 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a84b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a84 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a85a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a85 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a85b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a85 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a86a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a86 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a86b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a86 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a87a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a87 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a87b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a87 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a88a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a88 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a88b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a88 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a89a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a89 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a89b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a89 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a8da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a8db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a8f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a90a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a90 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a90b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a90 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a91a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a91 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a91b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a91 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a92a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a92 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a92b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a92 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a93a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a93 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a93b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a93 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a94a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a94 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a94b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a94 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a95a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a95 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a95b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a95 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a96a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a96 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a96b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a96 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a97a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a97 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a97b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a97 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a98a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a98 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a98b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a98 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a99a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a99 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a99b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a99 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a9da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a9db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7a9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7a9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7a9f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aa9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aaa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aaab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aaa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aaba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aabb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aaca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aacb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aadb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aaea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aafa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aaf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aafb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aaf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ab9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ab9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ab9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7abaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7abab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7abba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7abbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7abca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7abcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7abda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7abdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7abea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7abeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7abfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7abfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7abf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ac9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ac9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ac9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7acaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7acab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7acba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7acbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7acca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7accb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7acda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7acdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7acea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ace >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ace >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7acfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7acfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7acf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ad9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ad9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ad9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7adaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ada >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7adab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ada >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7adba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7adb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7adbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7adb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7adca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7adc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7adcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7adc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7adda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7add >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7addb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7add >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7adea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ade >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7adeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ade >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7adfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7adf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7adfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7adf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ae9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ae9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ae9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aeab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aeba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aeb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aeb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aeca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aeda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aedb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aeea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7aefa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7aefb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7af9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7af9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7af9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7afaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7afab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7afba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7afbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7afca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7afcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7afda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7afdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7afea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7afeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7afe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7affa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7affb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7aff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c00a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c00b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c01a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c01b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c02a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c02b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c03a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c03b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c04a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c04b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c05a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c05b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c06a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c06b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c07a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c07b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c08a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c08b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c09a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c09b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c0da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c0db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c10a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c10b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c11a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c11b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c12a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c12b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c13a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c13b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c14a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c14b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c15a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c15b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c16a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c16b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c17a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c17b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c18a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c18b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c19a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c19b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c1da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c1db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c20a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c20b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c21a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c21b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c22a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c22b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c23a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c23b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c24a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c24b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c25a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c25b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c26a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c26b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c27a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c27b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c28a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c28b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c29a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c29b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c2da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c2db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c30a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c30b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c31a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c31b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c32a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c32b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c33a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c33b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c34a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c34b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c35a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c35b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c36a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c36b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c37a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c37b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c38a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c38b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c39a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c39b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c3da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c3db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c3ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c3eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c3fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c3fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c3f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c40a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c40 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c40b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c40 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c41a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c41 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c41b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c41 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c42a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c42 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c42b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c42 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c43a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c43 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c43b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c43 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c44a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c44 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c44b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c44 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c45a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c45 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c45b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c45 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c46a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c46 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c46b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c46 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c47a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c47 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c47b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c47 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c48a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c48 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c48b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c48 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c49a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c49 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c49b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c49 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c4da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c4db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c4f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c50a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c50 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c50b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c50 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c51a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c51 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c51b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c51 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c52a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c52 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c52b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c52 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c53a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c53 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c53b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c53 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c54a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c54 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c54b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c54 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c55a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c55 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c55b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c55 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c56a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c56 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c56b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c56 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c57a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c57 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c57b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c57 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c58a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c58 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c58b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c58 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c59a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c59 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c59b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c59 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c5da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c5db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c5f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c60a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c60 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c60b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c60 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c61a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c61 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c61b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c61 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c62a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c62 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c62b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c62 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c63a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c63 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c63b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c63 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c64a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c64 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c64b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c64 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c65a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c65 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c65b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c65 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c66a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c66 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c66b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c66 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c67a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c67 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c67b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c67 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c68a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c68 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c68b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c68 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c69a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c69 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c69b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c69 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c6da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c6db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c6f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c70a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c70 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c70b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c70 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c71a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c71 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c71b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c71 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c72a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c72 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c72b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c72 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c73a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c73 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c73b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c73 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c74a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c74 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c74b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c74 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c75a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c75 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c75b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c75 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c76a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c76 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c76b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c76 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c77a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c77 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c77b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c77 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c78a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c78 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c78b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c78 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c79a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c79 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c79b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c79 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c7da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c7db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c7ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c7eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c7fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c7fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c7f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c80a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c80 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c80b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c80 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c81a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c81 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c81b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c81 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c82a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c82 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c82b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c82 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c83a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c83 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c83b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c83 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c84a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c84 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c84b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c84 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c85a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c85 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c85b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c85 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c86a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c86 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c86b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c86 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c87a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c87 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c87b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c87 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c88a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c88 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c88b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c88 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c89a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c89 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c89b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c89 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c8da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c8db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c8f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c90a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c90 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c90b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c90 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c91a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c91 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c91b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c91 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c92a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c92 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c92b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c92 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c93a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c93 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c93b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c93 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c94a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c94 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c94b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c94 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c95a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c95 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c95b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c95 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c96a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c96 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c96b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c96 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c97a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c97 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c97b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c97 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c98a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c98 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c98b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c98 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c99a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c99 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c99b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c99 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c9da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c9db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7c9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7c9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7c9f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ca9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ca9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ca9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7caaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7caa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7caab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7caa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7caba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cabb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7caca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cacb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cadb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cad >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7caea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7caeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cafa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7caf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cafb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7caf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cb9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cbab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cbba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cbca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cbda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cbdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cbea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cbeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cbfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cbfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cbf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cc9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cc9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cc9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ccaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ccab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ccba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ccbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ccca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ccda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ccdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ccea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cce >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ccfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ccfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ccf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cd9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cd9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cd9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cdaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cda >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cdab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cda >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cdba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cdbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cdca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cdcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cdda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cdea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cde >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cdeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cde >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cdfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cdfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cdf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ce9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ce9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ce9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ceaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ceab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ceba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ceb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ceb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ceca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ceda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ced >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cedb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ced >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ceea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ceeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cefa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cefb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cf9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cf9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cf9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cfaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cfab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cfba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cfbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cfca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cfcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cfda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cfdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cfea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cfeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cfe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7cffa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7cffb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7cff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e00a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e00b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e01a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e01b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e02a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e02b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e03a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e03b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e04a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e04b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e05a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e05b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e06a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e06b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e07a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e07b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e08a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e08b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e09a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e09b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e0da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e0db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e10a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e10b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e11a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e11b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e12a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e12b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e13a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e13b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e14a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e14b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e15a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e15b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e16a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e16b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e17a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e17b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e18a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e18b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e19a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e19b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e1da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e1db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e20a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e20b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e21a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e21b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e22a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e22b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e23a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e23b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e24a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e24b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e25a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e25b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e26a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e26b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e27a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e27b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e28a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e28b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e29a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e29b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e2da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e2db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e30a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e30b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e31a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e31b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e32a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e32b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e33a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e33b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e34a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e34b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e35a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e35b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e36a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e36b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e37a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e37b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e38a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e38b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e39a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e39b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e3da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e3db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e3ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e3eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e3fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e3fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e3f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e40a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e40 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e40b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e40 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e41a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e41 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e41b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e41 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e42a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e42 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e42b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e42 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e43a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e43 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e43b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e43 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e44a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e44 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e44b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e44 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e45a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e45 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e45b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e45 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e46a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e46 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e46b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e46 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e47a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e47 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e47b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e47 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e48a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e48 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e48b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e48 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e49a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e49 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e49b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e49 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e4da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e4db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e4f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e50a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e50 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e50b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e50 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e51a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e51 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e51b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e51 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e52a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e52 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e52b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e52 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e53a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e53 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e53b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e53 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e54a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e54 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e54b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e54 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e55a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e55 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e55b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e55 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e56a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e56 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e56b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e56 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e57a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e57 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e57b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e57 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e58a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e58 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e58b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e58 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e59a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e59 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e59b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e59 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e5da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e5db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e5f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e60a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e60 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e60b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e60 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e61a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e61 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e61b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e61 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e62a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e62 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e62b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e62 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e63a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e63 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e63b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e63 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e64a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e64 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e64b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e64 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e65a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e65 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e65b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e65 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e66a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e66 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e66b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e66 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e67a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e67 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e67b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e67 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e68a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e68 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e68b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e68 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e69a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e69 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e69b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e69 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e6da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e6db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e6f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e70a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e70 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e70b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e70 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e71a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e71 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e71b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e71 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e72a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e72 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e72b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e72 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e73a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e73 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e73b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e73 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e74a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e74 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e74b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e74 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e75a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e75 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e75b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e75 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e76a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e76 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e76b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e76 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e77a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e77 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e77b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e77 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e78a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e78 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e78b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e78 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e79a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e79 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e79b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e79 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e7da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e7db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e7ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e7eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e7fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e7fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e7f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e80a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e80 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e80b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e80 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e81a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e81 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e81b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e81 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e82a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e82 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e82b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e82 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e83a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e83 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e83b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e83 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e84a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e84 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e84b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e84 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e85a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e85 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e85b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e85 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e86a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e86 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e86b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e86 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e87a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e87 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e87b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e87 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e88a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e88 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e88b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e88 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e89a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e89 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e89b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e89 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e8da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e8db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e8f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e90a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e90 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e90b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e90 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e91a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e91 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e91b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e91 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e92a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e92 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e92b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e92 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e93a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e93 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e93b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e93 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e94a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e94 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e94b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e94 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e95a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e95 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e95b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e95 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e96a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e96 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e96b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e96 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e97a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e97 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e97b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e97 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e98a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e98 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e98b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e98 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e99a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e99 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e99b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e99 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e9da(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e9db(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7e9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7e9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7e9f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ea9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ea9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ea9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eaa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eaab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eaa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eaba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eabb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eab >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eaca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eacb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eac >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eada(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ead >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eadb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ead >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eaea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eae >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eafa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eaf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eafb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eaf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eb9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ebaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ebab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eba >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ebba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ebbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ebca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ebcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ebda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ebdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ebea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ebeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ebfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ebfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ebf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ec9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ec9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ec9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ecaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ecab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eca >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ecba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ecbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ecca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eccb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ecda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ecdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ecea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ece >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eceb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ece >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ecfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ecfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ecf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ed9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ed9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ed9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7edaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eda >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7edab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eda >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7edba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7edbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7edca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7edcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7edda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eddb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7edea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ede >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7edeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ede >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7edfa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7edfb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7edf >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ee9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ee9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ee9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eeab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eea >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eeba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eeb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eebb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eeb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eeca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eecb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eec >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eeda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eedb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eed >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eeea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eee >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7eefa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7eefb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eef >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef0a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef0b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef0 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef1a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef1b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef1 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef2a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef2b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef2 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef3a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef3b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef3 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef4a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef4b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef4 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef5a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef5b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef5 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef6a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef6b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef6 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef7a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef7b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef7 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef8a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef8b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef8 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7ef9a(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7ef9b(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7ef9 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7efaa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7efab(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efa >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7efba(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7efbb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efb >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7efca(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7efcb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efc >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7efda(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7efdb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efd >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7efea(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7efeb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7efe >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_7effa(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_7effb(t_ipc *ipc) /* MOVE */ {
  /* mask f100, bits 7000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 18, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  signed int srcdata = ipc->src;
  const int dstreg = (0x7eff >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

