-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity extractEFrames_accel_extract is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_buff_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_0_ce0 : OUT STD_LOGIC;
    this_buff_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_0_ce1 : OUT STD_LOGIC;
    this_buff_0_we1 : OUT STD_LOGIC;
    this_buff_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_1_ce0 : OUT STD_LOGIC;
    this_buff_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_1_ce1 : OUT STD_LOGIC;
    this_buff_1_we1 : OUT STD_LOGIC;
    this_buff_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_2_ce0 : OUT STD_LOGIC;
    this_buff_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_2_ce1 : OUT STD_LOGIC;
    this_buff_2_we1 : OUT STD_LOGIC;
    this_buff_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_3_ce0 : OUT STD_LOGIC;
    this_buff_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_3_ce1 : OUT STD_LOGIC;
    this_buff_3_we1 : OUT STD_LOGIC;
    this_buff_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_4_ce0 : OUT STD_LOGIC;
    this_buff_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_4_ce1 : OUT STD_LOGIC;
    this_buff_4_we1 : OUT STD_LOGIC;
    this_buff_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_5_ce0 : OUT STD_LOGIC;
    this_buff_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_5_ce1 : OUT STD_LOGIC;
    this_buff_5_we1 : OUT STD_LOGIC;
    this_buff_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_6_ce0 : OUT STD_LOGIC;
    this_buff_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_6_ce1 : OUT STD_LOGIC;
    this_buff_6_we1 : OUT STD_LOGIC;
    this_buff_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    this_buff_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_7_ce0 : OUT STD_LOGIC;
    this_buff_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    this_buff_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    this_buff_7_ce1 : OUT STD_LOGIC;
    this_buff_7_we1 : OUT STD_LOGIC;
    this_buff_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (11 downto 0);
    InImg_data156_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    InImg_data156_empty_n : IN STD_LOGIC;
    InImg_data156_read : OUT STD_LOGIC;
    p_read14 : IN STD_LOGIC_VECTOR (11 downto 0);
    LEF_Img_data157_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    LEF_Img_data157_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    LEF_Img_data157_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    LEF_Img_data157_full_n : IN STD_LOGIC;
    LEF_Img_data157_write : OUT STD_LOGIC;
    SEF_Img_data158_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    SEF_Img_data158_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    SEF_Img_data158_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    SEF_Img_data158_full_n : IN STD_LOGIC;
    SEF_Img_data158_write : OUT STD_LOGIC );
end;


architecture behav of extractEFrames_accel_extract is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln_fu_233_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln_reg_384 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln113_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_394 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln125_fu_263_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln125_reg_404 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_ln176_fu_306_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln176_reg_436 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln131_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_38_fu_312_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_38_reg_441 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln162_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln162_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln165_fu_323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln165_reg_451 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_3_fu_329_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_3_reg_456 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln167_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln167_reg_461 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln170_fu_346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln170_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_done : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_idle : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_ready : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_InImg_data156_read : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_done : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_idle : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_ready : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_InImg_data156_read : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_ce1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_we1 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_idle : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_ready : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_write : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_InImg_data156_read : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_write : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_idle : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_ready : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_write : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_InImg_data156_read : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_write : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_ce0 : STD_LOGIC;
    signal grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal indvars_iv82_fu_88 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal row_fu_92 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln112_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln162_fu_334_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_35_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln167_fu_361_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl_fu_299_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln176_fu_296_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InImg_data156_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_empty_n : IN STD_LOGIC;
        InImg_data156_read : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_ce1 : OUT STD_LOGIC;
        this_buff_0_we1 : OUT STD_LOGIC;
        this_buff_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_1_ce1 : OUT STD_LOGIC;
        this_buff_1_we1 : OUT STD_LOGIC;
        this_buff_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_2_ce1 : OUT STD_LOGIC;
        this_buff_2_we1 : OUT STD_LOGIC;
        this_buff_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_3_ce1 : OUT STD_LOGIC;
        this_buff_3_we1 : OUT STD_LOGIC;
        this_buff_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_4_ce1 : OUT STD_LOGIC;
        this_buff_4_we1 : OUT STD_LOGIC;
        this_buff_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_5_ce1 : OUT STD_LOGIC;
        this_buff_5_we1 : OUT STD_LOGIC;
        this_buff_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_6_ce1 : OUT STD_LOGIC;
        this_buff_6_we1 : OUT STD_LOGIC;
        this_buff_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        indvars_iv82 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        InImg_data156_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_empty_n : IN STD_LOGIC;
        InImg_data156_read : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_ce1 : OUT STD_LOGIC;
        this_buff_0_we1 : OUT STD_LOGIC;
        this_buff_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_1_ce1 : OUT STD_LOGIC;
        this_buff_1_we1 : OUT STD_LOGIC;
        this_buff_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_2_ce1 : OUT STD_LOGIC;
        this_buff_2_we1 : OUT STD_LOGIC;
        this_buff_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_3_ce1 : OUT STD_LOGIC;
        this_buff_3_we1 : OUT STD_LOGIC;
        this_buff_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_4_ce1 : OUT STD_LOGIC;
        this_buff_4_we1 : OUT STD_LOGIC;
        this_buff_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_5_ce1 : OUT STD_LOGIC;
        this_buff_5_we1 : OUT STD_LOGIC;
        this_buff_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_6_ce1 : OUT STD_LOGIC;
        this_buff_6_we1 : OUT STD_LOGIC;
        this_buff_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        this_buff_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_7_ce1 : OUT STD_LOGIC;
        this_buff_7_we1 : OUT STD_LOGIC;
        this_buff_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        LEF_Img_data157_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        LEF_Img_data157_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        LEF_Img_data157_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        LEF_Img_data157_full_n : IN STD_LOGIC;
        LEF_Img_data157_write : OUT STD_LOGIC;
        InImg_data156_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_empty_n : IN STD_LOGIC;
        InImg_data156_read : OUT STD_LOGIC;
        SEF_Img_data158_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        SEF_Img_data158_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        SEF_Img_data158_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        SEF_Img_data158_full_n : IN STD_LOGIC;
        SEF_Img_data158_write : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_ce0 : OUT STD_LOGIC;
        this_buff_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_1_ce0 : OUT STD_LOGIC;
        this_buff_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_2_ce0 : OUT STD_LOGIC;
        this_buff_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_3_ce0 : OUT STD_LOGIC;
        this_buff_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_4_ce0 : OUT STD_LOGIC;
        this_buff_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_5_ce0 : OUT STD_LOGIC;
        this_buff_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_6_ce0 : OUT STD_LOGIC;
        this_buff_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_7_ce0 : OUT STD_LOGIC;
        this_buff_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        LEF_Img_data157_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        LEF_Img_data157_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        LEF_Img_data157_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        LEF_Img_data157_full_n : IN STD_LOGIC;
        LEF_Img_data157_write : OUT STD_LOGIC;
        InImg_data156_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        InImg_data156_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        InImg_data156_empty_n : IN STD_LOGIC;
        InImg_data156_read : OUT STD_LOGIC;
        SEF_Img_data158_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        SEF_Img_data158_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        SEF_Img_data158_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        SEF_Img_data158_full_n : IN STD_LOGIC;
        SEF_Img_data158_write : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        sub_ln176 : IN STD_LOGIC_VECTOR (13 downto 0);
        this_buff_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_0_ce0 : OUT STD_LOGIC;
        this_buff_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_1_ce0 : OUT STD_LOGIC;
        this_buff_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_2_ce0 : OUT STD_LOGIC;
        this_buff_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_3_ce0 : OUT STD_LOGIC;
        this_buff_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_4_ce0 : OUT STD_LOGIC;
        this_buff_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_5_ce0 : OUT STD_LOGIC;
        this_buff_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_6_ce0 : OUT STD_LOGIC;
        this_buff_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        this_buff_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        this_buff_7_ce0 : OUT STD_LOGIC;
        this_buff_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116 : component extractEFrames_accel_extract_Pipeline_VITIS_LOOP_113_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start,
        ap_done => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_done,
        ap_idle => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_idle,
        ap_ready => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_ready,
        InImg_data156_dout => InImg_data156_dout,
        InImg_data156_num_data_valid => ap_const_lv3_0,
        InImg_data156_fifo_cap => ap_const_lv3_0,
        InImg_data156_empty_n => InImg_data156_empty_n,
        InImg_data156_read => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_InImg_data156_read,
        trunc_ln => trunc_ln_reg_384,
        this_buff_0_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_address1,
        this_buff_0_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_ce1,
        this_buff_0_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_we1,
        this_buff_0_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_d1,
        this_buff_1_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_address1,
        this_buff_1_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_ce1,
        this_buff_1_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_we1,
        this_buff_1_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_d1,
        this_buff_2_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_address1,
        this_buff_2_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_ce1,
        this_buff_2_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_we1,
        this_buff_2_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_d1,
        this_buff_3_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_address1,
        this_buff_3_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_ce1,
        this_buff_3_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_we1,
        this_buff_3_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_d1,
        this_buff_4_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_address1,
        this_buff_4_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_ce1,
        this_buff_4_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_we1,
        this_buff_4_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_d1,
        this_buff_5_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_address1,
        this_buff_5_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_ce1,
        this_buff_5_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_we1,
        this_buff_5_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_d1,
        this_buff_6_address1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_address1,
        this_buff_6_ce1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_ce1,
        this_buff_6_we1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_we1,
        this_buff_6_d1 => grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_d1,
        indvars_iv82 => indvars_iv82_fu_88);

    grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138 : component extractEFrames_accel_extract_Pipeline_VITIS_LOOP_133_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start,
        ap_done => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_done,
        ap_idle => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_idle,
        ap_ready => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_ready,
        InImg_data156_dout => InImg_data156_dout,
        InImg_data156_num_data_valid => ap_const_lv3_0,
        InImg_data156_fifo_cap => ap_const_lv3_0,
        InImg_data156_empty_n => InImg_data156_empty_n,
        InImg_data156_read => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_InImg_data156_read,
        trunc_ln => trunc_ln_reg_384,
        this_buff_0_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_address1,
        this_buff_0_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_ce1,
        this_buff_0_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_we1,
        this_buff_0_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_d1,
        this_buff_1_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_address1,
        this_buff_1_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_ce1,
        this_buff_1_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_we1,
        this_buff_1_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_d1,
        this_buff_2_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_address1,
        this_buff_2_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_ce1,
        this_buff_2_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_we1,
        this_buff_2_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_d1,
        this_buff_3_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_address1,
        this_buff_3_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_ce1,
        this_buff_3_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_we1,
        this_buff_3_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_d1,
        this_buff_4_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_address1,
        this_buff_4_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_ce1,
        this_buff_4_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_we1,
        this_buff_4_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_d1,
        this_buff_5_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_address1,
        this_buff_5_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_ce1,
        this_buff_5_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_we1,
        this_buff_5_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_d1,
        this_buff_6_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_address1,
        this_buff_6_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_ce1,
        this_buff_6_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_we1,
        this_buff_6_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_d1,
        this_buff_7_address1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_address1,
        this_buff_7_ce1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_ce1,
        this_buff_7_we1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_we1,
        this_buff_7_d1 => grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_d1,
        p_cast => empty_38_reg_441);

    grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162 : component extractEFrames_accel_extract_Pipeline_VITIS_LOOP_145_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start,
        ap_done => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done,
        ap_idle => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_idle,
        ap_ready => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_ready,
        LEF_Img_data157_din => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_din,
        LEF_Img_data157_num_data_valid => ap_const_lv3_0,
        LEF_Img_data157_fifo_cap => ap_const_lv3_0,
        LEF_Img_data157_full_n => LEF_Img_data157_full_n,
        LEF_Img_data157_write => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_write,
        InImg_data156_dout => InImg_data156_dout,
        InImg_data156_num_data_valid => ap_const_lv3_0,
        InImg_data156_fifo_cap => ap_const_lv3_0,
        InImg_data156_empty_n => InImg_data156_empty_n,
        InImg_data156_read => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_InImg_data156_read,
        SEF_Img_data158_din => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_din,
        SEF_Img_data158_num_data_valid => ap_const_lv3_0,
        SEF_Img_data158_fifo_cap => ap_const_lv3_0,
        SEF_Img_data158_full_n => SEF_Img_data158_full_n,
        SEF_Img_data158_write => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_write,
        trunc_ln => trunc_ln_reg_384,
        this_buff_0_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_address0,
        this_buff_0_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_ce0,
        this_buff_0_q0 => this_buff_0_q0,
        this_buff_1_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_address0,
        this_buff_1_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_ce0,
        this_buff_1_q0 => this_buff_1_q0,
        this_buff_2_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_address0,
        this_buff_2_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_ce0,
        this_buff_2_q0 => this_buff_2_q0,
        this_buff_3_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_address0,
        this_buff_3_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_ce0,
        this_buff_3_q0 => this_buff_3_q0,
        this_buff_4_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_address0,
        this_buff_4_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_ce0,
        this_buff_4_q0 => this_buff_4_q0,
        this_buff_5_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_address0,
        this_buff_5_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_ce0,
        this_buff_5_q0 => this_buff_5_q0,
        this_buff_6_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_address0,
        this_buff_6_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_ce0,
        this_buff_6_q0 => this_buff_6_q0,
        this_buff_7_address0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_address0,
        this_buff_7_ce0 => grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_ce0,
        this_buff_7_q0 => this_buff_7_q0,
        empty => reg_227);

    grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190 : component extractEFrames_accel_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start,
        ap_done => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done,
        ap_idle => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_idle,
        ap_ready => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_ready,
        LEF_Img_data157_din => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_din,
        LEF_Img_data157_num_data_valid => ap_const_lv3_0,
        LEF_Img_data157_fifo_cap => ap_const_lv3_0,
        LEF_Img_data157_full_n => LEF_Img_data157_full_n,
        LEF_Img_data157_write => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_write,
        InImg_data156_dout => InImg_data156_dout,
        InImg_data156_num_data_valid => ap_const_lv3_0,
        InImg_data156_fifo_cap => ap_const_lv3_0,
        InImg_data156_empty_n => InImg_data156_empty_n,
        InImg_data156_read => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_InImg_data156_read,
        SEF_Img_data158_din => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_din,
        SEF_Img_data158_num_data_valid => ap_const_lv3_0,
        SEF_Img_data158_fifo_cap => ap_const_lv3_0,
        SEF_Img_data158_full_n => SEF_Img_data158_full_n,
        SEF_Img_data158_write => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_write,
        empty => reg_227,
        sub_ln176 => sub_ln176_reg_436,
        this_buff_0_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_address0,
        this_buff_0_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_ce0,
        this_buff_0_q0 => this_buff_0_q0,
        this_buff_1_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_address0,
        this_buff_1_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_ce0,
        this_buff_1_q0 => this_buff_1_q0,
        this_buff_2_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_address0,
        this_buff_2_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_ce0,
        this_buff_2_q0 => this_buff_2_q0,
        this_buff_3_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_address0,
        this_buff_3_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_ce0,
        this_buff_3_q0 => this_buff_3_q0,
        this_buff_4_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_address0,
        this_buff_4_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_ce0,
        this_buff_4_q0 => this_buff_4_q0,
        this_buff_5_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_address0,
        this_buff_5_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_ce0,
        this_buff_5_q0 => this_buff_5_q0,
        this_buff_6_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_address0,
        this_buff_6_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_ce0,
        this_buff_6_q0 => this_buff_6_q0,
        this_buff_7_address0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_address0,
        this_buff_7_ce0 => grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_ce0,
        this_buff_7_q0 => this_buff_7_q0,
        trunc_ln => trunc_ln_reg_384);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_ready = ap_const_logic_1)) then 
                    grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_ready = ap_const_logic_1)) then 
                    grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_ready = ap_const_logic_1)) then 
                    grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_35_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln112_fu_257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_35_fu_100 <= ap_const_lv32_0;
            elsif (((grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                empty_35_fu_100 <= select_ln167_fu_361_p3;
            end if; 
        end if;
    end process;

    empty_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln112_fu_257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_fu_96 <= ap_const_lv32_7;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                empty_fu_96 <= select_ln162_fu_334_p3;
            end if; 
        end if;
    end process;

    indvars_iv82_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvars_iv82_fu_88 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                indvars_iv82_fu_88 <= add_ln125_reg_404;
            end if; 
        end if;
    end process;

    row_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln112_fu_257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row_fu_92 <= ap_const_lv12_7;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                row_fu_92 <= row_3_reg_456;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln125_reg_404 <= add_ln125_fu_263_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln165_reg_451 <= add_ln165_fu_323_p2;
                icmp_ln162_reg_446 <= icmp_ln162_fu_317_p2;
                row_3_reg_456 <= row_3_fu_329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln170_reg_466 <= add_ln170_fu_346_p2;
                icmp_ln167_reg_461 <= icmp_ln167_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                empty_38_reg_441 <= empty_38_fu_312_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln113_reg_394 <= icmp_ln113_fu_243_p2;
                trunc_ln_reg_384 <= p_read5(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then
                reg_227 <= empty_35_fu_100;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln131_fu_291_p2 = ap_const_lv1_0))) then
                sub_ln176_reg_436 <= sub_ln176_fu_306_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln113_reg_394, ap_CS_fsm_state2, ap_CS_fsm_state5, icmp_ln131_fu_291_p2, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_done, grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_block_state4_on_subcall_done, icmp_ln112_fu_257_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln112_fu_257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((icmp_ln112_fu_257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln113_reg_394 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln131_fu_291_p2 = ap_const_lv1_1) and (icmp_ln113_reg_394 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln131_fu_291_p2 = ap_const_lv1_1) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;

    InImg_data156_read_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_InImg_data156_read, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_InImg_data156_read, grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_InImg_data156_read, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_InImg_data156_read, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            InImg_data156_read <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_InImg_data156_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            InImg_data156_read <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_InImg_data156_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            InImg_data156_read <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_InImg_data156_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            InImg_data156_read <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_InImg_data156_read;
        else 
            InImg_data156_read <= ap_const_logic_0;
        end if; 
    end process;


    LEF_Img_data157_din_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_din, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_din, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            LEF_Img_data157_din <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            LEF_Img_data157_din <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_din;
        else 
            LEF_Img_data157_din <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_din;
        end if; 
    end process;


    LEF_Img_data157_write_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_write, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_write, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            LEF_Img_data157_write <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_LEF_Img_data157_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            LEF_Img_data157_write <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_LEF_Img_data157_write;
        else 
            LEF_Img_data157_write <= ap_const_logic_0;
        end if; 
    end process;


    SEF_Img_data158_din_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_din, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_din, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            SEF_Img_data158_din <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEF_Img_data158_din <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_din;
        else 
            SEF_Img_data158_din <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_din;
        end if; 
    end process;


    SEF_Img_data158_write_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_write, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_write, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            SEF_Img_data158_write <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_SEF_Img_data158_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            SEF_Img_data158_write <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_SEF_Img_data158_write;
        else 
            SEF_Img_data158_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln125_fu_263_p2 <= std_logic_vector(unsigned(indvars_iv82_fu_88) + unsigned(ap_const_lv3_1));
    add_ln165_fu_323_p2 <= std_logic_vector(unsigned(empty_fu_96) + unsigned(ap_const_lv32_1));
    add_ln170_fu_346_p2 <= std_logic_vector(unsigned(empty_35_fu_100) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done)
    begin
        if ((grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done)
    begin
        if ((grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_done)
    begin
        if ((grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state4_on_subcall_done_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_done = ap_const_logic_0) and (icmp_ln113_reg_394 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done, ap_CS_fsm_state12)
    begin
        if ((((grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_38_fu_312_p1 <= empty_fu_96(3 - 1 downto 0);
    grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_ap_start_reg;
    grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_ap_start_reg;
    grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_ap_start_reg;
    grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_ap_start_reg;
    icmp_ln112_fu_257_p2 <= "1" when (indvars_iv82_fu_88 = ap_const_lv3_7) else "0";
    icmp_ln113_fu_243_p2 <= "0" when (trunc_ln_fu_233_p4 = ap_const_lv11_0) else "1";
    icmp_ln131_fu_291_p2 <= "1" when (unsigned(row_fu_92) < unsigned(p_read14)) else "0";
    icmp_ln162_fu_317_p2 <= "1" when (empty_fu_96 = ap_const_lv32_7) else "0";
    icmp_ln167_fu_340_p2 <= "1" when (empty_35_fu_100 = ap_const_lv32_7) else "0";
    p_shl_fu_299_p3 <= (trunc_ln_reg_384 & ap_const_lv3_0);
    row_3_fu_329_p2 <= std_logic_vector(unsigned(row_fu_92) + unsigned(ap_const_lv12_1));
    select_ln162_fu_334_p3 <= 
        ap_const_lv32_0 when (icmp_ln162_reg_446(0) = '1') else 
        add_ln165_reg_451;
    select_ln167_fu_361_p3 <= 
        ap_const_lv32_0 when (icmp_ln167_reg_461(0) = '1') else 
        add_ln170_reg_466;
    sub_ln176_fu_306_p2 <= std_logic_vector(unsigned(p_shl_fu_299_p3) - unsigned(zext_ln176_fu_296_p1));

    this_buff_0_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_0_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_0_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_address0;
        else 
            this_buff_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_0_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_0_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_0_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_address1;
        else 
            this_buff_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_0_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_0_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_0_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_0_ce0;
        else 
            this_buff_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_0_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_0_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_0_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_ce1;
        else 
            this_buff_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_0_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_0_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_0_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_d1;
        else 
            this_buff_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_0_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_0_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_0_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_0_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_0_we1;
        else 
            this_buff_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_1_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_1_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_1_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_address0;
        else 
            this_buff_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_1_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_1_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_1_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_address1;
        else 
            this_buff_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_1_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_1_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_1_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_1_ce0;
        else 
            this_buff_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_1_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_1_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_1_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_ce1;
        else 
            this_buff_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_1_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_1_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_1_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_d1;
        else 
            this_buff_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_1_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_1_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_1_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_1_we1;
        else 
            this_buff_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_2_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_2_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_2_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_address0;
        else 
            this_buff_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_2_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_2_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_2_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_address1;
        else 
            this_buff_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_2_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_2_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_2_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_2_ce0;
        else 
            this_buff_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_2_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_2_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_2_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_ce1;
        else 
            this_buff_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_2_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_2_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_2_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_d1;
        else 
            this_buff_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_2_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_2_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_2_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_2_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_2_we1;
        else 
            this_buff_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_3_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_3_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_3_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_address0;
        else 
            this_buff_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_3_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_3_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_3_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_address1;
        else 
            this_buff_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_3_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_3_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_3_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_3_ce0;
        else 
            this_buff_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_3_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_3_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_3_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_ce1;
        else 
            this_buff_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_3_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_3_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_3_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_d1;
        else 
            this_buff_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_3_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_3_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_3_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_3_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_3_we1;
        else 
            this_buff_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_4_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_4_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_4_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_address0;
        else 
            this_buff_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_4_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_4_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_4_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_address1;
        else 
            this_buff_4_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_4_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_4_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_4_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_4_ce0;
        else 
            this_buff_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_4_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_4_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_4_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_ce1;
        else 
            this_buff_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_4_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_4_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_4_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_d1;
        else 
            this_buff_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_4_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_4_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_4_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_4_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_4_we1;
        else 
            this_buff_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_5_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_5_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_5_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_address0;
        else 
            this_buff_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_5_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_5_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_5_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_address1;
        else 
            this_buff_5_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_5_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_5_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_5_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_5_ce0;
        else 
            this_buff_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_5_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_5_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_5_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_ce1;
        else 
            this_buff_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_5_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_5_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_5_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_d1;
        else 
            this_buff_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_5_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_5_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_5_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_5_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_5_we1;
        else 
            this_buff_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_6_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_6_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_6_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_address0;
        else 
            this_buff_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_6_address1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_address1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_address1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_6_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_6_address1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_address1;
        else 
            this_buff_6_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    this_buff_6_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_6_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_6_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_6_ce0;
        else 
            this_buff_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_6_ce1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_ce1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_ce1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_6_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_6_ce1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_ce1;
        else 
            this_buff_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_6_d1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_d1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_d1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_6_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_6_d1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_d1;
        else 
            this_buff_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    this_buff_6_we1_assign_proc : process(icmp_ln113_reg_394, grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_we1, grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_we1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_6_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_6_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln113_reg_394 = ap_const_lv1_1))) then 
            this_buff_6_we1 <= grp_extract_Pipeline_VITIS_LOOP_113_1_fu_116_this_buff_6_we1;
        else 
            this_buff_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_7_address0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_address0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_7_address0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_7_address0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_address0;
        else 
            this_buff_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    this_buff_7_address1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_address1;

    this_buff_7_ce0_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_ce0, grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            this_buff_7_ce0 <= grp_extract_Pipeline_LAST_LINES_VITIS_LOOP_177_4_fu_190_this_buff_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            this_buff_7_ce0 <= grp_extract_Pipeline_VITIS_LOOP_145_3_fu_162_this_buff_7_ce0;
        else 
            this_buff_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    this_buff_7_ce1_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_7_ce1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_ce1;
        else 
            this_buff_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    this_buff_7_d1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_d1;

    this_buff_7_we1_assign_proc : process(grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_buff_7_we1 <= grp_extract_Pipeline_VITIS_LOOP_133_2_fu_138_this_buff_7_we1;
        else 
            this_buff_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln_fu_233_p4 <= p_read5(11 downto 1);
    zext_ln176_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_reg_384),14));
end behav;
