{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699345409870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699345409870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:23:29 2023 " "Processing started: Tue Nov 07 09:23:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699345409870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345409870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP5 -c PROJET " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345409870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699345410213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699345410213 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345417512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:40 Progress: Loading MODULE_analog/hello_adc.qsys " "2023.11.07.09:23:40 Progress: Loading MODULE_analog/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345420423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:40 Progress: Reading input file " "2023.11.07.09:23:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345420881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:40 Progress: Adding adc_control_core \[altera_modular_adc 21.1\] " "2023.11.07.09:23:40 Progress: Adding adc_control_core \[altera_modular_adc 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345420929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_control_core: Used altera_modular_adc 20.1 (instead of 21.1) " "Adc_control_core: Used altera_modular_adc 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345421203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:41 Progress: Parameterizing module adc_control_core " "2023.11.07.09:23:41 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345421203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:41 Progress: Adding altpll \[altpll 21.1\] " "2023.11.07.09:23:41 Progress: Adding altpll \[altpll 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345421210 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll: Used altpll 20.1 (instead of 21.1) " "Altpll: Used altpll 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Parameterizing module altpll " "2023.11.07.09:23:42 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Adding clk_50 \[clock_source 21.1\] " "2023.11.07.09:23:42 Progress: Adding clk_50 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422125 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 20.1 (instead of 21.1) " "Clk_50: Used clock_source 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Parameterizing module clk_50 " "2023.11.07.09:23:42 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Adding clock_bridge \[altera_clock_bridge 21.1\] " "2023.11.07.09:23:42 Progress: Adding clock_bridge \[altera_clock_bridge 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422214 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge: Used altera_clock_bridge 20.1 (instead of 21.1) " "Clock_bridge: Used altera_clock_bridge 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Parameterizing module clock_bridge " "2023.11.07.09:23:42 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Building connections " "2023.11.07.09:23:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Parameterizing connections " "2023.11.07.09:23:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:42 Progress: Validating " "2023.11.07.09:23:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345422270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:23:43 Progress: Done reading input file " "2023.11.07.09:23:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345423059 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345423616 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345423616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345424162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345425679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345426467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345426475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345426475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345426492 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_breadboard/principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_breadboard/principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "MODULE_breadboard/principal.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/principal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_breadboard/finbouton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_breadboard/finbouton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finbouton-BEHAVIOR " "Found design unit 1: finbouton-BEHAVIOR" {  } { { "MODULE_breadboard/finbouton.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427674 ""} { "Info" "ISGN_ENTITY_NAME" "1 finbouton " "Found entity 1: finbouton" {  } { { "MODULE_breadboard/finbouton.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_breadboard/compteur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_breadboard/compteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "MODULE_breadboard/compteur.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/compteur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Found entity 1: FINAL" {  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_hex/hex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_hex/hex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "MODULE_hex/HEX.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS1 " "Found entity 1: FS1" {  } { { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/ultrason.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_ultrason/ultrason.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ultrason " "Found entity 1: ultrason" {  } { { "MODULE_ultrason/ultrason.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/trigger_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/trigger_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_generator-Behavioral " "Found design unit 1: trigger_generator-Behavioral" {  } { { "MODULE_ultrason/trigger_generator.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_generator " "Found entity 1: trigger_generator" {  } { { "MODULE_ultrason/trigger_generator.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/measurement_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/measurement_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measurement_cal-Behavioral " "Found design unit 1: measurement_cal-Behavioral" {  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 measurement_cal " "Found entity 1: measurement_cal" {  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/mdist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/mdist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdist-bdf_type " "Found design unit 1: mdist-bdf_type" {  } { { "MODULE_ultrason/mdist.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdist " "Found entity 1: mdist" {  } { { "MODULE_ultrason/mdist.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/machine_liftcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/machine_liftcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_LIFTCONTROL-Behavioral " "Found design unit 1: machine_LIFTCONTROL-Behavioral" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine_LIFTCONTROL " "Found entity 1: machine_LIFTCONTROL" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "MODULE_ultrason/counter.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "MODULE_ultrason/counter.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-Behavioral " "Found design unit 1: binary_to_bcd-Behavioral" {  } { { "MODULE_ultrason/binary_to_bcd.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "MODULE_ultrason/binary_to_bcd.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/porte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/porte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porte-BEHAVIOR " "Found design unit 1: porte-BEHAVIOR" {  } { { "MODULE_porte/porte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427691 ""} { "Info" "ISGN_ENTITY_NAME" "1 porte " "Found entity 1: porte" {  } { { "MODULE_porte/porte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/isarrived2sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/isarrived2sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IsArrived2sec-BEHAVIOR " "Found design unit 1: IsArrived2sec-BEHAVIOR" {  } { { "MODULE_porte/IsArrived2sec.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427693 ""} { "Info" "ISGN_ENTITY_NAME" "1 IsArrived2sec " "Found entity 1: IsArrived2sec" {  } { { "MODULE_porte/IsArrived2sec.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/cycleportefermee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/cycleportefermee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclePorteFermee-BEHAVIOR " "Found design unit 1: cyclePorteFermee-BEHAVIOR" {  } { { "MODULE_porte/cyclePorteFermee.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427694 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclePorteFermee " "Found entity 1: cyclePorteFermee" {  } { { "MODULE_porte/cyclePorteFermee.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/cycleporte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/cycleporte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclePorte-BEHAVIOR " "Found design unit 1: cyclePorte-BEHAVIOR" {  } { { "MODULE_porte/cyclePorte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclePorte " "Found entity 1: cyclePorte" {  } { { "MODULE_porte/cyclePorte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/animation_porte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_porte/animation_porte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 animation_porte " "Found entity 1: animation_porte" {  } { { "MODULE_porte/animation_porte.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ascenceurmdp/msmdpsmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ascenceurmdp/msmdpsmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSMdpsmf-BEHAVIOR " "Found design unit 1: MSMdpsmf-BEHAVIOR" {  } { { "MODULE_ascenceurmdp/MSMdpsmf.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSMdpsmf " "Found entity 1: MSMdpsmf" {  } { { "MODULE_ascenceurmdp/MSMdpsmf.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ascenceurmdp/fs2mdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ascenceurmdp/fs2mdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FS2MDP-BEHAVIOR " "Found design unit 1: FS2MDP-BEHAVIOR" {  } { { "MODULE_ascenceurmdp/FS2MDP.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""} { "Info" "ISGN_ENTITY_NAME" "1 FS2MDP " "Found entity 1: FS2MDP" {  } { { "MODULE_ascenceurmdp/FS2MDP.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_redescente/module_retour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_redescente/module_retour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_retour-BEHAVIOR " "Found design unit 1: module_retour-BEHAVIOR" {  } { { "MODULE_redescente/module_retour.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""} { "Info" "ISGN_ENTITY_NAME" "1 module_retour " "Found entity 1: module_retour" {  } { { "MODULE_redescente/module_retour.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_hex/buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_hex/buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer-BEHAVIOR " "Found design unit 1: Buzzer-BEHAVIOR" {  } { { "MODULE_hex/Buzzer.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "MODULE_hex/Buzzer.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_hex/afficheurhex0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_hex/afficheurhex0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AfficheurHEX0-BEHAVIOR " "Found design unit 1: AfficheurHEX0-BEHAVIOR" {  } { { "MODULE_hex/AfficheurHEX0.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""} { "Info" "ISGN_ENTITY_NAME" "1 AfficheurHEX0 " "Found entity 1: AfficheurHEX0" {  } { { "MODULE_hex/AfficheurHEX0.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_a2/a2led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_a2/a2led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A2LED-BEHAVIOR " "Found design unit 1: A2LED-BEHAVIOR" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""} { "Info" "ISGN_ENTITY_NAME" "1 A2LED " "Found entity 1: A2LED" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_urgence/urgence.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_urgence/urgence.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 urgence " "Found entity 1: urgence" {  } { { "MODULE_urgence/urgence.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/urgence.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_urgence/etat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_urgence/etat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etat-BEHAVIOR " "Found design unit 1: etat-BEHAVIOR" {  } { { "MODULE_urgence/etat.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""} { "Info" "ISGN_ENTITY_NAME" "1 etat " "Found entity 1: etat" {  } { { "MODULE_urgence/etat.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clkbuzzshort.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clkbuzzshort.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKBUZZSHORT-Behavioral " "Found design unit 1: CLKBUZZSHORT-Behavioral" {  } { { "MODULE_clocks/CLKBUZZSHORT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKBUZZSHORT " "Found entity 1: CLKBUZZSHORT" {  } { { "MODULE_clocks/CLKBUZZSHORT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK10-Behavioral " "Found design unit 1: CLK10-Behavioral" {  } { { "MODULE_clocks/CLK10.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK10 " "Found entity 1: CLK10" {  } { { "MODULE_clocks/CLK10.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK5-Behavioral " "Found design unit 1: CLK5-Behavioral" {  } { { "MODULE_clocks/CLK5.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK5 " "Found entity 1: CLK5" {  } { { "MODULE_clocks/CLK5.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK2-Behavioral " "Found design unit 1: CLK2-Behavioral" {  } { { "MODULE_clocks/CLK2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK2 " "Found entity 1: CLK2" {  } { { "MODULE_clocks/CLK2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clkanim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clkanim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKANIM-Behavioral " "Found design unit 1: CLKANIM-Behavioral" {  } { { "MODULE_clocks/CLKANIM.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKANIM " "Found entity 1: CLKANIM" {  } { { "MODULE_clocks/CLKANIM.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk1s2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk1s2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK1S2-Behavioral " "Found design unit 1: CLK1S2-Behavioral" {  } { { "MODULE_clocks/CLK1S2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1S2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK1S2 " "Found entity 1: CLK1S2" {  } { { "MODULE_clocks/CLK1S2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1S2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK1-Behavioral " "Found design unit 1: CLK1-Behavioral" {  } { { "MODULE_clocks/CLK1.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK1 " "Found entity 1: CLK1" {  } { { "MODULE_clocks/CLK1.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk_pot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk_pot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_POT-Behavioral " "Found design unit 1: CLK_POT-Behavioral" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_POT " "Found entity 1: CLK_POT" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_analog/adc_to_4msb_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_analog/adc_to_4msb_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_to_4MSB_bits-A " "Found design unit 1: ADC_to_4MSB_bits-A" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_to_4MSB_bits " "Found entity 1: ADC_to_4MSB_bits" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_analog/adc_sample_to_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_analog/adc_sample_to_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_out-A " "Found design unit 1: adc_sample_to_out-A" {  } { { "MODULE_analog/adc_sample_to_out.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_out " "Found entity 1: adc_sample_to_out" {  } { { "MODULE_analog/adc_sample_to_out.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427731 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699345427739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hello_adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427811 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427811 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427811 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345427811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345427811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL " "Elaborating entity \"FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699345427932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS2MDP FS2MDP:inst47 " "Elaborating entity \"FS2MDP\" for hierarchy \"FS2MDP:inst47\"" {  } { { "FINAL.bdf" "inst47" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 208 904 1080 448 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK1 CLK1:inst4 " "Elaborating entity \"CLK1\" for hierarchy \"CLK1:inst4\"" {  } { { "FINAL.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 232 240 392 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS1 FS1:inst32 " "Elaborating entity \"FS1\" for hierarchy \"FS1:inst32\"" {  } { { "FINAL.bdf" "inst32" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2LED FS1:inst32\|A2LED:inst " "Elaborating entity \"A2LED\" for hierarchy \"FS1:inst32\|A2LED:inst\"" {  } { { "FS1.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 32 200 344 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK5 FS1:inst32\|CLK5:inst11 " "Elaborating entity \"CLK5\" for hierarchy \"FS1:inst32\|CLK5:inst11\"" {  } { { "FS1.bdf" "inst11" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 248 24 176 328 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_POT FS1:inst32\|CLK_POT:inst8 " "Elaborating entity \"CLK_POT\" for hierarchy \"FS1:inst32\|CLK_POT:inst8\"" {  } { { "FS1.bdf" "inst8" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 440 376 616 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_to_4MSB_bits FS1:inst32\|ADC_to_4MSB_bits:inst1 " "Elaborating entity \"ADC_to_4MSB_bits\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\"" {  } { { "FS1.bdf" "inst1" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel ADC_to_4MSB_bits.vhd(58) " "Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(58): object \"cur_channel\" assigned a value but never read" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699345427996 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ones ADC_to_4MSB_bits.vhd(68) " "Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(68): object \"ones\" assigned a value but never read" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699345427996 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tenths ADC_to_4MSB_bits.vhd(69) " "Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(69): object \"tenths\" assigned a value but never read" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699345427996 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample_to_out FS1:inst32\|ADC_to_4MSB_bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv " "Elaborating entity \"adc_sample_to_out\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv\"" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "adc_sample_to_out_conv" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345427996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\"" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "qsys_u0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "db/ip/hello_adc/hello_adc.v" "adc_control_core" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "control_internal" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699345428004 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428020 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699345428020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345428165 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699345428165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345428197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345428197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345428205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345428205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345428213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345428213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345428245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345428245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345428278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345428278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345428310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345428310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "db/ip/hello_adc/hello_adc.v" "altpll" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "stdsync2" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "dffpipe3" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "sd1" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hello_adc/hello_adc.v" "rst_controller" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "urgence urgence:inst11 " "Elaborating entity \"urgence\" for hierarchy \"urgence:inst11\"" {  } { { "FINAL.bdf" "inst11" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 840 1072 1224 936 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etat urgence:inst11\|etat:inst4 " "Elaborating entity \"etat\" for hierarchy \"urgence:inst11\|etat:inst4\"" {  } { { "MODULE_urgence/urgence.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/urgence.bdf" { { 136 768 944 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSMdpsmf MSMdpsmf:inst42 " "Elaborating entity \"MSMdpsmf\" for hierarchy \"MSMdpsmf:inst42\"" {  } { { "FINAL.bdf" "inst42" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 424 432 584 568 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_retour module_retour:inst " "Elaborating entity \"module_retour\" for hierarchy \"module_retour:inst\"" {  } { { "FINAL.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { -88 864 1016 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK10 CLK10:inst3 " "Elaborating entity \"CLK10\" for hierarchy \"CLK10:inst3\"" {  } { { "FINAL.bdf" "inst3" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { -64 560 712 16 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation_porte animation_porte:inst53 " "Elaborating entity \"animation_porte\" for hierarchy \"animation_porte:inst53\"" {  } { { "FINAL.bdf" "inst53" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { -456 1352 1640 -72 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porte animation_porte:inst53\|porte:inst14 " "Elaborating entity \"porte\" for hierarchy \"animation_porte:inst53\|porte:inst14\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst14" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 472 1432 1592 616 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKANIM animation_porte:inst53\|CLKANIM:inst9 " "Elaborating entity \"CLKANIM\" for hierarchy \"animation_porte:inst53\|CLKANIM:inst9\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst9" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 240 1176 1328 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyclePorte animation_porte:inst53\|cyclePorte:cyclePortePorte " "Elaborating entity \"cyclePorte\" for hierarchy \"animation_porte:inst53\|cyclePorte:cyclePortePorte\"" {  } { { "MODULE_porte/animation_porte.bdf" "cyclePortePorte" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 504 1080 1248 648 "cyclePortePorte" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyclePorteFermee animation_porte:inst53\|cyclePorteFermee:fermeture " "Elaborating entity \"cyclePorteFermee\" for hierarchy \"animation_porte:inst53\|cyclePorteFermee:fermeture\"" {  } { { "MODULE_porte/animation_porte.bdf" "fermeture" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 224 616 768 560 "fermeture" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsArrived2sec animation_porte:inst53\|IsArrived2sec:isarrivee " "Elaborating entity \"IsArrived2sec\" for hierarchy \"animation_porte:inst53\|IsArrived2sec:isarrivee\"" {  } { { "MODULE_porte/animation_porte.bdf" "isarrivee" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 560 624 816 800 "isarrivee" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK2 animation_porte:inst53\|CLK2:inst4 " "Elaborating entity \"CLK2\" for hierarchy \"animation_porte:inst53\|CLK2:inst4\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 752 392 544 832 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrason animation_porte:inst53\|ultrason:inst12 " "Elaborating entity \"ultrason\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst12" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 896 776 936 992 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_generator animation_porte:inst53\|ultrason:inst12\|trigger_generator:inst4 " "Elaborating entity \"trigger_generator\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|trigger_generator:inst4\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 384 400 584 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdist animation_porte:inst53\|ultrason:inst12\|mdist:inst3 " "Elaborating entity \"mdist\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|mdist:inst3\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst3" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 208 232 376 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_LIFTCONTROL animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7 " "Elaborating entity \"machine_LIFTCONTROL\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst7" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 144 1840 2080 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd animation_porte:inst53\|ultrason:inst12\|binary_to_bcd:inst5 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|binary_to_bcd:inst5\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst5" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 168 1312 1536 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measurement_cal animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst " "Elaborating entity \"measurement_cal\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 192 920 1192 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation_porte:inst53\|ultrason:inst12\|counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|counter:inst1\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst1" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 208 480 728 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:inst33 " "Elaborating entity \"HEX\" for hierarchy \"HEX:inst33\"" {  } { { "FINAL.bdf" "inst33" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 32 1568 1736 256 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 HEX:inst33\|7447:inst2 " "Elaborating entity \"7447\" for hierarchy \"HEX:inst33\|7447:inst2\"" {  } { { "MODULE_hex/HEX.bdf" "inst2" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 152 728 848 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEX:inst33\|7447:inst2 " "Elaborated megafunction instantiation \"HEX:inst33\|7447:inst2\"" {  } { { "MODULE_hex/HEX.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 152 728 848 312 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AfficheurHEX0 HEX:inst33\|AfficheurHEX0:inst " "Elaborating entity \"AfficheurHEX0\" for hierarchy \"HEX:inst33\|AfficheurHEX0:inst\"" {  } { { "MODULE_hex/HEX.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 136 464 600 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer HEX:inst33\|Buzzer:inst9 " "Elaborating entity \"Buzzer\" for hierarchy \"HEX:inst33\|Buzzer:inst9\"" {  } { { "MODULE_hex/HEX.bdf" "inst9" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 376 456 608 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKBUZZSHORT CLKBUZZSHORT:inst38 " "Elaborating entity \"CLKBUZZSHORT\" for hierarchy \"CLKBUZZSHORT:inst38\"" {  } { { "FINAL.bdf" "inst38" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 208 1408 1560 288 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "principal principal:inst24 " "Elaborating entity \"principal\" for hierarchy \"principal:inst24\"" {  } { { "FINAL.bdf" "inst24" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 280 -776 -632 472 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finbouton principal:inst24\|finbouton:inst " "Elaborating entity \"finbouton\" for hierarchy \"principal:inst24\|finbouton:inst\"" {  } { { "MODULE_breadboard/principal.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/principal.bdf" { { 120 568 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345428374 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345428519 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699345428519 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699345428519 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FS1:inst32\|CLK_POT:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FS1:inst32\|CLK_POT:inst8\|Div0\"" {  } { { "MODULE_clocks/CLK_POT.vhd" "Div0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345429466 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|Mult0\"" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "Mult0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345429466 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|Mult0\"" {  } { { "MODULE_ultrason/measurement_cal.vhd" "Mult0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345429466 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699345429466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0\"" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345429506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429506 ""}  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699345429506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/lpm_divide_ttl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345429547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345429547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345429563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345429563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ie " "Found entity 1: alt_u_div_8ie" {  } { { "db/alt_u_div_8ie.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/alt_u_div_8ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345429603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345429603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345429667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345429667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345429715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345429715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345429742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Instantiated megafunction \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429742 ""}  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699345429742 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345429771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345429795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345429803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0\"" {  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345429811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699345429811 ""}  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699345429811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_prs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_prs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_prs " "Found entity 1: mult_prs" {  } { { "db/mult_prs.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/mult_prs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699345429845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345429845 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "176 " "Ignored 176 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "176 " "Ignored 176 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699345430238 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699345430238 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MODULE_ultrason/counter.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd" 9 -1 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699345430246 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699345430246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699345431369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 " "61 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699345432230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.map.smsg " "Generated suppressed messages file C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345432310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699345432503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699345432503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PotentioAB17 " "No output dependent on input pin \"PotentioAB17\"" {  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 616 -288 -120 632 "PotentioAB17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699345432672 "|FINAL|PotentioAB17"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699345432672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2233 " "Implemented 2233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699345432672 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699345432672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2144 " "Implemented 2144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699345432672 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699345432672 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699345432672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699345432672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699345432712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:23:52 2023 " "Processing ended: Tue Nov 07 09:23:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699345432712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699345432712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699345432712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699345432712 ""}
