# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do \{do \{node.fdo\}\} 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-19) Failed to access library 'work.{node' at "work.{node".
# No such file or directory. (errno = ENOENT)
# ** Error: Library work.{node not found.
# Error loading design
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/fpga_constant_pkg.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package fpga_constant_pkg
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/ALU.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package fpga_constant_pkg
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/COM.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity com
# -- Compiling architecture behavioral of com
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/INSTRUCTION_DECODER.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity instruction_decoder
# -- Compiling architecture behavioral of instruction_decoder
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/MUX.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture behavioral of mux
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/NODE.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity node
# -- Compiling architecture behavioral of node
vcom -reportprogress 30 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/REGISTER_BANK.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fpga_constant_pkg
# -- Compiling entity register_bank
# -- Compiling architecture behavioral of register_bank
vcom -reportprogress 30 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/S_REG.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity s_reg
# -- Compiling architecture behavioral of s_reg
vcom -reportprogress 30 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/STATE.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity state_reg
# -- Compiling architecture behavioral of state_reg
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/tests/tb_node.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_node
# -- Compiling architecture behavior of tb_node
vsim -novopt work.tb_node
# vsim -novopt work.tb_node 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.tb_node(behavior)
# Loading work.tb_node(behavior)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.fpga_constant_pkg
# Loading work.fpga_constant_pkg
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.node(behavioral)
# Loading work.node(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.instruction_decoder(behavioral)
# Loading work.instruction_decoder(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.state_reg(behavioral)
# Loading work.state_reg(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.com(behavioral)
# Loading work.com(behavioral)
# Loading ieee.numeric_std(body)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.register_bank(behavioral)
# Loading work.register_bank(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.alu(behavioral)
# Loading work.alu(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.s_reg(behavioral)
# Loading work.s_reg(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.mux(behavioral)
# Loading work.mux(behavioral)
add wave sim:/tb_node/uut/*
add wave sim:/tb_node/uut/st_r/*
add wave sim:/tb_node/uut/s_r/*
restart -fg
restart -f
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/tests/tb_node.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_node
# -- Compiling architecture behavior of tb_node
restart -f
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.tb_node(behavior)
# Loading work.tb_node(behavior)
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/tests/tb_node.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_node
# -- Compiling architecture behavior of tb_node
restart -f
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.tb_node(behavior)
# Loading work.tb_node(behavior)
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
add wave sim:/tb_node/uut/regs/*
restart -f
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/tests/tb_node.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_node
# -- Compiling architecture behavior of tb_node
restart -f
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.tb_node(behavior)
# Loading work.tb_node(behavior)
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/aul
add wave sim:/tb_node/uut/*
add wave sim:/tb_node/uut/regs/*
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/NODE.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity node
# -- Compiling architecture behavioral of node
RESTART -F
# invalid command name "RESTART"
restart -f
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.node(behavioral)
# Loading work.node(behavioral)
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/write'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/adr0'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/adr1'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/adr2'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/adr3'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data0_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data1_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data2_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data3_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data0_out'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data1_out'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data2_out'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/data3_out'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_node/uut/regs/regs'. 
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/ALU.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package fpga_constant_pkg
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/COM.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity com
# -- Compiling architecture behavioral of com
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/INSTRUCTION_DECODER.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity instruction_decoder
# -- Compiling architecture behavioral of instruction_decoder
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/MUX.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture behavioral of mux
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/NODE.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity node
# -- Compiling architecture behavioral of node
vcom -reportprogress 30 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/REGISTER_BANK.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package fpga_constant_pkg
# -- Compiling entity register_bank
# -- Compiling architecture behavioral of register_bank
vcom -reportprogress 30 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/S_REG.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity s_reg
# -- Compiling architecture behavioral of s_reg
vcom -reportprogress 30 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/STATE.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity state_reg
# -- Compiling architecture behavioral of state_reg
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/tests/tb_node.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_node
# -- Compiling architecture behavior of tb_node
add wave sim:/tb_node/uut/*
add wave sim:/tb_node/uut/node_reg/registers/*
# (vish-4014) No objects found matching 'sim:/tb_node/uut/node_reg/registers/*'.
add wave \
{sim:/tb_node/uut/node_reg/regs } 
restart -f
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.tb_node(behavior)
# Loading work.tb_node(behavior)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.node(behavioral)
# Loading work.node(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.instruction_decoder(behavioral)
# Loading work.instruction_decoder(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.state_reg(behavioral)
# Loading work.state_reg(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.com(behavioral)
# Loading work.com(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.register_bank(behavioral)
# Loading work.register_bank(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.alu(behavioral)
# Loading work.alu(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.s_reg(behavioral)
# Loading work.s_reg(behavioral)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.mux(behavioral)
# Loading work.mux(behavioral)
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/node_alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/node_alu
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/NODE.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package fpga_constant_pkg
# -- Compiling entity node
# -- Compiling architecture behavioral of node
restart -f
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.node(behavioral)
# Loading work.node(behavioral)
run 500ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/node_alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_node/uut/node_alu
