

================================================================
== Vitis HLS Report for 'atan2_cordic_float_s'
================================================================
* Date:           Fri May 31 11:19:40 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_polar_translate
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       62|  0.620 us|  0.620 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atan2_generic_float_s_fu_169  |atan2_generic_float_s  |       47|       47|  0.470 us|  0.470 us|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    305|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    9606|  19732|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    188|    -|
|Register         |        -|    -|    5201|    544|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|   14807|  20769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      13|     39|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |grp_atan2_generic_float_s_fu_169    |atan2_generic_float_s           |        0|   0|  9196|  18952|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_0_U16     |fcmp_32ns_32ns_1_2_no_dsp_0     |        0|   0|     0|      0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_0_U14  |fsub_32ns_32ns_32_5_full_dsp_0  |        0|   2|   205|    390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_0_U15  |fsub_32ns_32ns_32_5_full_dsp_0  |        0|   2|   205|    390|    0|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |Total                               |                                |        0|   4|  9606|  19732|    0|
    +------------------------------------+--------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |and_ln18_1_fu_354_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_348_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln746_1_fu_434_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln746_fu_428_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln762_fu_302_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_1148               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1153               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1158               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1170               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1175               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1189               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1194               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2548               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2566               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2570               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2643               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2648               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2652               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2657               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2660               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2663               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2678               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2690               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2692               |       and|   0|  0|   2|           1|           1|
    |ap_condition_2695               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_fcmp_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op123_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op124_call_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln746_1_fu_414_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln746_fu_408_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln757_1_fu_272_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln757_fu_248_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln766_fu_342_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln824_1_fu_308_p2          |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln824_2_fu_402_p2          |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln824_fu_296_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln828_1_fu_284_p2          |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln828_fu_260_p2            |      icmp|   0|  0|  15|          23|           1|
    |ap_condition_1184               |        or|   0|  0|   2|           1|           1|
    |or_ln746_1_fu_424_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln746_fu_420_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln757_1_fu_290_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln757_fu_266_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln766_fu_318_p2              |        or|   0|  0|   8|           8|           8|
    |select_ln809_fu_460_p3          |    select|   0|  0|  32|           1|          32|
    |xor_ln18_1_fu_278_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_254_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln822_fu_450_p2             |       xor|   0|  0|  33|          32|          33|
    |xor_ln826_fu_536_p2             |       xor|   0|  0|  33|          32|          33|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 305|         257|         188|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_UnifiedRetVal_phi_fu_114_p42      |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_102   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_c_reg_88                |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter52_c_reg_88               |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter57_c_reg_88               |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter58_UnifiedRetVal_reg_102  |  53|         10|   32|        320|
    |ap_phi_reg_pp0_iter62_UnifiedRetVal_reg_102  |  48|          9|   32|        288|
    |ap_return                                    |   9|          2|   32|         64|
    |grp_atan2_generic_float_s_fu_169_x_in        |  14|          3|   32|         96|
    |grp_atan2_generic_float_s_fu_169_y_in        |  14|          3|   32|         96|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 188|         38|  320|       1216|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_reg_606                                    |  31|   0|   32|          1|
    |and_ln18_1_reg_602                           |   1|   0|    1|          0|
    |and_ln18_reg_598                             |   1|   0|    1|          0|
    |and_ln746_1_reg_634                          |   1|   0|    1|          0|
    |and_ln762_reg_586                            |   1|   0|    1|          0|
    |ap_ce_reg                                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_c_reg_88               |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter58_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter59_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter60_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter61_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter62_UnifiedRetVal_reg_102  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_c_reg_88                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_102   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_c_reg_88                |  32|   0|   32|          0|
    |ap_return_int_reg                            |  32|   0|   32|          0|
    |b_reg_613                                    |  31|   0|   32|          1|
    |c_reg_88                                     |  32|   0|   32|          0|
    |d_reg_647                                    |  32|   0|   32|          0|
    |icmp_ln746_1_reg_629                         |   1|   0|    1|          0|
    |icmp_ln746_reg_624                           |   1|   0|    1|          0|
    |icmp_ln766_reg_594                           |   1|   0|    1|          0|
    |icmp_ln824_1_reg_590                         |   1|   0|    1|          0|
    |icmp_ln824_2_reg_620                         |   1|   0|    1|          0|
    |icmp_ln824_reg_582                           |   1|   0|    1|          0|
    |icmp_ln828_1_reg_573                         |   1|   0|    1|          0|
    |icmp_ln828_reg_564                           |   1|   0|    1|          0|
    |or_ln757_1_reg_578                           |   1|   0|    1|          0|
    |or_ln757_reg_569                             |   1|   0|    1|          0|
    |p_Result_16_reg_552                          |   1|   0|    1|          0|
    |p_Result_s_reg_547                           |   1|   0|    1|          0|
    |reg_190                                      |  32|   0|   32|          0|
    |sub_i_reg_638                                |  32|   0|   32|          0|
    |tmp_3_reg_643                                |   2|   0|    2|          0|
    |x_in_int_reg                                 |  32|   0|   32|          0|
    |y_in_int_reg                                 |  32|   0|   32|          0|
    |a_reg_606                                    |  64|  32|   32|          1|
    |and_ln18_1_reg_602                           |  64|  32|    1|          0|
    |and_ln18_reg_598                             |  64|  32|    1|          0|
    |and_ln746_1_reg_634                          |  64|  32|    1|          0|
    |and_ln762_reg_586                            |  64|  32|    1|          0|
    |b_reg_613                                    |  64|  32|   32|          1|
    |c_reg_88                                     |  64|  32|   32|          0|
    |icmp_ln766_reg_594                           |  64|  32|    1|          0|
    |icmp_ln824_1_reg_590                         |  64|  32|    1|          0|
    |icmp_ln824_2_reg_620                         |  64|  32|    1|          0|
    |icmp_ln824_reg_582                           |  64|  32|    1|          0|
    |icmp_ln828_reg_564                           |  64|  32|    1|          0|
    |or_ln757_1_reg_578                           |  64|  32|    1|          0|
    |or_ln757_reg_569                             |  64|  32|    1|          0|
    |p_Result_16_reg_552                          |  64|  32|    1|          0|
    |p_Result_s_reg_547                           |  64|  32|    1|          0|
    |tmp_3_reg_643                                |  64|  32|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |5201| 544| 4226|          4|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  atan2_cordic<float>|  return value|
|y_in       |   in|   32|     ap_none|                 y_in|        scalar|
|x_in       |   in|   32|     ap_none|                 x_in|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

