Partition Merge report for de10nanoTop
Tue Nov 26 12:27:52 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Nov 26 12:27:52 2019           ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                   ; de10nanoTop                                     ;
; Top-level Entity Name           ; de10nanoTop                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 2,865 / 41,910 ( 7 % )                          ;
; Total registers                 ; 4040                                            ;
; Total pins                      ; 10 / 314 ( 3 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 62,976 / 5,662,720 ( 1 % )                      ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 98.96% (3132 / 3165)           ; 92.04% (2913 / 3165)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (418 / 418)            ; 100.00% (418 / 418)           ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (5818 / 5818)          ; 100.00% (5818 / 5818)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (39 / 39)              ; 100.00% (39 / 39)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+---------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                   ;
+-------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                  ; Number of Changed Nodes ;
+-------------------------------------------------------------------------+-------------------------+
; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac ; 66                      ;
+-------------------------------------------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                                 ;
+------------------------+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+
; Modified Assignments   ; Target ; Previous Value                                                       ; Current Value                                                        ;
+------------------------+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+
; IP_COMPONENT_PARAMETER ;        ; --                                                                   ; QVVUT19HRU5FUkFUSU9OX0lE::MTU3NDc1MzIzMA==::QXV0byBHRU5FUkFUSU9OX0lE ;
; SLD_INFO               ;        ; --                                                                   ; QSYS_NAME soc_simple HAS_SOPCINFO 1 GENERATION_ID 1574753230         ;
; IP_COMPONENT_PARAMETER ;        ; QVVUT19HRU5FUkFUSU9OX0lE::MTU3NDc1MTY2MQ==::QXV0byBHRU5FUkFUSU9OX0lE ; --                                                                   ;
; SLD_INFO               ;        ; QSYS_NAME soc_simple HAS_SOPCINFO 1 GENERATION_ID 1574751661         ; --                                                                   ;
+------------------------+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                             ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[0]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[0]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[10]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[10]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[11]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[11]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[12]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[12]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[13]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[13]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[14]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[14]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[15]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[15]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[16]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[16]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[17]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[17]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[18]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[18]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[19]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[19]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[1]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[1]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[20]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[20]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[21]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[21]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[22]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[22]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[23]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[23]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[24]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[24]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[25]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[25]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[26]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[26]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[27]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[27]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[28]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[28]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[29]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[29]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[2]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[30]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[30]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[31]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[31]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[3]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[4]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[4]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[5]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[5]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[6]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[6]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[7]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[8]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[9]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_address[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[9]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Decoder1~1_wirecell                                                                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Decoder1~1_wirecell                                                                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuByteEn~0                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuByteEn~0                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Decoder1~2                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Decoder1~2                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Decoder1~2                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_byteenable[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Decoder1~2                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_read[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|oDbusRead                                                                                          ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_read[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|oDbusRead                                                                                          ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[10]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[10]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[12]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[12]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[13]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[13]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[14]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[14]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[15]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[15]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[16]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[16]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[17]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[17]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[18]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[18]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[19]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[19]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[20]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[20]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[21]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[21]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[22]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[22]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[8]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[8]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[9]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[9]                                  ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_waitrequest[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator|av_waitrequest~2        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_waitrequest[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator|av_waitrequest~2        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_write[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|oDbusWe                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_write[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|oDbusWe                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[0]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[0]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[10]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[10]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[11]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[11]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[12]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[12]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[13]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[13]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[14]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[15]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[15]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[16]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[16]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[17]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[17]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[18]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[18]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[19]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[19]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[1]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[1]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[20]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[20]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[21]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[21]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[22]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[23]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[23]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[24]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[24]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[25]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[25]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[26]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[26]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[27]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[28]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[28]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[29]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[29]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[2]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[2]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[30]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[31]                                                                                      ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[4]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[4]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[5]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[5]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[6]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[6]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[7]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[7]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[8]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[8]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avDB_writedata[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[9]                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_address[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]                                                                                              ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_read[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|oIbusRead~5                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_read[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|oIbusRead~5                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[0]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[0]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[10]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[10]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[11]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[11]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[12]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[12]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[13]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[13]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[14]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[14]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[15]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[15]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[16]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[16]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[17]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[17]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[18]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[18]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[19]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[19]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[1]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[1]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[20]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[20]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[21]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[21]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[22]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[22]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[23]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[23]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[24]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[24]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[25]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[25]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[26]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[26]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[27]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[27]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[28]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[28]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[29]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[29]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[2]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[2]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[30]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[30]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[31]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[31]                                ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[3]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[3]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[4]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[4]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[5]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[5]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[6]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[6]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[7]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[7]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[8]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[8]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[9]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|q_a[9]                                 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_waitrequest[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|av_waitrequest~2 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|avIB_waitrequest[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|av_waitrequest~2 ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[0]~0                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[0]~0                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[10]~1                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[10]~1                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[11]~2                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[11]~2                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[12]~3                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[12]~3                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[13]~4                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[13]~4                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[14]~5                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[14]~5                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[15]~6                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[15]~6                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[16]~7                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[16]~7                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[17]~8                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[17]~8                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[18]~9                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[18]~9                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[19]~10                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[19]~10                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[1]~11                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[1]~11                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[20]~12                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[20]~12                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[21]~13                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[21]~13                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[22]~14                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[22]~14                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[23]~15                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[23]~15                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[24]~16                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[24]~16                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[25]~17                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[25]~17                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[26]~18                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[26]~18                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[27]~19                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[27]~19                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[28]~20                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[28]~20                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[29]~21                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[29]~21                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[2]~22                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[2]~22                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[30]~23                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[30]~23                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[31]~24                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[31]~24                                                                                       ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[3]~25                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[3]~25                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[4]~26                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[4]~26                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[5]~27                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[5]~27                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[6]~28                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[6]~28                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[7]~29                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[7]~29                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[8]~30                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[8]~30                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[9]~31                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[9]~31                                                                                        ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~4                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~4                                                                                         ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[1]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[2]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[4]                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeEx                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOf                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeOs                                                                                             ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validEx   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                                                            ; N/A     ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validEx   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validEx                                                                                            ; N/A     ;
; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|outclk_0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]                                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                           ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                        ;
+-----------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                                                                              ; Partition ; Type          ; Location          ; Status                                      ;
+-----------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; altera_reserved_tck                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck                                                        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tdi                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi                                                        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tdo                                                               ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo                                                        ; Top       ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                 ; Top       ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                   ;           ;               ;                   ;                                             ;
; altera_reserved_tms                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms                                                        ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                  ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                   ;           ;               ;                   ;                                             ;
; clk                                                                               ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- clk                                                                        ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- clk~input                                                                  ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_clr            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_ena            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_ir_in_0_       ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_ir_out_0_      ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_jtag_state_cdr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_jtag_state_rti ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_jtag_state_sdr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_jtag_state_udr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_raw_tck        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_tdi            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_tdo            ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; jtag.bp.rV_system_jtag_uart_soc_simple_jtag_uart_alt_jtag_atlantic_usr1           ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[0]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[0]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y8_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[0]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[1]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[1]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y9_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[1]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[2]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[2]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y9_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[2]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[3]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[3]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y9_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[3]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[4]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[4]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y4_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[4]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[5]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[5]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y4_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[5]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[6]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[6]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y8_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[6]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; leds[7]                                                                           ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- leds[7]                                                                    ; Top       ; Output Pad    ; IOPAD_X89_Y9_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- leds[7]~output                                                             ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_pll_50_150_outclk_0                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_0_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_10_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_11_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_12_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_13_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_14_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_15_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_16_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_17_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_18_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_19_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_1_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_20_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_21_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_22_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_23_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_24_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_25_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_26_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_27_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_28_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_29_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_2_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_30_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_31_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_3_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_4_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_5_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_6_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_7_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_8_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_address_9_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_byteenable_0_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_byteenable_1_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_byteenable_2_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_byteenable_3_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_read_0_                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_0_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_10_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_11_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_12_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_13_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_14_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_15_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_16_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_17_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_18_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_19_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_1_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_20_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_21_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_22_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_23_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_24_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_25_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_26_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_27_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_28_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_29_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_2_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_30_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_31_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_3_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_4_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_5_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_6_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_7_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_8_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_readdata_9_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_waitrequest_0_                               ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_write_0_                                     ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_0_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_10_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_11_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_12_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_13_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_14_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_15_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_16_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_17_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_18_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_19_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_1_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_20_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_21_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_22_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_23_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_24_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_25_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_26_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_27_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_28_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_29_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_2_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_30_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_31_                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_3_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_4_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_5_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_6_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_7_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_8_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avDB_writedata_9_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_0_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_10_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_11_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_12_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_13_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_14_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_15_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_16_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_17_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_18_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_19_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_1_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_20_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_21_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_22_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_23_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_24_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_25_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_26_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_27_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_28_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_29_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_2_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_30_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_31_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_3_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_4_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_5_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_6_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_7_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_8_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_address_9_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_read_0_                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_0_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_10_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_11_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_12_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_13_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_14_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_15_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_16_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_17_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_18_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_19_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_1_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_20_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_21_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_22_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_23_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_24_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_25_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_26_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_27_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_28_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_29_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_2_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_30_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_31_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_3_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_4_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_5_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_6_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_7_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_8_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_readdata_9_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_avIB_waitrequest_0_                               ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_0_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_10_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_11_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_12_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_13_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_14_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_15_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_16_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_17_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_18_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_19_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_1_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_20_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_21_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_22_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_23_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_24_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_25_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_26_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_27_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_28_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_29_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_2_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_30_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_31_                                 ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_3_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_4_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_5_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_6_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_7_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_8_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_exRes_9_                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_lsuStall                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdEx_0_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdEx_1_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdEx_2_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdEx_3_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdEx_4_                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdWeDec                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdWeEx                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdWeOf                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_rdWeOs                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; pre_syn.bp.rV_system_rv32i_core_u_risac_validEx                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                   ;           ;               ;                   ;                                             ;
; rstn                                                                              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- rstn                                                                       ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- rstn~input                                                                 ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                   ;           ;               ;                   ;                                             ;
+-----------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3127                                                                                         ;
;                                             ;                                                                                              ;
; Combinational ALUT usage for logic          ; 1955                                                                                         ;
;     -- 7 input functions                    ; 45                                                                                           ;
;     -- 6 input functions                    ; 502                                                                                          ;
;     -- 5 input functions                    ; 471                                                                                          ;
;     -- 4 input functions                    ; 279                                                                                          ;
;     -- <=3 input functions                  ; 658                                                                                          ;
;                                             ;                                                                                              ;
; Dedicated logic registers                   ; 4040                                                                                         ;
;                                             ;                                                                                              ;
; I/O pins                                    ; 10                                                                                           ;
; Total MLAB memory bits                      ; 0                                                                                            ;
; Total block memory bits                     ; 62976                                                                                        ;
;                                             ;                                                                                              ;
; Total DSP Blocks                            ; 0                                                                                            ;
;                                             ;                                                                                              ;
; Total PLLs                                  ; 1                                                                                            ;
;     -- Fractional PLLs                      ; 1                                                                                            ;
;                                             ;                                                                                              ;
; Maximum fan-out node                        ; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1806                                                                                         ;
; Total fan-out                               ; 24436                                                                                        ;
; Average fan-out                             ; 3.11                                                                                         ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ge84:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 128          ; 212          ; 128          ; 212          ; 27136 ; None            ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None            ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None            ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None            ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None            ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_02m1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; hex/program.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
    Info: Processing started: Tue Nov 26 12:27:48 2019
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 457 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5867 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 5802 logic cells
    Info (21064): Implemented 44 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_6f84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_6f84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_ee84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ee84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_fe84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_fe84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_qe84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_qe84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_ub84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ub84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1440 megabytes
    Info: Processing ended: Tue Nov 26 12:27:53 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


