<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1556988407">
  <File Type="PA-TCL" Name="detect_weight_center.tcl"/>
  <File Type="REPORTS-TCL" Name="detect_weight_center_reports.tcl"/>
  <File Type="RDS-RDS" Name="detect_weight_center.vds"/>
  <File Type="RDS-UTIL" Name="detect_weight_center_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="detect_weight_center_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="detect_weight_center.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/detect_weight_center.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../SR blondynka/lab7/detect_weight_center/detect_weight_center.srcs/sources_1/new/detect_weight_center.v"/>
        <Attr Name="ImportTime" Val="1556806212"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="detect_weight_center"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/hdmi_vga_zybo_src/Zybo_HDMI.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../8_2/hdmi_vga_zybo_src/hdmi_vga_zybo_src/Zybo_HDMI.xdc"/>
        <Attr Name="ImportTime" Val="1523460513"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="div_28_20"/>
  <BlockFileSet Type="BlockSrcs" Name="div_30_20"/>
  <BlockFileSet Type="BlockSrcs" Name="sum_mult"/>
  <BlockFileSet Type="BlockSrcs" Name="multi_deelay_0"/>
</GenRun>
