<tr><td valign="top"><a href="vloghammer_bugs/issue_002_verilator.html">issue_002_verilator</a></td><td valign="top">Verilator GIT 14fcfd8</td><td valign="top">Verilator bug in handling $signed in an unsigned expression</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_003_verilator.html">issue_003_verilator</a></td><td valign="top">Verilator GIT b631b59</td><td valign="top">Verilator bug with shift, expression width and signedness</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_005_verilator.html">issue_005_verilator</a></td><td valign="top">Verilator GIT 5c39420</td><td valign="top">Verilator bug in extending $signed</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_008_verilator.html">issue_008_verilator</a></td><td valign="top">Verilator GIT fb4928b</td><td valign="top">Strange Verilator behavior with power, signdness and more</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_011_icarus.html">issue_011_icarus</a></td><td valign="top">Icarus GIT d1c9dd5</td><td valign="top">Icarus Verilog vvp asserts on reduce of one-bit .arith/sub</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_012_icarus.html">issue_012_icarus</a></td><td valign="top">Icarus GIT 68f8de2</td><td valign="top">Icarus Verilog undef propagation bug in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_013_icarus.html">issue_013_icarus</a></td><td valign="top">Icarus GIT ac3aee0</td><td valign="top">Icarus Verilog signedness handling in binary bitwise operations of constants</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_016_verilator.html">issue_016_verilator</a></td><td valign="top">Verilator GIT ff19dd9</td><td valign="top">Bug in Verilator signed/unsigned handling in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_020_xsim.html">issue_020_xsim</a></td><td valign="top">XSim 2014.1</td><td valign="top">XSim fails to recognize signed expression with shift in localparam</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_icarus.html">issue_021_icarus</a></td><td valign="top">Icarus GIT 66bdbb7</td><td valign="top">Icarus Verilog efficiency of verinum and vpp_net pow() functions</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_022_icarus.html">issue_022_icarus</a></td><td valign="top">Icarus GIT ecce1d2</td><td valign="top">Icarus Verilog: internal error: lval-rval width mismatch</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_023_icarus.html">issue_023_icarus</a></td><td valign="top">Icarus GIT 5dcd2e8</td><td valign="top">Icarus Verilog creates huge in-memory arrays for shifts with large rhs</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_024_icarus.html">issue_024_icarus</a></td><td valign="top">Icarus GIT 5a06602</td><td valign="top">Icarus Verilog bug in processing "1'b1 >= |1'bx"</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_025_icarus.html">issue_025_icarus</a></td><td valign="top">Icarus GIT a3450bf</td><td valign="top">Icarus does undef propagation of const adds incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_028_icarus.html">issue_028_icarus</a></td><td valign="top">Icarus GIT ed2e339</td><td valign="top">Icarus does undef propagation of const multiplies incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_032_icarus.html">issue_032_icarus</a></td><td valign="top">Icarus GIT bc9382e</td><td valign="top">Icarus confused about signed/unsigned in strange ?: example</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_034_verilator.html">issue_034_verilator</a></td><td valign="top">Verilator GIT d04eb97</td><td valign="top">Verilator thinks ~|a and ~(|a) are the same thing</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_035_verilator.html">issue_035_verilator</a></td><td valign="top">Verilator GIT adb39ce</td><td valign="top">Verilator bug in signed/unsigned expression eval</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_037_verilator.html">issue_037_verilator</a></td><td valign="top">Verilator GIT a985a1f</td><td valign="top">Verilator bug with signedness and arithmetic shift</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_038_verilator.html">issue_038_verilator</a></td><td valign="top">Verilator GIT 4a58e85</td><td valign="top">Verilator bug in signdness of {..}</td></tr>
