

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6'
================================================================
* Date:           Mon Mar 11 09:38:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.277 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  5.240 us|  5.240 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_5_VITIS_LOOP_66_6  |      260|      260|         6|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      88|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      13|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     231|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     231|     237|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |mul_4s_4s_4_1_1_U4            |mul_4s_4s_4_1_1            |        0|   0|  0|  13|    0|
    |sitofp_32ns_32_2_no_dsp_1_U3  |sitofp_32ns_32_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                         |                           |        0|   0|  0|  13|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln65_1_fu_399_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln65_fu_373_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln66_fu_438_p2       |         +|   0|  0|  13|           5|           1|
    |mul_ln67_fu_427_p0       |         +|   0|  0|  13|           4|           2|
    |icmp_ln65_fu_367_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln66_fu_385_p2      |      icmp|   0|  0|  10|           5|           6|
    |select_ln65_1_fu_405_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln65_fu_391_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  88|          40|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_104                              |   9|          2|    5|         10|
    |indvar_flatten_fu_108                 |   9|          2|    9|         18|
    |j_fu_100                              |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |conv_reg_517                      |  32|   0|   32|          0|
    |empty_8_reg_508                   |   4|   0|    4|          0|
    |i_fu_104                          |   5|   0|    5|          0|
    |indvar_flatten_fu_108             |   9|   0|    9|          0|
    |j_fu_100                          |   5|   0|    5|          0|
    |mul3_reg_522                      |  32|   0|   32|          0|
    |select_ln65_1_reg_503             |   5|   0|    5|          0|
    |empty_8_reg_508                   |  64|  32|    4|          0|
    |select_ln65_1_reg_503             |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 231|  64|  112|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_213_p_din0   |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_213_p_din1   |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_213_p_dout0  |   in|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_213_p_ce     |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_236_p_din0   |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_236_p_din1   |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_236_p_dout0  |   in|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|grp_fu_236_p_ce     |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6|  return value|
|D_address0          |  out|    4|   ap_memory|                                            D|         array|
|D_ce0               |  out|    1|   ap_memory|                                            D|         array|
|D_we0               |  out|    1|   ap_memory|                                            D|         array|
|D_d0                |  out|   32|   ap_memory|                                            D|         array|
|D_1_address0        |  out|    4|   ap_memory|                                          D_1|         array|
|D_1_ce0             |  out|    1|   ap_memory|                                          D_1|         array|
|D_1_we0             |  out|    1|   ap_memory|                                          D_1|         array|
|D_1_d0              |  out|   32|   ap_memory|                                          D_1|         array|
|D_2_address0        |  out|    4|   ap_memory|                                          D_2|         array|
|D_2_ce0             |  out|    1|   ap_memory|                                          D_2|         array|
|D_2_we0             |  out|    1|   ap_memory|                                          D_2|         array|
|D_2_d0              |  out|   32|   ap_memory|                                          D_2|         array|
|D_3_address0        |  out|    4|   ap_memory|                                          D_3|         array|
|D_3_ce0             |  out|    1|   ap_memory|                                          D_3|         array|
|D_3_we0             |  out|    1|   ap_memory|                                          D_3|         array|
|D_3_d0              |  out|   32|   ap_memory|                                          D_3|         array|
|D_4_address0        |  out|    4|   ap_memory|                                          D_4|         array|
|D_4_ce0             |  out|    1|   ap_memory|                                          D_4|         array|
|D_4_we0             |  out|    1|   ap_memory|                                          D_4|         array|
|D_4_d0              |  out|   32|   ap_memory|                                          D_4|         array|
|D_5_address0        |  out|    4|   ap_memory|                                          D_5|         array|
|D_5_ce0             |  out|    1|   ap_memory|                                          D_5|         array|
|D_5_we0             |  out|    1|   ap_memory|                                          D_5|         array|
|D_5_d0              |  out|   32|   ap_memory|                                          D_5|         array|
|D_6_address0        |  out|    4|   ap_memory|                                          D_6|         array|
|D_6_ce0             |  out|    1|   ap_memory|                                          D_6|         array|
|D_6_we0             |  out|    1|   ap_memory|                                          D_6|         array|
|D_6_d0              |  out|   32|   ap_memory|                                          D_6|         array|
|D_7_address0        |  out|    4|   ap_memory|                                          D_7|         array|
|D_7_ce0             |  out|    1|   ap_memory|                                          D_7|         array|
|D_7_we0             |  out|    1|   ap_memory|                                          D_7|         array|
|D_7_d0              |  out|   32|   ap_memory|                                          D_7|         array|
|D_8_address0        |  out|    4|   ap_memory|                                          D_8|         array|
|D_8_ce0             |  out|    1|   ap_memory|                                          D_8|         array|
|D_8_we0             |  out|    1|   ap_memory|                                          D_8|         array|
|D_8_d0              |  out|   32|   ap_memory|                                          D_8|         array|
|D_9_address0        |  out|    4|   ap_memory|                                          D_9|         array|
|D_9_ce0             |  out|    1|   ap_memory|                                          D_9|         array|
|D_9_we0             |  out|    1|   ap_memory|                                          D_9|         array|
|D_9_d0              |  out|   32|   ap_memory|                                          D_9|         array|
|D_10_address0       |  out|    4|   ap_memory|                                         D_10|         array|
|D_10_ce0            |  out|    1|   ap_memory|                                         D_10|         array|
|D_10_we0            |  out|    1|   ap_memory|                                         D_10|         array|
|D_10_d0             |  out|   32|   ap_memory|                                         D_10|         array|
|D_11_address0       |  out|    4|   ap_memory|                                         D_11|         array|
|D_11_ce0            |  out|    1|   ap_memory|                                         D_11|         array|
|D_11_we0            |  out|    1|   ap_memory|                                         D_11|         array|
|D_11_d0             |  out|   32|   ap_memory|                                         D_11|         array|
|D_12_address0       |  out|    4|   ap_memory|                                         D_12|         array|
|D_12_ce0            |  out|    1|   ap_memory|                                         D_12|         array|
|D_12_we0            |  out|    1|   ap_memory|                                         D_12|         array|
|D_12_d0             |  out|   32|   ap_memory|                                         D_12|         array|
|D_13_address0       |  out|    4|   ap_memory|                                         D_13|         array|
|D_13_ce0            |  out|    1|   ap_memory|                                         D_13|         array|
|D_13_we0            |  out|    1|   ap_memory|                                         D_13|         array|
|D_13_d0             |  out|   32|   ap_memory|                                         D_13|         array|
|D_14_address0       |  out|    4|   ap_memory|                                         D_14|         array|
|D_14_ce0            |  out|    1|   ap_memory|                                         D_14|         array|
|D_14_we0            |  out|    1|   ap_memory|                                         D_14|         array|
|D_14_d0             |  out|   32|   ap_memory|                                         D_14|         array|
|D_15_address0       |  out|    4|   ap_memory|                                         D_15|         array|
|D_15_ce0            |  out|    1|   ap_memory|                                         D_15|         array|
|D_15_we0            |  out|    1|   ap_memory|                                         D_15|         array|
|D_15_d0             |  out|   32|   ap_memory|                                         D_15|         array|
+--------------------+-----+-----+------------+---------------------------------------------+--------------+

