<stg><name>fft32_Pipeline_stage1_loop</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %block = alloca i32 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc71:0 %block_1 = load i4 %block

]]></Node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc71:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc71:2 %icmp_ln93 = icmp_eq  i4 %block_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc71:3 %add_ln93 = add i4 %block_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc71:4 %br_ln93 = br i1 %icmp_ln93, void %for.inc71.split, void %arrayctor.loop77.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="4">
<![CDATA[
for.inc71.split:2 %trunc_ln95 = trunc i4 %block_1

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc71.split:3 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln95, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
for.inc71.split:4 %zext_ln96 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:5 %a_real = getelementptr i16 %stage0_real, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="a_real"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:6 %a_imag = getelementptr i16 %stage0_imag, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="a_imag"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc71.split:7 %or_ln96 = or i5 %shl_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
for.inc71.split:8 %zext_ln96_1 = zext i5 %or_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:9 %b_real = getelementptr i16 %stage0_real, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="b_real"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:10 %b_imag = getelementptr i16 %stage0_imag, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="b_imag"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:19 %ar = load i5 %a_real

]]></Node>
<StgValue><ssdm name="ar"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:20 %ai = load i5 %a_imag

]]></Node>
<StgValue><ssdm name="ai"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:21 %br = load i5 %b_real

]]></Node>
<StgValue><ssdm name="br"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:22 %bi = load i5 %b_imag

]]></Node>
<StgValue><ssdm name="bi"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc71.split:67 %store_ln93 = store i4 %add_ln93, i4 %block

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc71.split:11 %or_ln96_1 = or i5 %shl_ln, i5 2

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
for.inc71.split:12 %zext_ln96_2 = zext i5 %or_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:13 %c_real = getelementptr i16 %stage0_real, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="c_real"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:14 %c_imag = getelementptr i16 %stage0_imag, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="c_imag"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc71.split:15 %or_ln96_2 = or i5 %shl_ln, i5 3

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
for.inc71.split:16 %zext_ln96_3 = zext i5 %or_ln96_2

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:17 %d_real = getelementptr i16 %stage0_real, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="d_real"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:18 %d_imag = getelementptr i16 %stage0_imag, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="d_imag"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:19 %ar = load i5 %a_real

]]></Node>
<StgValue><ssdm name="ar"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:20 %ai = load i5 %a_imag

]]></Node>
<StgValue><ssdm name="ai"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:21 %br = load i5 %b_real

]]></Node>
<StgValue><ssdm name="br"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:22 %bi = load i5 %b_imag

]]></Node>
<StgValue><ssdm name="bi"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:23 %cr = load i5 %c_real

]]></Node>
<StgValue><ssdm name="cr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:24 %ci = load i5 %c_imag

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:25 %dr = load i5 %d_real

]]></Node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:26 %di = load i5 %d_imag

]]></Node>
<StgValue><ssdm name="di"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:23 %cr = load i5 %c_real

]]></Node>
<StgValue><ssdm name="cr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:24 %ci = load i5 %c_imag

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:25 %dr = load i5 %d_real

]]></Node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="5">
<![CDATA[
for.inc71.split:26 %di = load i5 %d_imag

]]></Node>
<StgValue><ssdm name="di"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
arrayctor.loop77.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:27 %ar0 = add i16 %br, i16 %ar

]]></Node>
<StgValue><ssdm name="ar0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:28 %ai0 = add i16 %bi, i16 %ai

]]></Node>
<StgValue><ssdm name="ai0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:29 %ar1 = sub i16 %ar, i16 %br

]]></Node>
<StgValue><ssdm name="ar1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:30 %ai1 = sub i16 %ai, i16 %bi

]]></Node>
<StgValue><ssdm name="ai1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:31 %cr0 = add i16 %dr, i16 %cr

]]></Node>
<StgValue><ssdm name="cr0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:32 %ci0 = add i16 %di, i16 %ci

]]></Node>
<StgValue><ssdm name="ci0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:33 %cr1 = sub i16 %cr, i16 %dr

]]></Node>
<StgValue><ssdm name="cr1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:34 %ci1 = sub i16 %ci, i16 %di

]]></Node>
<StgValue><ssdm name="ci1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:35 %add_ln34 = add i16 %cr0, i16 %ar0

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:36 %store_ln34 = store i16 %add_ln34, i5 %a_real

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:37 %add_ln34_1 = add i16 %ci0, i16 %ai0

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:38 %store_ln34 = store i16 %add_ln34_1, i5 %a_imag

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:39 %add_ln35 = add i16 %ci1, i16 %ar1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:40 %store_ln35 = store i16 %add_ln35, i5 %b_real

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:41 %sub_ln35 = sub i16 %ai1, i16 %cr1

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:42 %store_ln35 = store i16 %sub_ln35, i5 %b_imag

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:43 %sub_ln36 = sub i16 %ar0, i16 %cr0

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:45 %sub_ln36_1 = sub i16 %ai0, i16 %ci0

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:47 %sub_ln37 = sub i16 %ar1, i16 %ci1

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc71.split:49 %add_ln37 = add i16 %cr1, i16 %ai1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:51 %stage1_real_addr = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="stage1_real_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:52 %stage1_imag_addr = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="stage1_imag_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:53 %store_ln97 = store i16 %add_ln34, i5 %stage1_real_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:54 %store_ln97 = store i16 %add_ln34_1, i5 %stage1_imag_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:55 %stage1_real_addr_1 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="stage1_real_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:56 %stage1_imag_addr_1 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="stage1_imag_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:57 %store_ln98 = store i16 %add_ln35, i5 %stage1_real_addr_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:58 %store_ln98 = store i16 %sub_ln35, i5 %stage1_imag_addr_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:59 %stage1_real_addr_2 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="stage1_real_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:60 %stage1_imag_addr_2 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="stage1_imag_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:61 %store_ln99 = store i16 %sub_ln36, i5 %stage1_real_addr_2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:62 %store_ln99 = store i16 %sub_ln36_1, i5 %stage1_imag_addr_2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:63 %stage1_real_addr_3 = getelementptr i16 %stage1_real, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="stage1_real_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc71.split:64 %stage1_imag_addr_3 = getelementptr i16 %stage1_imag, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="stage1_imag_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:65 %store_ln100 = store i16 %sub_ln37, i5 %stage1_real_addr_3

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.inc71.split:66 %store_ln100 = store i16 %add_ln37, i5 %stage1_imag_addr_3

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">
</state>

<state id="7" st_id="8">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc71.split:0 %speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln93"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc71.split:1 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:44 %store_ln36 = store i16 %sub_ln36, i5 %c_real

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:46 %store_ln36 = store i16 %sub_ln36_1, i5 %c_imag

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:48 %store_ln37 = store i16 %sub_ln37, i5 %d_real

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc71.split:50 %store_ln37 = store i16 %add_ln37, i5 %d_imag

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.inc71.split:68 %br_ln93 = br void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="stage0_real" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage0_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="stage0_imag" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage0_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="stage1_real" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage1_real"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="stage1_imag" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage1_imag"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="120" from="StgValue_119" to="block" fromId="119" toId="10">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln0" fromId="121" toId="11">
</dataflow>
<dataflow id="123" from="block" to="store_ln0" fromId="10" toId="11">
</dataflow>
<dataflow id="124" from="block" to="block_1" fromId="10" toId="13">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="125" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_119" to="specpipeline_ln0" fromId="119" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="134" from="p_str" to="specpipeline_ln0" fromId="133" toId="14">
</dataflow>
<dataflow id="135" from="block_1" to="icmp_ln93" fromId="13" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln93" fromId="136" toId="15">
</dataflow>
<dataflow id="138" from="block_1" to="add_ln93" fromId="13" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_139" to="add_ln93" fromId="139" toId="16">
</dataflow>
<dataflow id="141" from="icmp_ln93" to="br_ln93" fromId="15" toId="17">
</dataflow>
<dataflow id="142" from="block_1" to="trunc_ln95" fromId="13" toId="18">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="shl_ln" fromId="143" toId="19">
</dataflow>
<dataflow id="145" from="trunc_ln95" to="shl_ln" fromId="18" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_146" to="shl_ln" fromId="146" toId="19">
</dataflow>
<dataflow id="148" from="shl_ln" to="zext_ln96" fromId="19" toId="20">
</dataflow>
<dataflow id="149" from="stage0_real" to="a_real" fromId="115" toId="21">
</dataflow>
<dataflow id="151" from="StgValue_150" to="a_real" fromId="150" toId="21">
</dataflow>
<dataflow id="152" from="zext_ln96" to="a_real" fromId="20" toId="21">
</dataflow>
<dataflow id="153" from="stage0_imag" to="a_imag" fromId="116" toId="22">
</dataflow>
<dataflow id="154" from="StgValue_150" to="a_imag" fromId="150" toId="22">
</dataflow>
<dataflow id="155" from="zext_ln96" to="a_imag" fromId="20" toId="22">
</dataflow>
<dataflow id="156" from="shl_ln" to="or_ln96" fromId="19" toId="23">
</dataflow>
<dataflow id="158" from="StgValue_157" to="or_ln96" fromId="157" toId="23">
</dataflow>
<dataflow id="159" from="or_ln96" to="zext_ln96_1" fromId="23" toId="24">
</dataflow>
<dataflow id="160" from="stage0_real" to="b_real" fromId="115" toId="25">
</dataflow>
<dataflow id="161" from="StgValue_150" to="b_real" fromId="150" toId="25">
</dataflow>
<dataflow id="162" from="zext_ln96_1" to="b_real" fromId="24" toId="25">
</dataflow>
<dataflow id="163" from="stage0_imag" to="b_imag" fromId="116" toId="26">
</dataflow>
<dataflow id="164" from="StgValue_150" to="b_imag" fromId="150" toId="26">
</dataflow>
<dataflow id="165" from="zext_ln96_1" to="b_imag" fromId="24" toId="26">
</dataflow>
<dataflow id="166" from="a_real" to="ar" fromId="21" toId="27">
</dataflow>
<dataflow id="167" from="a_imag" to="ai" fromId="22" toId="28">
</dataflow>
<dataflow id="168" from="b_real" to="br" fromId="25" toId="29">
</dataflow>
<dataflow id="169" from="b_imag" to="bi" fromId="26" toId="30">
</dataflow>
<dataflow id="170" from="add_ln93" to="store_ln93" fromId="16" toId="31">
</dataflow>
<dataflow id="171" from="block" to="store_ln93" fromId="10" toId="31">
</dataflow>
<dataflow id="172" from="shl_ln" to="or_ln96_1" fromId="19" toId="32">
</dataflow>
<dataflow id="174" from="StgValue_173" to="or_ln96_1" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="or_ln96_1" to="zext_ln96_2" fromId="32" toId="33">
</dataflow>
<dataflow id="176" from="stage0_real" to="c_real" fromId="115" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_150" to="c_real" fromId="150" toId="34">
</dataflow>
<dataflow id="178" from="zext_ln96_2" to="c_real" fromId="33" toId="34">
</dataflow>
<dataflow id="179" from="stage0_imag" to="c_imag" fromId="116" toId="35">
</dataflow>
<dataflow id="180" from="StgValue_150" to="c_imag" fromId="150" toId="35">
</dataflow>
<dataflow id="181" from="zext_ln96_2" to="c_imag" fromId="33" toId="35">
</dataflow>
<dataflow id="182" from="shl_ln" to="or_ln96_2" fromId="19" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_183" to="or_ln96_2" fromId="183" toId="36">
</dataflow>
<dataflow id="185" from="or_ln96_2" to="zext_ln96_3" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="stage0_real" to="d_real" fromId="115" toId="38">
</dataflow>
<dataflow id="187" from="StgValue_150" to="d_real" fromId="150" toId="38">
</dataflow>
<dataflow id="188" from="zext_ln96_3" to="d_real" fromId="37" toId="38">
</dataflow>
<dataflow id="189" from="stage0_imag" to="d_imag" fromId="116" toId="39">
</dataflow>
<dataflow id="190" from="StgValue_150" to="d_imag" fromId="150" toId="39">
</dataflow>
<dataflow id="191" from="zext_ln96_3" to="d_imag" fromId="37" toId="39">
</dataflow>
<dataflow id="192" from="a_real" to="ar" fromId="21" toId="40">
</dataflow>
<dataflow id="193" from="a_imag" to="ai" fromId="22" toId="41">
</dataflow>
<dataflow id="194" from="b_real" to="br" fromId="25" toId="42">
</dataflow>
<dataflow id="195" from="b_imag" to="bi" fromId="26" toId="43">
</dataflow>
<dataflow id="196" from="c_real" to="cr" fromId="34" toId="44">
</dataflow>
<dataflow id="197" from="c_imag" to="ci" fromId="35" toId="45">
</dataflow>
<dataflow id="198" from="d_real" to="dr" fromId="38" toId="46">
</dataflow>
<dataflow id="199" from="d_imag" to="di" fromId="39" toId="47">
</dataflow>
<dataflow id="200" from="c_real" to="cr" fromId="34" toId="48">
</dataflow>
<dataflow id="201" from="c_imag" to="ci" fromId="35" toId="49">
</dataflow>
<dataflow id="202" from="d_real" to="dr" fromId="38" toId="50">
</dataflow>
<dataflow id="203" from="d_imag" to="di" fromId="39" toId="51">
</dataflow>
<dataflow id="204" from="br" to="ar0" fromId="42" toId="52">
</dataflow>
<dataflow id="205" from="ar" to="ar0" fromId="40" toId="52">
</dataflow>
<dataflow id="206" from="bi" to="ai0" fromId="43" toId="53">
</dataflow>
<dataflow id="207" from="ai" to="ai0" fromId="41" toId="53">
</dataflow>
<dataflow id="208" from="ar" to="ar1" fromId="40" toId="54">
</dataflow>
<dataflow id="209" from="br" to="ar1" fromId="42" toId="54">
</dataflow>
<dataflow id="210" from="ai" to="ai1" fromId="41" toId="55">
</dataflow>
<dataflow id="211" from="bi" to="ai1" fromId="43" toId="55">
</dataflow>
<dataflow id="212" from="dr" to="cr0" fromId="50" toId="56">
</dataflow>
<dataflow id="213" from="cr" to="cr0" fromId="48" toId="56">
</dataflow>
<dataflow id="214" from="di" to="ci0" fromId="51" toId="57">
</dataflow>
<dataflow id="215" from="ci" to="ci0" fromId="49" toId="57">
</dataflow>
<dataflow id="216" from="cr" to="cr1" fromId="48" toId="58">
</dataflow>
<dataflow id="217" from="dr" to="cr1" fromId="50" toId="58">
</dataflow>
<dataflow id="218" from="ci" to="ci1" fromId="49" toId="59">
</dataflow>
<dataflow id="219" from="di" to="ci1" fromId="51" toId="59">
</dataflow>
<dataflow id="220" from="cr0" to="add_ln34" fromId="56" toId="60">
</dataflow>
<dataflow id="221" from="ar0" to="add_ln34" fromId="52" toId="60">
</dataflow>
<dataflow id="222" from="add_ln34" to="store_ln34" fromId="60" toId="61">
</dataflow>
<dataflow id="223" from="a_real" to="store_ln34" fromId="21" toId="61">
</dataflow>
<dataflow id="224" from="ci0" to="add_ln34_1" fromId="57" toId="62">
</dataflow>
<dataflow id="225" from="ai0" to="add_ln34_1" fromId="53" toId="62">
</dataflow>
<dataflow id="226" from="add_ln34_1" to="store_ln34" fromId="62" toId="63">
</dataflow>
<dataflow id="227" from="a_imag" to="store_ln34" fromId="22" toId="63">
</dataflow>
<dataflow id="228" from="ci1" to="add_ln35" fromId="59" toId="64">
</dataflow>
<dataflow id="229" from="ar1" to="add_ln35" fromId="54" toId="64">
</dataflow>
<dataflow id="230" from="add_ln35" to="store_ln35" fromId="64" toId="65">
</dataflow>
<dataflow id="231" from="b_real" to="store_ln35" fromId="25" toId="65">
</dataflow>
<dataflow id="232" from="ai1" to="sub_ln35" fromId="55" toId="66">
</dataflow>
<dataflow id="233" from="cr1" to="sub_ln35" fromId="58" toId="66">
</dataflow>
<dataflow id="234" from="sub_ln35" to="store_ln35" fromId="66" toId="67">
</dataflow>
<dataflow id="235" from="b_imag" to="store_ln35" fromId="26" toId="67">
</dataflow>
<dataflow id="236" from="ar0" to="sub_ln36" fromId="52" toId="68">
</dataflow>
<dataflow id="237" from="cr0" to="sub_ln36" fromId="56" toId="68">
</dataflow>
<dataflow id="238" from="ai0" to="sub_ln36_1" fromId="53" toId="69">
</dataflow>
<dataflow id="239" from="ci0" to="sub_ln36_1" fromId="57" toId="69">
</dataflow>
<dataflow id="240" from="ar1" to="sub_ln37" fromId="54" toId="70">
</dataflow>
<dataflow id="241" from="ci1" to="sub_ln37" fromId="59" toId="70">
</dataflow>
<dataflow id="242" from="cr1" to="add_ln37" fromId="58" toId="71">
</dataflow>
<dataflow id="243" from="ai1" to="add_ln37" fromId="55" toId="71">
</dataflow>
<dataflow id="244" from="stage1_real" to="stage1_real_addr" fromId="117" toId="72">
</dataflow>
<dataflow id="245" from="StgValue_150" to="stage1_real_addr" fromId="150" toId="72">
</dataflow>
<dataflow id="246" from="zext_ln96" to="stage1_real_addr" fromId="20" toId="72">
</dataflow>
<dataflow id="247" from="stage1_imag" to="stage1_imag_addr" fromId="118" toId="73">
</dataflow>
<dataflow id="248" from="StgValue_150" to="stage1_imag_addr" fromId="150" toId="73">
</dataflow>
<dataflow id="249" from="zext_ln96" to="stage1_imag_addr" fromId="20" toId="73">
</dataflow>
<dataflow id="250" from="add_ln34" to="store_ln97" fromId="60" toId="74">
</dataflow>
<dataflow id="251" from="stage1_real_addr" to="store_ln97" fromId="72" toId="74">
</dataflow>
<dataflow id="252" from="add_ln34_1" to="store_ln97" fromId="62" toId="75">
</dataflow>
<dataflow id="253" from="stage1_imag_addr" to="store_ln97" fromId="73" toId="75">
</dataflow>
<dataflow id="254" from="stage1_real" to="stage1_real_addr_1" fromId="117" toId="76">
</dataflow>
<dataflow id="255" from="StgValue_150" to="stage1_real_addr_1" fromId="150" toId="76">
</dataflow>
<dataflow id="256" from="zext_ln96_1" to="stage1_real_addr_1" fromId="24" toId="76">
</dataflow>
<dataflow id="257" from="stage1_imag" to="stage1_imag_addr_1" fromId="118" toId="77">
</dataflow>
<dataflow id="258" from="StgValue_150" to="stage1_imag_addr_1" fromId="150" toId="77">
</dataflow>
<dataflow id="259" from="zext_ln96_1" to="stage1_imag_addr_1" fromId="24" toId="77">
</dataflow>
<dataflow id="260" from="add_ln35" to="store_ln98" fromId="64" toId="78">
</dataflow>
<dataflow id="261" from="stage1_real_addr_1" to="store_ln98" fromId="76" toId="78">
</dataflow>
<dataflow id="262" from="sub_ln35" to="store_ln98" fromId="66" toId="79">
</dataflow>
<dataflow id="263" from="stage1_imag_addr_1" to="store_ln98" fromId="77" toId="79">
</dataflow>
<dataflow id="264" from="stage1_real" to="stage1_real_addr_2" fromId="117" toId="80">
</dataflow>
<dataflow id="265" from="StgValue_150" to="stage1_real_addr_2" fromId="150" toId="80">
</dataflow>
<dataflow id="266" from="zext_ln96_2" to="stage1_real_addr_2" fromId="33" toId="80">
</dataflow>
<dataflow id="267" from="stage1_imag" to="stage1_imag_addr_2" fromId="118" toId="81">
</dataflow>
<dataflow id="268" from="StgValue_150" to="stage1_imag_addr_2" fromId="150" toId="81">
</dataflow>
<dataflow id="269" from="zext_ln96_2" to="stage1_imag_addr_2" fromId="33" toId="81">
</dataflow>
<dataflow id="270" from="sub_ln36" to="store_ln99" fromId="68" toId="82">
</dataflow>
<dataflow id="271" from="stage1_real_addr_2" to="store_ln99" fromId="80" toId="82">
</dataflow>
<dataflow id="272" from="sub_ln36_1" to="store_ln99" fromId="69" toId="83">
</dataflow>
<dataflow id="273" from="stage1_imag_addr_2" to="store_ln99" fromId="81" toId="83">
</dataflow>
<dataflow id="274" from="stage1_real" to="stage1_real_addr_3" fromId="117" toId="84">
</dataflow>
<dataflow id="275" from="StgValue_150" to="stage1_real_addr_3" fromId="150" toId="84">
</dataflow>
<dataflow id="276" from="zext_ln96_3" to="stage1_real_addr_3" fromId="37" toId="84">
</dataflow>
<dataflow id="277" from="stage1_imag" to="stage1_imag_addr_3" fromId="118" toId="85">
</dataflow>
<dataflow id="278" from="StgValue_150" to="stage1_imag_addr_3" fromId="150" toId="85">
</dataflow>
<dataflow id="279" from="zext_ln96_3" to="stage1_imag_addr_3" fromId="37" toId="85">
</dataflow>
<dataflow id="280" from="sub_ln37" to="store_ln100" fromId="70" toId="86">
</dataflow>
<dataflow id="281" from="stage1_real_addr_3" to="store_ln100" fromId="84" toId="86">
</dataflow>
<dataflow id="282" from="add_ln37" to="store_ln100" fromId="71" toId="87">
</dataflow>
<dataflow id="283" from="stage1_imag_addr_3" to="store_ln100" fromId="85" toId="87">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln93" fromId="284" toId="88">
</dataflow>
<dataflow id="287" from="StgValue_286" to="speclooptripcount_ln93" fromId="286" toId="88">
</dataflow>
<dataflow id="288" from="StgValue_286" to="speclooptripcount_ln93" fromId="286" toId="88">
</dataflow>
<dataflow id="289" from="StgValue_286" to="speclooptripcount_ln93" fromId="286" toId="88">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopName" to="specloopname_ln93" fromId="290" toId="89">
</dataflow>
<dataflow id="293" from="empty_6" to="specloopname_ln93" fromId="292" toId="89">
</dataflow>
<dataflow id="294" from="sub_ln36" to="store_ln36" fromId="68" toId="90">
</dataflow>
<dataflow id="295" from="c_real" to="store_ln36" fromId="34" toId="90">
</dataflow>
<dataflow id="296" from="sub_ln36_1" to="store_ln36" fromId="69" toId="91">
</dataflow>
<dataflow id="297" from="c_imag" to="store_ln36" fromId="35" toId="91">
</dataflow>
<dataflow id="298" from="sub_ln37" to="store_ln37" fromId="70" toId="92">
</dataflow>
<dataflow id="299" from="d_real" to="store_ln37" fromId="38" toId="92">
</dataflow>
<dataflow id="300" from="add_ln37" to="store_ln37" fromId="71" toId="93">
</dataflow>
<dataflow id="301" from="d_imag" to="store_ln37" fromId="39" toId="93">
</dataflow>
<dataflow id="302" from="icmp_ln93" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="303" from="icmp_ln93" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="304" from="icmp_ln93" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="305" from="icmp_ln93" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
