# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/cordic_0/cordic_0_sim_netlist.v" \

sv xil_defaultlib  \
"../../../../../../src/FIR_Filter.sv" \
"../../../../../../src/FIR_Filter_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
