Running: /home/vanshita/Downloads/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file_tb_isim_beh.exe -prj /home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file_tb_beh.prj work.register_file_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file.v" into library work
Analyzing Verilog file "/home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file_tb.v" into library work
Analyzing Verilog file "/home/vanshita/Downloads/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82948 KB
Fuse CPU Usage: 1050 ms
Compiling module register_file
Compiling module register_file_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/vanshita/COA-Laboratory-CS39001/Assn-7/register_file_tb_isim_beh.exe
Fuse Memory Usage: 643144 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 360 ms
