

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Fri Sep 16 06:03:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24273|    24273|  80.902 us|  80.902 us|  24273|  24273|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1         |    24272|    24272|      6068|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2        |     6066|     6066|      1011|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3      |      912|      912|       114|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4    |      112|      112|         7|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5  |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7      |       96|       96|         6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_8    |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      152|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      326|     -|
|Register             |        -|      -|      486|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      614|      607|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total        |                                                   |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11375_fu_592_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln691_1011_fu_421_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1012_fu_433_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1013_fu_564_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1014_fu_582_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_1015_fu_457_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1016_fu_493_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_409_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln878_fu_499_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1047_fu_427_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1048_fu_439_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1049_fu_576_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1050_fu_487_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1051_fu_602_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_415_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 152|          56|          44|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_data_split_V_0_5_phi_fu_309_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_1_5_phi_fu_291_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_2_5_phi_fu_273_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_3_5_phi_fu_255_p8       |  14|          3|   32|         96|
    |ap_phi_mux_v1_V_phi_fu_326_p8                   |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_1097_phi_fu_358_p8              |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_1098_phi_fu_342_p8              |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_phi_fu_374_p8                   |  14|          3|   32|         96|
    |c0_V_reg_151                                    |   9|          2|    3|          6|
    |c1_V_reg_162                                    |   9|          2|    3|          6|
    |c5_V_reg_387                                    |   9|          2|    5|         10|
    |c6_V_reg_398                                    |   9|          2|    2|          4|
    |c7_V_reg_173                                    |   9|          2|    4|          8|
    |c8_V_reg_184                                    |   9|          2|    5|         10|
    |data_split_V_0_4_reg_222                        |   9|          2|   32|         64|
    |data_split_V_1_4_reg_213                        |   9|          2|   32|         64|
    |data_split_V_2_4_reg_204                        |   9|          2|   32|         64|
    |data_split_V_3_4_reg_195                        |   9|          2|   32|         64|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_3_1_x0148_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_231                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_242                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 326|         69|  546|       1367|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln691_1011_reg_640    |    3|   0|    3|          0|
    |add_ln691_1012_reg_648    |    4|   0|    4|          0|
    |add_ln691_1013_reg_719    |    5|   0|    5|          0|
    |add_ln691_1014_reg_732    |    2|   0|    2|          0|
    |add_ln691_1015_reg_665    |    5|   0|    5|          0|
    |add_ln691_reg_632         |    3|   0|    3|          0|
    |ap_CS_fsm                 |   10|   0|   10|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |c0_V_reg_151              |    3|   0|    3|          0|
    |c1_V_reg_162              |    3|   0|    3|          0|
    |c5_V_reg_387              |    5|   0|    5|          0|
    |c6_V_reg_398              |    2|   0|    2|          0|
    |c7_V_reg_173              |    4|   0|    4|          0|
    |c8_V_reg_184              |    5|   0|    5|          0|
    |data_split_V_0_4_reg_222  |   32|   0|   32|          0|
    |data_split_V_0_reg_690    |   32|   0|   32|          0|
    |data_split_V_1_4_reg_213  |   32|   0|   32|          0|
    |data_split_V_2_4_reg_204  |   32|   0|   32|          0|
    |data_split_V_3_4_reg_195  |   32|   0|   32|          0|
    |empty_reg_661             |    2|   0|    2|          0|
    |local_D_V_addr_reg_682    |    5|   0|    5|          0|
    |n_V_reg_231               |    3|   0|    3|          0|
    |p_Repl2_1391_fu_102       |   32|   0|   32|          0|
    |p_Repl2_1392_fu_106       |   32|   0|   32|          0|
    |p_Repl2_1393_fu_110       |   32|   0|   32|          0|
    |p_Repl2_s_fu_98           |   32|   0|   32|          0|
    |p_Val2_s_reg_242          |  128|   0|  128|          0|
    |shl_ln890_reg_724         |    4|   0|    5|          1|
    |tmp_reg_656               |    1|   0|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  486|   0|  487|          1|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_PE_3_1_x0148_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

