/* 
 * Copyright (c) 2017, Intel Corporation.
 * Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack 
 * words and logos are trademarks of Intel Corporation or its subsidiaries 
 * in the U.S. and/or other countries. Other marks and brands may be 
 * claimed as the property of others.   See Trademarks on intel.com for 
 * full list of Intel trademarks or the Trademarks & Brands Names Database 
 * (if Intel) or See www.Intel.com/legal (if Altera).
 * All rights reserved
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * BSD 3-Clause license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 *      - Neither Intel nor the names of its contributors may be 
 *        used to endorse or promote products derived from this 
 *        software without specific prior written permission.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

////////////////////////////////////////////////////////////
//                                                        //
// hw_pcie_constants.h                                    //
// Constants to keep in sync with the HW board design     //
//                                                        //
// Note: This file *MUST* be kept in sync with any        //
//       changes to the HW board design!                  //
//                                                        //
////////////////////////////////////////////////////////////

#ifndef HW_PCIE_CONSTANTS_H
#define HW_PCIE_CONSTANTS_H


/***************************************************************/
/********************* Branding/Naming the BSP *****************/
/***************************************************************/

// Branding/Naming the BSP
#define ACL_BOARD_PKG_NAME                          "a10_vfpga"
#define ACL_VENDOR_NAME                             "Intel(R) Corporation"
#define ACL_BOARD_NAME                              "Arria 10 vFPGA Platform"
#define ACL_NUM_PARTITIONS			    4

/***************************************************************/
/******************* PCI ID values (VID,DID,etc.) **************/
/***************************************************************/

// Required PCI ID's - DO NOT MODIFY 
#define ACL_PCI_INTELFPGA_VENDOR_ID              0x1172
#define ACL_PCI_CLASSCODE                   0x120001

// PCI SubSystem ID's - MUST be customized by BSP
//     - Must also match the HW string in acl_boards*.inf
#define ACL_PCI_SUBSYSTEM_VENDOR_ID           0x1172
#define ACL_PCI_SUBSYSTEM_DEVICE_ID           0xa151
#define ACL_PCI_REVISION                           1

// PCI Capability
#define ACL_LINK_WIDTH                             8

/***************************************************************/
/*************** Address/Word/Bit Maps used by the HW **********/
/***************************************************************/

// Number of Base Address Registers in the PCIe core
#define ACL_PCI_NUM_BARS 5

// Host Control BAR used for security check in driver
// All accesses from MMD can only go to BAR 4
#define ACL_HOST_CTRL_BAR                          4
 
// Global memory
#define ACL_PCI_GLOBAL_MEM_BAR                     4

// PCIe control register addresses
#define ACL_PCI_CRA_BAR                            4
#define ACL_PCI_CRA_OFFSET                         0
#define ACL_PCI_CRA_SIZE                      0x4000

// Kernel control/status register addresses
#define ACL_KERNEL_CSR_BAR                         4
#define ACL_KERNEL_CSR_OFFSET                 0x4000 
//eyoh
// ACL_KERNEL_CSR_PARTITION_SIZE is the size of register address space which is equally allocated to each pratitions
// you can access CSR address of the i-th partition as follow
// ACL_KERNEL_CSR_BAR + ACL_KERNEL_CSR_OFFSET + i*ACL_KERNEL_CSR_PARTITION_SIZE
#define ACL_KERNEL_CSR_PARTITION_SIZE	     0x4000


// Freeze control/status register addresses
#define ACL_FREEZE_CSR_BAR			  4
#define ACL_FREEZE_CSR_OFFSET		    0x2c000
#define ACL_FREEZE_CSR_PARTITION_SIZE	    0x00004

// PCIE DMA Controller Registers on BAR0 (Hidden from QSYS)
#define ACL_PCIE_DMA_INTERNAL_BAR                  0
#define ACL_PCIE_DMA_INTERNAL_CTR_BASE        0x0000

#define ACL_PCIE_DMA_RC_RD_DESC_BASE_LOW      0x0000
#define ACL_PCIE_DMA_RC_RD_DESC_BASE_HIGH     0x0004
#define ACL_PCIE_DMA_EP_RD_FIFO_BASE_LOW      0x0008
#define ACL_PCIE_DMA_EP_RD_FIFO_BASE_HIGH     0x000C
#define ACL_PCIE_DMA_RD_LAST_PTR              0x0010
#define ACL_PCIE_DMA_RD_TABLE_SIZE            0x0014
#define ACL_PCIE_DMA_RD_CONTROL               0x0018
#define ACL_PCIE_DMA_RD_INT_CONTROL           0x001C

#define ACL_PCIE_DMA_RC_WR_DESC_BASE_LOW      0x0100
#define ACL_PCIE_DMA_RC_WR_DESC_BASE_HIGH     0x0104
#define ACL_PCIE_DMA_EP_WR_FIFO_BASE_LOW      0x0108
#define ACL_PCIE_DMA_EP_WR_FIFO_BASE_HIGH     0x010C
#define ACL_PCIE_DMA_WR_LAST_PTR              0x0110
#define ACL_PCIE_DMA_WR_TABLE_SIZE            0x0114
#define ACL_PCIE_DMA_WR_CONTROL               0x0118
#define ACL_PCIE_DMA_WR_INT_CONTROL           0x011C
#define ACL_PCIE_DMA_RD_FIFO_BASE 0x00007fffffff0000
#define ACL_PCIE_DMA_WR_FIFO_BASE 0x00007fffffff2000
#define ACL_PCIE_DMA_DISABLE_INT                   0
#define ACL_PCIE_DMA_ENABLE_INT               0xFFFF

// PCIE descriptor offsets
// Location of FIFO on qsys address where descriptor table is stored
// Same space as memory. Memory starts at 0.
#define ACL_PCIE_DMA_ONCHIP_RD_FIFO_BASE_LO   0xffff0000
#define ACL_PCIE_DMA_ONCHIP_RD_FIFO_BASE_HI   0x00007fff
#define ACL_PCIE_DMA_ONCHIP_WR_FIFO_BASE_LO   0xffff2000
#define ACL_PCIE_DMA_ONCHIP_WR_FIFO_BASE_HI   0x00007fff

#define ACL_PCIE_DMA_TABLE_SIZE                  128

// DMA controller current descriptor ID
#define ACL_PCIE_DMA_RESET_ID                   0xFF

// Avalon Tx port address as seen by the DMA read/write masters
#define ACL_PCIE_TX_PORT               0x2000000000ll

// Global memory window slave address.  The host has different "view" of global
// memory: it sees only 512megs segments of memory at a time for non-DMA xfers
#define ACL_PCIE_MEMWINDOW_BAR                     4 
#define ACL_PCIE_MEMWINDOW_CRA               0x0c870 
#define ACL_PCIE_MEMWINDOW_BASE              0x10000 
#define ACL_PCIE_MEMWINDOW_SIZE              0x10000 

// PCI express control-register offsets
#define PCIE_CRA_IRQ_STATUS                   0xcf90
#define PCIE_CRA_IRQ_ENABLE                   0xcfa0
#define PCIE_CRA_ADDR_TRANS                   0x1000

// IRQ vector mappings (as seen by the PCIe RxIRQ port)
#define ACL_PCIE_KERNEL_IRQ_VEC                    0

// PLL related
#define USE_KERNELPLL_RECONFIG                     1 
#define ACL_PCIE_KERNELPLL_RECONFIG_BAR            4
#define ACL_PCIE_KERNELPLL_RECONFIG_OFFSET   0x0b000

// DMA descriptor control bits
#define DMA_ALIGNMENT_BYTES                       64
#define DMA_ALIGNMENT_BYTE_MASK                     (DMA_ALIGNMENT_BYTES-1)

// Temperature sensor presence and base address macros
#define ACL_PCIE_HAS_TEMP_SENSOR                   1
#define ACL_PCIE_TEMP_SENSOR_ADDRESS          0xcff0

// Version ID and Uniphy Status
#define ACL_VERSIONID_BAR                          4
#define ACL_VERSIONID_OFFSET                  0xcfc0
#define ACL_VERSIONID                     0xA0C7C1E6
// Current ACL_VERSIONID is backwards compatible with ACL_VERSIONID_COMPATIBLE
#define ACL_VERSIONID_COMPATIBLE_171b	  0xA0C7C1E5
#define ACL_VERSIONID_COMPATIBLE_171a     0xA0C7C1E4
#define ACL_VERSIONID_COMPATIBLE_170      0xA0C7C1E3
#define ACL_VERSIONID_COMPATIBLE_161      0xA0C7C1E2

// Uniphy Status - used to confirm controller is calibrated
#define ACL_UNIPHYRESET_BAR                        4
#define ACL_UNIPHYRESET_OFFSET                0xcfd0
#define ACL_UNIPHYSTATUS_BAR                       4
#define ACL_UNIPHYSTATUS_OFFSET               0xcfe0

// Partial reconfiguration IP	
#define ACL_PRCONTROLLER_BAR                       4
#define ACL_PRCONTROLLER_OFFSET               0xcf00

// Base revision PR ID
#define ACL_PRBASEID_BAR                           4
#define ACL_PRBASEID_OFFSET                   0xcf80

// Quartus Compile Version
#define ACL_QUARTUSVER_BAR                         4
#define ACL_QUARTUSVER_OFFSET                 0xd000
#define ACL_QUARTUSVER_ROM_SIZE                   32

// CADEID hardware added in ACL_VERSIONID 0xA0C7C1E3
// Cade ID for USB auto detect
#define ACL_CADEID_BAR                             4
#define ACL_CADEID_OFFSET                     0xcf70

// Host Channel Version ID
#define ACL_HOSTCH_VERSION_BAR                     4
#define ACL_HOSTCH_VERSION_OFFSET             0xd100
// valid Host Channel Versions
#define ACL_HOSTCH_TWO_CHANNELS              0xa10c1
#define ACL_HOSTCH_ZERO_CHANNELS             0xa10c0

// Handy macros
#define ACL_PCIE_READ_BIT( w, b ) (((w) >> (b)) & 1)
#define ACL_PCIE_READ_BIT_RANGE( w, h, l ) (((w) >> (l)) & ((1 << ((h) - (l) + 1)) - 1))
#define ACL_PCIE_SET_BIT( w, b ) ((w) |= (1 << (b)))
#define ACL_PCIE_CLEAR_BIT( w, b ) ((w) &= (~(1 << (b))))
#define ACL_PCIE_GET_BIT( b ) (unsigned) (1 << (b))

#endif // HW_PCIE_CONSTANTS_H
