#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 10 20:58:13 2023
# Process ID: 12156
# Current directory: C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10096 C:\Users\manis\Desktop\Verilog\Behavioral_Modeling\ringcounter\ringcounter.xpr
# Log file: C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/vivado.log
# Journal file: C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2018/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 800.617 ; gain = 147.750
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ringcounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ringcounter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sources_1/new/ringcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30125641da404697b66aba7b37aafad5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ringcounter_behav xil_defaultlib.ringcounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ringcounter
Compiling module xil_defaultlib.glbl
Built simulation snapshot ringcounter_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim/xsim.dir/ringcounter_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 53.926 ; gain = 0.922
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 10 22:14:46 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 841.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ringcounter_behav -key {Behavioral:sim_1:Functional:ringcounter} -tclbatch {ringcounter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ringcounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ringcounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 841.586 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ringcounter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 945.355 ; gain = 103.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringcounter' [C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sources_1/new/ringcounter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ringcounter' (1#1) [C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sources_1/new/ringcounter.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.102 ; gain = 158.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.102 ; gain = 158.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.102 ; gain = 158.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1316.418 ; gain = 474.832
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1316.418 ; gain = 474.832
file mkdir C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sim_1/new/ringcounter_tb.v w ]
add_files -fileset sim_1 C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sim_1/new/ringcounter_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ringcounter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ringcounter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sim_1/new/ringcounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30125641da404697b66aba7b37aafad5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ringcounter_tb_behav xil_defaultlib.ringcounter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ringcounter
Compiling module xil_defaultlib.ringcounter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ringcounter_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim/xsim.dir/ringcounter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 10 22:24:20 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ringcounter_tb_behav -key {Behavioral:sim_1:Functional:ringcounter_tb} -tclbatch {ringcounter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ringcounter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time, 	 clk,	 clr, 	 q
0, 	 x, 	 0, 	 xxxx
50, 	 1, 	 1, 	 1000
100, 	 0, 	 1, 	 1000
150, 	 1, 	 0, 	 0100
200, 	 0, 	 0, 	 0100
250, 	 1, 	 0, 	 0010
300, 	 0, 	 0, 	 0010
350, 	 1, 	 0, 	 0001
400, 	 0, 	 0, 	 0001
450, 	 1, 	 0, 	 1000
500, 	 0, 	 0, 	 1000
550, 	 1, 	 0, 	 0100
600, 	 0, 	 0, 	 0100
650, 	 1, 	 0, 	 0010
700, 	 0, 	 0, 	 0010
750, 	 1, 	 0, 	 0001
800, 	 0, 	 0, 	 0001
850, 	 1, 	 0, 	 1000
900, 	 0, 	 0, 	 1000
950, 	 1, 	 0, 	 0100
1000, 	 0, 	 0, 	 0100
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.883 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ringcounter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.883 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.414 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ringcounter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [SIM-utils-19] Failed to change file permissions to executable (C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim/compile.bat): couldn't create error file for command: permission denied
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ringcounter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sources_1/new/ringcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.srcs/sim_1/new/ringcounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30125641da404697b66aba7b37aafad5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ringcounter_tb_behav xil_defaultlib.ringcounter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ringcounter
Compiling module xil_defaultlib.ringcounter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ringcounter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/ringcounter/ringcounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ringcounter_tb_behav -key {Behavioral:sim_1:Functional:ringcounter_tb} -tclbatch {ringcounter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ringcounter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time,	 clk,	 clr,	 q
0,	 x,	 0,	 xxxx
50,	 1,	 1,	 1000
100,	 0,	 1,	 1000
150,	 1,	 0,	 0100
200,	 0,	 0,	 0100
250,	 1,	 0,	 0010
300,	 0,	 0,	 0010
350,	 1,	 0,	 0001
400,	 0,	 0,	 0001
450,	 1,	 0,	 1000
500,	 0,	 0,	 1000
550,	 1,	 0,	 0100
600,	 0,	 0,	 0100
650,	 1,	 0,	 0010
700,	 0,	 0,	 0010
750,	 1,	 0,	 0001
800,	 0,	 0,	 0001
850,	 1,	 0,	 1000
900,	 0,	 0,	 1000
950,	 1,	 0,	 0100
1000,	 0,	 0,	 0100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ringcounter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1351.414 ; gain = 0.000
run 2000 ns
1050,	 1,	 0,	 0010
1100,	 0,	 0,	 0010
1150,	 1,	 0,	 0001
1200,	 0,	 0,	 0001
1250,	 1,	 0,	 1000
1300,	 0,	 0,	 1000
1350,	 1,	 0,	 0100
1400,	 0,	 0,	 0100
1450,	 1,	 0,	 0010
1500,	 0,	 0,	 0010
1550,	 1,	 0,	 0001
1600,	 0,	 0,	 0001
1650,	 1,	 0,	 1000
1700,	 0,	 0,	 1000
1750,	 1,	 0,	 0100
1800,	 0,	 0,	 0100
1850,	 1,	 0,	 0010
1900,	 0,	 0,	 0010
1950,	 1,	 0,	 0001
2000,	 0,	 0,	 0001
2050,	 1,	 0,	 1000
2100,	 0,	 0,	 1000
2150,	 1,	 0,	 0100
2200,	 0,	 0,	 0100
2250,	 1,	 0,	 0010
2300,	 0,	 0,	 0010
2350,	 1,	 0,	 0001
2400,	 0,	 0,	 0001
2450,	 1,	 0,	 1000
2500,	 0,	 0,	 1000
2550,	 1,	 0,	 0100
2600,	 0,	 0,	 0100
2650,	 1,	 0,	 0010
2700,	 0,	 0,	 0010
2750,	 1,	 0,	 0001
2800,	 0,	 0,	 0001
2850,	 1,	 0,	 1000
2900,	 0,	 0,	 1000
2950,	 1,	 0,	 0100
3000,	 0,	 0,	 0100
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1351.414 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 22:33:42 2023...
