{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2006.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.03"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "53", "@dc": "53", "@oc": "53", "@id": "40547737", "text": ":facetid:toc:db/conf/fpga/fpga2006.bht"}}, "hits": {"@total": "53", "@computed": "53", "@sent": "53", "@first": "0", "hit": [{"@score": "1", "@id": "5348282", "info": {"authors": {"author": [{"@pid": "13/471", "text": "Vikas Aggarwal"}, {"@pid": "g/AlanDGeorge", "text": "Alan D. George"}, {"@pid": "81/2568", "text": "K. Clint Slatton"}]}, "title": "Reconfigurable computing with multiscale data fusion for remote sensing.", "venue": "FPGA", "pages": "235", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AggarwalGS06", "doi": "10.1145/1117201.1117261", "ee": "https://doi.org/10.1145/1117201.1117261", "url": "https://dblp.org/rec/conf/fpga/AggarwalGS06"}, "url": "URL#5348282"}, {"@score": "1", "@id": "5348283", "info": {"authors": {"author": [{"@pid": "04/1556", "text": "Lilian Atieno"}, {"@pid": "43/32", "text": "Jonathan Allen"}, {"@pid": "77/910", "text": "Dennis Goeckel"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "An adaptive Reed-Solomon errors-and-erasures decoder.", "venue": "FPGA", "pages": "150-158", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AtienoAGT06", "doi": "10.1145/1117201.1117224", "ee": "https://doi.org/10.1145/1117201.1117224", "url": "https://dblp.org/rec/conf/fpga/AtienoAGT06"}, "url": "URL#5348283"}, {"@score": "1", "@id": "5348284", "info": {"authors": {"author": [{"@pid": "61/6326", "text": "Michael J. Beauchamp"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}, {"@pid": "52/5042", "text": "Keith D. Underwood"}, {"@pid": "49/4419", "text": "K. Scott Hemmert"}]}, "title": "Embedded floating-point units in FPGAs.", "venue": "FPGA", "pages": "12-20", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BeauchampHUH06", "doi": "10.1145/1117201.1117204", "ee": "https://doi.org/10.1145/1117201.1117204", "url": "https://dblp.org/rec/conf/fpga/BeauchampHUH06"}, "url": "URL#5348284"}, {"@score": "1", "@id": "5348285", "info": {"authors": {"author": [{"@pid": "46/2743", "text": "Nicolas Bruchon"}, {"@pid": "64/6964", "text": "Lionel Torres"}, {"@pid": "88/5014", "text": "Gilles Sassatelli"}, {"@pid": "75/5654", "text": "Gaston Cambon"}]}, "title": "Magnetic tunnelling junction based FPGA.", "venue": "FPGA", "pages": "123-130", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BruchonTSC06", "doi": "10.1145/1117201.1117220", "ee": "https://doi.org/10.1145/1117201.1117220", "url": "https://dblp.org/rec/conf/fpga/BruchonTSC06"}, "url": "URL#5348285"}, {"@score": "1", "@id": "5348286", "info": {"authors": {"author": [{"@pid": "67/5395", "text": "Nicola Campregher"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "04/2845", "text": "Milan Vasilko"}]}, "title": "Yield enhancements of design-specific FPGAs.", "venue": "FPGA", "pages": "93-100", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CampregherCCV06", "doi": "10.1145/1117201.1117215", "ee": "https://doi.org/10.1145/1117201.1117215", "url": "https://dblp.org/rec/conf/fpga/CampregherCCV06"}, "url": "URL#5348286"}, {"@score": "1", "@id": "5348287", "info": {"authors": {"author": [{"@pid": "84/811", "text": "Young H. Cho"}, {"@pid": "61/5054", "text": "James Moscola"}, {"@pid": "31/1714", "text": "John W. Lockwood"}]}, "title": "Context-free-grammar based token tagger in reconfigurable devices.", "venue": "FPGA", "pages": "237", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChoML06", "doi": "10.1145/1117201.1117265", "ee": "https://doi.org/10.1145/1117201.1117265", "url": "https://dblp.org/rec/conf/fpga/ChoML06"}, "url": "URL#5348287"}, {"@score": "1", "@id": "5348288", "info": {"authors": {"author": [{"@pid": "55/1319", "text": "Jike Chong"}, {"@pid": "50/6646", "text": "Chidamber Kulkarni"}, {"@pid": "66/5719", "text": "Gordon J. Brebner"}]}, "title": "Building a flexible and scalable DRAM interface for networking applications on FPGAs.", "venue": "FPGA", "pages": "233", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChongKB06", "doi": "10.1145/1117201.1117258", "ee": "https://doi.org/10.1145/1117201.1117258", "url": "https://dblp.org/rec/conf/fpga/ChongKB06"}, "url": "URL#5348288"}, {"@score": "1", "@id": "5348289", "info": {"authors": {"author": [{"@pid": "94/6634", "text": "Christopher R. Clark"}, {"@pid": "94/2441", "text": "David E. Schimmel"}]}, "title": "Modeling the data-dependent performance of pattern-matching architectures.", "venue": "FPGA", "pages": "73-82", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ClarkS06", "doi": "10.1145/1117201.1117212", "ee": "https://doi.org/10.1145/1117201.1117212", "url": "https://dblp.org/rec/conf/fpga/ClarkS06"}, "url": "URL#5348289"}, {"@score": "1", "@id": "5348290", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "27/566", "text": "Kirill Minkovich"}]}, "title": "Optimality study of logic synthesis for LUT-based FPGAs.", "venue": "FPGA", "pages": "33-40", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongM06", "doi": "10.1145/1117201.1117207", "ee": "https://doi.org/10.1145/1117201.1117207", "url": "https://dblp.org/rec/conf/fpga/CongM06"}, "url": "URL#5348290"}, {"@score": "1", "@id": "5348291", "info": {"authors": {"author": [{"@pid": "31/6349", "text": "Nathaniel Couture"}, {"@pid": "k/KennethBKent", "text": "Kenneth B. Kent"}]}, "title": "Periodic licensing of FPGA based intellectual property.", "venue": "FPGA", "pages": "234", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CoutureK06", "doi": "10.1145/1117201.1117259", "ee": "https://doi.org/10.1145/1117201.1117259", "url": "https://dblp.org/rec/conf/fpga/CoutureK06"}, "url": "URL#5348291"}, {"@score": "1", "@id": "5348292", "info": {"authors": {"author": [{"@pid": "66/786", "text": "Kenneth Eguro"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Armada: timing-driven pipeline-aware routing for FPGAs.", "venue": "FPGA", "pages": "169-178", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EguroH06", "doi": "10.1145/1117201.1117227", "ee": "https://doi.org/10.1145/1117201.1117227", "url": "https://dblp.org/rec/conf/fpga/EguroH06"}, "url": "URL#5348292"}, {"@score": "1", "@id": "5348293", "info": {"authors": {"author": [{"@pid": "39/2826", "text": "Wenyi Feng"}, {"@pid": "45/4481", "text": "Jonathan W. Greene"}]}, "title": "Post-placement interconnect entropy.", "venue": "FPGA", "pages": "227", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FengG06", "doi": "10.1145/1117201.1117242", "ee": "https://doi.org/10.1145/1117201.1117242", "url": "https://dblp.org/rec/conf/fpga/FengG06"}, "url": "URL#5348293"}, {"@score": "1", "@id": "5348294", "info": {"authors": {"author": [{"@pid": "77/5715", "text": "Michael P. Gilroy"}, {"@pid": "27/1377-1", "text": "James Irvine 0001"}, {"@pid": "04/1968", "text": "William Berrie"}]}, "title": "FPGA based RAID 6 hardware accelerator.", "venue": "FPGA", "pages": "232", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GilroyIB06", "doi": "10.1145/1117201.1117254", "ee": "https://doi.org/10.1145/1117201.1117254", "url": "https://dblp.org/rec/conf/fpga/GilroyIB06"}, "url": "URL#5348294"}, {"@score": "1", "@id": "5348295", "info": {"authors": {"author": [{"@pid": "67/4306", "text": "Youngsun Han"}, {"@pid": "16/6422", "text": "Seokjoong Hwang"}, {"@pid": "83/2800", "text": "Seon Wook Kim"}]}, "title": "Jaguar: a compiler infrastructure for Java reconfigurable computing.", "venue": "FPGA", "pages": "228", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HanHK06", "doi": "10.1145/1117201.1117246", "ee": "https://doi.org/10.1145/1117201.1117246", "url": "https://dblp.org/rec/conf/fpga/HanHK06"}, "url": "URL#5348295"}, {"@score": "1", "@id": "5348296", "info": {"authors": {"author": [{"@pid": "39/4166", "text": "Masakazu Hioki"}, {"@pid": "20/1990", "text": "Takashi Kawanami"}, {"@pid": "55/1827", "text": "Toshiyuki Tsutsumi"}, {"@pid": "39/1722", "text": "Tadashi Nakagawa"}, {"@pid": "68/5718", "text": "Toshihiro Sekigawa"}, {"@pid": "47/4728", "text": "Hanpei Koike"}]}, "title": "Evaluation of granularity on threshold voltage control in flex power FPGA.", "venue": "FPGA", "pages": "223", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HiokiKTNSK06", "doi": "10.1145/1117201.1117235", "ee": "https://doi.org/10.1145/1117201.1117235", "url": "https://dblp.org/rec/conf/fpga/HiokiKTNSK06"}, "url": "URL#5348296"}, {"@score": "1", "@id": "5348297", "info": {"authors": {"author": [{"@pid": "65/2804", "text": "Mark Holland"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Improving performance and robustness of domain-specific CPLDs.", "venue": "FPGA", "pages": "50-59", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HollandH06", "doi": "10.1145/1117201.1117209", "ee": "https://doi.org/10.1145/1117201.1117209", "url": "https://dblp.org/rec/conf/fpga/HollandH06"}, "url": "URL#5348297"}, {"@score": "1", "@id": "5348298", "info": {"authors": {"author": [{"@pid": "23/2431", "text": "Jumnit Hong"}, {"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "35/5292", "text": "Shih-Lien Lu"}]}, "title": "Design, implementation, and verification of active cache emulator (ACE).", "venue": "FPGA", "pages": "63-72", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HongNL06", "doi": "10.1145/1117201.1117211", "ee": "https://doi.org/10.1145/1117201.1117211", "url": "https://dblp.org/rec/conf/fpga/HongNL06"}, "url": "URL#5348298"}, {"@score": "1", "@id": "5348299", "info": {"authors": {"author": [{"@pid": "37/3587", "text": "Masaki Kobata"}, {"@pid": "85/2316", "text": "Masahiro Iida"}, {"@pid": "63/4349", "text": "Toshinori Sueyoshi"}]}, "title": "Effective clustering technique to optimize routability of outer cluster nets.", "venue": "FPGA", "pages": "229", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KobataIS06", "doi": "10.1145/1117201.1117247", "ee": "https://doi.org/10.1145/1117201.1117247", "url": "https://dblp.org/rec/conf/fpga/KobataIS06"}, "url": "URL#5348299"}, {"@score": "1", "@id": "5348300", "info": {"authors": {"author": [{"@pid": "83/3075", "text": "Ian Kuon"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Measuring the gap between FPGAs and ASICs.", "venue": "FPGA", "pages": "21-30", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KuonR06", "doi": "10.1145/1117201.1117205", "ee": "https://doi.org/10.1145/1117201.1117205", "url": "https://dblp.org/rec/conf/fpga/KuonR06"}, "url": "URL#5348300"}, {"@score": "1", "@id": "5348301", "info": {"authors": {"author": [{"@pid": "98/1604", "text": "Julien Lamoureux"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "FPGA clock network architecture: flexibility vs. area and power.", "venue": "FPGA", "pages": "101-108", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LamoureuxW06", "doi": "10.1145/1117201.1117216", "ee": "https://doi.org/10.1145/1117201.1117216", "url": "https://dblp.org/rec/conf/fpga/LamoureuxW06"}, "url": "URL#5348301"}, {"@score": "1", "@id": "5348302", "info": {"authors": {"author": [{"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "g/AbbasElGamal", "text": "Abbas El Gamal"}, {"@pid": "79/5056", "text": "Yi-Chang Lu"}, {"@pid": "72/6672", "text": "S. Simon Wong"}]}, "title": "Performance benefits of monolithically stacked 3D-FPGA.", "venue": "FPGA", "pages": "113-122", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinGLW06", "doi": "10.1145/1117201.1117219", "ee": "https://doi.org/10.1145/1117201.1117219", "url": "https://dblp.org/rec/conf/fpga/LinGLW06"}, "url": "URL#5348302"}, {"@score": "1", "@id": "5348303", "info": {"authors": {"author": [{"@pid": "00/5899", "text": "Jianhua Liu"}, {"@pid": "05/6858", "text": "Michael Chang"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}]}, "title": "An iterative division algorithm for FPGAs.", "venue": "FPGA", "pages": "83-89", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuCC06", "doi": "10.1145/1117201.1117213", "ee": "https://doi.org/10.1145/1117201.1117213", "url": "https://dblp.org/rec/conf/fpga/LiuCC06"}, "url": "URL#5348303"}, {"@score": "1", "@id": "5348304", "info": {"authors": {"author": [{"@pid": "16/2442", "text": "Yohei Matsumoto"}, {"@pid": "47/4728", "text": "Hanpei Koike"}, {"@pid": "26/1048", "text": "Akira Masaki"}]}, "title": "FPGAs with multidimensional mesh topology.", "venue": "FPGA", "pages": "223", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MatsumotoKM06", "doi": "10.1145/1117201.1117234", "ee": "https://doi.org/10.1145/1117201.1117234", "url": "https://dblp.org/rec/conf/fpga/MatsumotoKM06"}, "url": "URL#5348304"}, {"@score": "1", "@id": "5348305", "info": {"authors": {"author": [{"@pid": "89/5339", "text": "Lotfi Mhamdi"}, {"@pid": "k/ChristoforosKachris", "text": "Christopher Kachris"}, {"@pid": "v/SVassiliadis", "text": "Stamatis Vassiliadis"}]}, "title": "A reconfigurable hardware based embedded scheduler for buffered crossbar switches.", "venue": "FPGA", "pages": "143-149", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MhamdiKV06", "doi": "10.1145/1117201.1117223", "ee": "https://doi.org/10.1145/1117201.1117223", "url": "https://dblp.org/rec/conf/fpga/MhamdiKV06"}, "url": "URL#5348305"}, {"@score": "1", "@id": "5348306", "info": {"authors": {"author": [{"@pid": "92/1970", "text": "Peter A. Milder"}, {"@pid": "03/644", "text": "Mohammad Ahmad"}, {"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "37/6355", "text": "Markus P\u00fcschel"}]}, "title": "Fast and accurate resource estimation of automatically generated custom DFT IP cores.", "venue": "FPGA", "pages": "211-220", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MilderAHP06", "doi": "10.1145/1117201.1117232", "ee": "https://doi.org/10.1145/1117201.1117232", "url": "https://dblp.org/rec/conf/fpga/MilderAHP06"}, "url": "URL#5348306"}, {"@score": "1", "@id": "5348307", "info": {"authors": {"author": [{"@pid": "22/3048", "text": "Shahnam Mirzaei"}, {"@pid": "70/3693", "text": "Anup Hosangadi"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "High speed FIR filter implementation using add and shift method.", "venue": "FPGA", "pages": "231", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MirzaeiHK06", "doi": "10.1145/1117201.1117251", "ee": "https://doi.org/10.1145/1117201.1117251", "url": "https://dblp.org/rec/conf/fpga/MirzaeiHK06"}, "url": "URL#5348307"}, {"@score": "1", "@id": "5348308", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "78/2457", "text": "Satrajit Chatterjee"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Improvements to technology mapping for LUT-based FPGAs.", "venue": "FPGA", "pages": "41-49", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MishchenkoCB06", "doi": "10.1145/1117201.1117208", "ee": "https://doi.org/10.1145/1117201.1117208", "url": "https://dblp.org/rec/conf/fpga/MishchenkoCB06"}, "url": "URL#5348308"}, {"@score": "1", "@id": "5348309", "info": {"authors": {"author": [{"@pid": "26/4989", "text": "Hayder Mrabet"}, {"@pid": "14/3824", "text": "Zied Marrakchi"}, {"@pid": "93/1330", "text": "Pierre Souillot"}, {"@pid": "56/2953", "text": "Habib Mehrez"}]}, "title": "A multilevel hierarchical interconnection structure for FPGA.", "venue": "FPGA", "pages": "225", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MrabetMSM06", "doi": "10.1145/1117201.1117239", "ee": "https://doi.org/10.1145/1117201.1117239", "url": "https://dblp.org/rec/conf/fpga/MrabetMSM06"}, "url": "URL#5348309"}, {"@score": "1", "@id": "5348310", "info": {"authors": {"author": [{"@pid": "02/6495", "text": "Kentaro Nakahara"}, {"@pid": "97/100", "text": "Shin&apos;ichi Kouyama"}, {"@pid": "31/2663", "text": "Tomonori Izumi"}, {"@pid": "16/3273", "text": "Hiroyuki Ochi"}, {"@pid": "95/6333", "text": "Yukihiro Nakamura"}]}, "title": "Autonomous-repair cell for fault tolerant dynamic-reconfigurable devices.", "venue": "FPGA", "pages": "224", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NakaharaKION06", "doi": "10.1145/1117201.1117237", "ee": "https://doi.org/10.1145/1117201.1117237", "url": "https://dblp.org/rec/conf/fpga/NakaharaKION06"}, "url": "URL#5348310"}, {"@score": "1", "@id": "5348311", "info": {"authors": {"author": [{"@pid": "80/6175", "text": "David T. Nguyen"}, {"@pid": "10/2386", "text": "Gokhan Memik"}, {"@pid": "c/AlokNChoudhary", "text": "Alok N. Choudhary"}]}, "title": "A reconfigurable architecture for network intrusion detection using principal component analysis.", "venue": "FPGA", "pages": "235", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NguyenMC06", "doi": "10.1145/1117201.1117262", "ee": "https://doi.org/10.1145/1117201.1117262", "url": "https://dblp.org/rec/conf/fpga/NguyenMC06"}, "url": "URL#5348311"}, {"@score": "1", "@id": "5348312", "info": {"authors": {"author": [{"@pid": "19/3558", "text": "Mohammed Y. Niamat"}, {"@pid": "46/2212", "text": "Dinesh Nemade"}, {"@pid": "54/6458", "text": "Mohsin M. Jamali"}]}, "title": "Testing embedded RAM modules in SRAM-based FPGAs.", "venue": "FPGA", "pages": "228", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NiamatNJ06", "doi": "10.1145/1117201.1117245", "ee": "https://doi.org/10.1145/1117201.1117245", "url": "https://dblp.org/rec/conf/fpga/NiamatNJ06"}, "url": "URL#5348312"}, {"@score": "1", "@id": "5348313", "info": {"authors": {"author": [{"@pid": "17/5319", "text": "Joshua Noseworthy"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "Efficient use of communications between an FPGA&apos;s embedded processor and its reconfigurable logic.", "venue": "FPGA", "pages": "233", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NoseworthyL06", "doi": "10.1145/1117201.1117257", "ee": "https://doi.org/10.1145/1117201.1117257", "url": "https://dblp.org/rec/conf/fpga/NoseworthyL06"}, "url": "URL#5348313"}, {"@score": "1", "@id": "5348314", "info": {"authors": {"author": [{"@pid": "54/4081", "text": "Norbert Pramstaller"}, {"@pid": "39/16", "text": "Christian Rechberger"}, {"@pid": "r/VincentRijmen", "text": "Vincent Rijmen"}]}, "title": "A compact FPGA implementation of the hash function whirlpool.", "venue": "FPGA", "pages": "159-166", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PramstallerRR06", "doi": "10.1145/1117201.1117225", "ee": "https://doi.org/10.1145/1117201.1117225", "url": "https://dblp.org/rec/conf/fpga/PramstallerRR06"}, "url": "URL#5348314"}, {"@score": "1", "@id": "5348315", "info": {"authors": {"author": [{"@pid": "09/1376", "text": "Garrett S. Rose"}, {"@pid": "s/MirceaRStan", "text": "Mircea R. Stan"}]}, "title": "A programmable majority logic array using molecular scale electronics.", "venue": "FPGA", "pages": "225", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RoseS06", "doi": "10.1145/1117201.1117238", "ee": "https://doi.org/10.1145/1117201.1117238", "url": "https://dblp.org/rec/conf/fpga/RoseS06"}, "url": "URL#5348315"}, {"@score": "1", "@id": "5348316", "info": {"authors": {"author": [{"@pid": "66/1068", "text": "Manuel Salda\u00f1a"}, {"@pid": "42/1149", "text": "Lesley Shannon"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "The routability of multiprocessor network topologies in FPGAs.", "venue": "FPGA", "pages": "232", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SaldanaSC06", "doi": "10.1145/1117201.1117253", "ee": "https://doi.org/10.1145/1117201.1117253", "url": "https://dblp.org/rec/conf/fpga/SaldanaSC06"}, "url": "URL#5348316"}, {"@score": "1", "@id": "5348317", "info": {"authors": {"author": [{"@pid": "45/6503", "text": "Ronald Scrofano"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "A Performance model for accelerating scientific applications on reconfigurable computers.", "venue": "FPGA", "pages": "234", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ScrofanoP06", "doi": "10.1145/1117201.1117260", "ee": "https://doi.org/10.1145/1117201.1117260", "url": "https://dblp.org/rec/conf/fpga/ScrofanoP06"}, "url": "URL#5348317"}, {"@score": "1", "@id": "5348318", "info": {"authors": {"author": [{"@pid": "51/6983", "text": "Oliver Sims"}, {"@pid": "27/1377-1", "text": "James Irvine 0001"}]}, "title": "A real-time implementation of Richardson-Lucy deconvolution.", "venue": "FPGA", "pages": "232", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SimsI06", "doi": "10.1145/1117201.1117255", "ee": "https://doi.org/10.1145/1117201.1117255", "url": "https://dblp.org/rec/conf/fpga/SimsI06"}, "url": "URL#5348318"}, {"@score": "1", "@id": "5348319", "info": {"authors": {"author": [{"@pid": "52/1159", "text": "Janardhan Singaraju"}, {"@pid": "c/JohnAChandy", "text": "John A. Chandy"}]}, "title": "A generic lookup cache architecture for network processing applications.", "venue": "FPGA", "pages": "233", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SingarajuC06", "doi": "10.1145/1117201.1117256", "ee": "https://doi.org/10.1145/1117201.1117256", "url": "https://dblp.org/rec/conf/fpga/SingarajuC06"}, "url": "URL#5348319"}, {"@score": "1", "@id": "5348320", "info": {"authors": {"author": [{"@pid": "s/KSiozios", "text": "Kostas Siozios"}, {"@pid": "t/KTatas", "text": "Konstantinos Tatas"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "t/AdoniosThanailakis", "text": "Antonios Thanailakis"}]}, "title": "A novel methodology for designing high-performance and low-energy FPGA routing architecture.", "venue": "FPGA", "pages": "224", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SioziosTST06", "doi": "10.1145/1117201.1117236", "ee": "https://doi.org/10.1145/1117201.1117236", "url": "https://dblp.org/rec/conf/fpga/SioziosTST06"}, "url": "URL#5348320"}, {"@score": "1", "@id": "5348321", "info": {"authors": {"author": [{"@pid": "39/6944", "text": "Dmitri B. Strukov"}, {"@pid": "l/KonstantinLikharev", "text": "Konstantin K. Likharev"}]}, "title": "A reconfigurable architecture for hybrid CMOS/Nanodevice circuits.", "venue": "FPGA", "pages": "131-140", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/StrukovL06", "doi": "10.1145/1117201.1117221", "ee": "https://doi.org/10.1145/1117201.1117221", "url": "https://dblp.org/rec/conf/fpga/StrukovL06"}, "url": "URL#5348321"}, {"@score": "1", "@id": "5348322", "info": {"authors": {"author": [{"@pid": "67/5996", "text": "Rajagopal Subramaniyan"}, {"@pid": "21/7023", "text": "Ian A. Troxel"}, {"@pid": "g/AlanDGeorge", "text": "Alan D. George"}, {"@pid": "89/3990", "text": "Melissa C. Smith"}]}, "title": "Simulative analysis of dynamic scheduling heuristics for reconfigurable computing of parallel applications.", "venue": "FPGA", "pages": "230", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SubramaniyanTGS06", "doi": "10.1145/1117201.1117249", "ee": "https://doi.org/10.1145/1117201.1117249", "url": "https://dblp.org/rec/conf/fpga/SubramaniyanTGS06"}, "url": "URL#5348322"}, {"@score": "1", "@id": "5348323", "info": {"authors": {"author": [{"@pid": "75/313", "text": "Welson Sun"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}, {"@pid": "87/1366", "text": "Stephen Neuendorffer"}]}, "title": "Combining module selection and resource sharing for efficient FPGA pipeline synthesis.", "venue": "FPGA", "pages": "179-188", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SunWN06", "doi": "10.1145/1117201.1117228", "ee": "https://doi.org/10.1145/1117201.1117228", "url": "https://dblp.org/rec/conf/fpga/SunWN06"}, "url": "URL#5348323"}, {"@score": "1", "@id": "5348324", "info": {"authors": {"author": [{"@pid": "46/2878", "text": "Tatsuhiro Tachibana"}, {"@pid": "17/3564", "text": "Yoshihiro Murata"}, {"@pid": "35/4258", "text": "Naoki Shibata"}, {"@pid": "66/2255", "text": "Keiichi Yasumoto"}, {"@pid": "71/1470", "text": "Minoru Ito"}]}, "title": "Flexible implementation of genetic algorithms on FPGAs.", "venue": "FPGA", "pages": "236", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TachibanaMSYI06", "doi": "10.1145/1117201.1117264", "ee": "https://doi.org/10.1145/1117201.1117264", "url": "https://dblp.org/rec/conf/fpga/TachibanaMSYI06"}, "url": "URL#5348324"}, {"@score": "1", "@id": "5348325", "info": {"authors": {"author": [{"@pid": "t/MohammadTehranipoor", "text": "Mohammad Tehranipoor"}, {"@pid": "53/812", "text": "Reza M. Rad"}]}, "title": "Fine-grained island style architecture for molecular electronic devices.", "venue": "FPGA", "pages": "226", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TehranipoorR06", "doi": "10.1145/1117201.1117241", "ee": "https://doi.org/10.1145/1117201.1117241", "url": "https://dblp.org/rec/conf/fpga/TehranipoorR06"}, "url": "URL#5348325"}, {"@score": "1", "@id": "5348326", "info": {"authors": {"author": [{"@pid": "t/MohammadTehranipoor", "text": "Mohammad Tehranipoor"}, {"@pid": "53/812", "text": "Reza M. Rad"}]}, "title": "Test and recovery for fine-grained nanoscale architectures.", "venue": "FPGA", "pages": "226", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TehranipoorR06a", "doi": "10.1145/1117201.1117240", "ee": "https://doi.org/10.1145/1117201.1117240", "url": "https://dblp.org/rec/conf/fpga/TehranipoorR06a"}, "url": "URL#5348326"}, {"@score": "1", "@id": "5348327", "info": {"authors": {"author": [{"@pid": "23/2353", "text": "Russell Tessier"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "36/2228", "text": "David Neto"}, {"@pid": "05/5302", "text": "Thiagaraja Gopalsamy"}]}, "title": "Power-aware RAM mapping for FPGA embedded memory blocks.", "venue": "FPGA", "pages": "189-198", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TessierBNG06", "doi": "10.1145/1117201.1117229", "ee": "https://doi.org/10.1145/1117201.1117229", "url": "https://dblp.org/rec/conf/fpga/TessierBNG06"}, "url": "URL#5348327"}, {"@score": "1", "@id": "5348328", "info": {"authors": {"author": [{"@pid": "47/6610", "text": "Milan Tich\u00fd"}, {"@pid": "n/ANisbet", "text": "Andy Nisbet"}, {"@pid": "g/DavidGregg", "text": "David Gregg"}]}, "title": "GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems.", "venue": "FPGA", "pages": "236", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TichyNG06", "doi": "10.1145/1117201.1117263", "ee": "https://doi.org/10.1145/1117201.1117263", "url": "https://dblp.org/rec/conf/fpga/TichyNG06"}, "url": "URL#5348328"}, {"@score": "1", "@id": "5348329", "info": {"authors": {"author": [{"@pid": "50/1780", "text": "Thinh Ngoc Tran"}, {"@pid": "25/2377", "text": "Surin Kittitornkun"}, {"@pid": "82/3626", "text": "Shigenori Tomiyama"}]}, "title": "Manifold similarity search of DNA sequences with reconfigurable hardware.", "venue": "FPGA", "pages": "231", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TranKT06", "doi": "10.1145/1117201.1117252", "ee": "https://doi.org/10.1145/1117201.1117252", "url": "https://dblp.org/rec/conf/fpga/TranKT06"}, "url": "URL#5348329"}, {"@score": "1", "@id": "5348330", "info": {"authors": {"author": [{"@pid": "20/2748", "text": "Tim Tuan"}, {"@pid": "41/5029", "text": "Sean Kao"}, {"@pid": "90/3545", "text": "Arifur Rahman"}, {"@pid": "41/6125", "text": "Satyaki Das"}, {"@pid": "98/1488", "text": "Steven Trimberger"}]}, "title": "A 90nm low-power FPGA for battery-powered applications.", "venue": "FPGA", "pages": "3-11", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TuanKRDT06", "doi": "10.1145/1117201.1117203", "ee": "https://doi.org/10.1145/1117201.1117203", "url": "https://dblp.org/rec/conf/fpga/TuanKRDT06"}, "url": "URL#5348330"}, {"@score": "1", "@id": "5348331", "info": {"authors": {"author": [{"@pid": "61/3852", "text": "Peter Yiannacouras"}, {"@pid": "s/JGregorySteffan", "text": "J. Gregory Steffan"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Application-specific customization of soft processor microarchitecture.", "venue": "FPGA", "pages": "201-210", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YiannacourasSR06", "doi": "10.1145/1117201.1117231", "ee": "https://doi.org/10.1145/1117201.1117231", "url": "https://dblp.org/rec/conf/fpga/YiannacourasSR06"}, "url": "URL#5348331"}, {"@score": "1", "@id": "5348332", "info": {"authors": {"author": [{"@pid": "09/687", "text": "Benjamin Ylvisaker"}, {"@pid": "57/3302", "text": "Brian Van Essen"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}]}, "title": "A type architecture for hybrid micro-parallel computers.", "venue": "FPGA", "pages": "227", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YlvisakerEE06", "doi": "10.1145/1117201.1117243", "ee": "https://doi.org/10.1145/1117201.1117243", "url": "https://dblp.org/rec/conf/fpga/YlvisakerEE06"}, "url": "URL#5348332"}, {"@score": "1", "@id": "5348333", "info": {"authors": {"author": [{"@pid": "14/3824", "text": "Zied Marrakchi"}, {"@pid": "26/4989", "text": "Hayder Mrabet"}, {"@pid": "56/2953", "text": "Habib Mehrez"}]}, "title": "Configuration tools for a new multilevel hierarchical FPGA.", "venue": "FPGA", "pages": "229", "year": "2006", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZiedHH06", "doi": "10.1145/1117201.1117248", "ee": "https://doi.org/10.1145/1117201.1117248", "url": "https://dblp.org/rec/conf/fpga/ZiedHH06"}, "url": "URL#5348333"}, {"@score": "1", "@id": "5420922", "info": {"authors": {"author": [{"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, FPGA 2006, Monterey, California, USA, February 22-24, 2006", "venue": "FPGA", "publisher": "ACM", "year": "2006", "type": "Editorship", "key": "conf/fpga/2006", "doi": "10.1145/1117201", "ee": "https://doi.org/10.1145/1117201", "url": "https://dblp.org/rec/conf/fpga/2006"}, "url": "URL#5420922"}]}}}