#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b29b3cd330 .scope module, "tb" "tb" 2 10;
 .timescale 0 0;
v0x55b29b40e820_0 .net "clk", 0 0, v0x55b29b40c060_0;  1 drivers
v0x55b29b40e8e0_0 .net "iack_i", 0 0, v0x55b29b40b570_0;  1 drivers
v0x55b29b40e9f0_0 .net "iaddr_o", 31 0, v0x55b29b40a220_0;  1 drivers
v0x55b29b40eae0_0 .net "icyc_o", 0 0, v0x55b29b40a350_0;  1 drivers
v0x55b29b40ebd0_0 .net "id_instruction", 31 0, v0x55b29b40c6b0_0;  1 drivers
v0x55b29b40ed10_0 .net "id_pc", 31 0, v0x55b29b40c880_0;  1 drivers
v0x55b29b40edd0_0 .net "id_ready", 0 0, v0x55b29b40ca10_0;  1 drivers
v0x55b29b40eec0_0 .net "idat_i", 31 0, v0x55b29b40b840_0;  1 drivers
v0x55b29b40efb0_0 .net "idat_o", 31 0, v0x55b29b40a4f0_0;  1 drivers
v0x55b29b40f100_0 .net "ierr_i", 0 0, v0x55b29b40b910_0;  1 drivers
v0x55b29b40f1f0_0 .net "if_instruction", 31 0, v0x55b29b40a750_0;  1 drivers
v0x55b29b40f300_0 .net "if_ready", 0 0, v0x55b29b40acf0_0;  1 drivers
v0x55b29b40f3f0_0 .net "if_stall", 0 0, v0x55b29b40a690_0;  1 drivers
v0x55b29b40f490_0 .net "isel_o", 0 0, v0x55b29b40a830_0;  1 drivers
v0x55b29b40f580_0 .net "istb_o", 0 0, v0x55b29b40a8f0_0;  1 drivers
v0x55b29b40f670_0 .net "iwe_o", 0 0, v0x55b29b40a9b0_0;  1 drivers
v0x55b29b40f760_0 .net "pc_add4", 31 0, L_0x55b29b41fca0;  1 drivers
v0x55b29b40f980_0 .net "pc_i", 31 0, v0x55b29b40d160_0;  1 drivers
v0x55b29b40fa90_0 .net "pc_o", 31 0, v0x55b29b40dbd0_0;  1 drivers
v0x55b29b40fb50_0 .net "rst", 0 0, v0x55b29b40e520_0;  1 drivers
v0x55b29b40fbf0_0 .net "xint", 0 0, v0x55b29b40ae70_0;  1 drivers
S_0x55b29b3cd4b0 .scope module, "LSU" "load_store_unit" 2 70, 3 3 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "pc"
    .port_info 3 /OUTPUT 32 "instruction"
    .port_info 4 /INPUT 32 "idat_i"
    .port_info 5 /INPUT 1 "iack_i"
    .port_info 6 /INPUT 1 "ierr_i"
    .port_info 7 /OUTPUT 32 "iaddr_o"
    .port_info 8 /OUTPUT 32 "idat_o"
    .port_info 9 /OUTPUT 1 "isel_o"
    .port_info 10 /OUTPUT 1 "icyc_o"
    .port_info 11 /OUTPUT 1 "istb_o"
    .port_info 12 /OUTPUT 1 "iwe_o"
    .port_info 13 /OUTPUT 1 "if_stall"
    .port_info 14 /OUTPUT 1 "ready"
    .port_info 15 /OUTPUT 1 "xint"
    .port_info 16 /OUTPUT 1 "abort"
    .port_info 17 /OUTPUT 1 "no_mem"
P_0x55b29b3ea420 .param/l "i_ab" 1 3 40, C4<10>;
P_0x55b29b3ea460 .param/l "i_rx" 1 3 39, C4<01>;
P_0x55b29b3ea4a0 .param/l "i_str" 1 3 38, C4<00>;
v0x55b29b3e2910_0 .var "abort", 0 0;
v0x55b29b3e4940_0 .net "clk", 0 0, v0x55b29b40c060_0;  alias, 1 drivers
v0x55b29b3e4570_0 .var "i_state", 1 0;
v0x55b29b3b9250_0 .net "iack_i", 0 0, v0x55b29b40b570_0;  alias, 1 drivers
v0x55b29b40a220_0 .var "iaddr_o", 31 0;
v0x55b29b40a350_0 .var "icyc_o", 0 0;
v0x55b29b40a410_0 .net "idat_i", 31 0, v0x55b29b40b840_0;  alias, 1 drivers
v0x55b29b40a4f0_0 .var "idat_o", 31 0;
v0x55b29b40a5d0_0 .net "ierr_i", 0 0, v0x55b29b40b910_0;  alias, 1 drivers
v0x55b29b40a690_0 .var "if_stall", 0 0;
v0x55b29b40a750_0 .var "instruction", 31 0;
v0x55b29b40a830_0 .var "isel_o", 0 0;
v0x55b29b40a8f0_0 .var "istb_o", 0 0;
v0x55b29b40a9b0_0 .var "iwe_o", 0 0;
v0x55b29b40aa70_0 .var "no_mem", 0 0;
v0x55b29b40ab30_0 .var "no_rps", 9 0;
v0x55b29b40ac10_0 .net "pc", 31 0, v0x55b29b40dbd0_0;  alias, 1 drivers
v0x55b29b40acf0_0 .var "ready", 0 0;
v0x55b29b40adb0_0 .net "rst", 0 0, v0x55b29b40e520_0;  alias, 1 drivers
v0x55b29b40ae70_0 .var "xint", 0 0;
E_0x55b29b3c25c0 .event posedge, v0x55b29b3e4940_0;
E_0x55b29b3c3370 .event negedge, v0x55b29b3b9250_0;
E_0x55b29b3c1620 .event edge, v0x55b29b40ac10_0;
S_0x55b29b40b210 .scope module, "br" "bram" 2 55, 4 2 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "iaddr_i"
    .port_info 3 /INPUT 32 "idat_i"
    .port_info 4 /INPUT 1 "isel_i"
    .port_info 5 /INPUT 1 "icyc_i"
    .port_info 6 /INPUT 1 "istb_i"
    .port_info 7 /INPUT 1 "iwe_i"
    .port_info 8 /OUTPUT 32 "idat_o"
    .port_info 9 /OUTPUT 1 "iack_o"
    .port_info 10 /OUTPUT 1 "ierr_o"
P_0x55b29b3e9330 .param/l "b_str" 1 4 19, C4<0>;
P_0x55b29b3e9370 .param/l "b_tx" 1 4 20, C4<1>;
v0x55b29b3e98d0_0 .var "b_state", 0 0;
v0x55b29b40b4b0_0 .net "clk", 0 0, v0x55b29b40c060_0;  alias, 1 drivers
v0x55b29b40b570_0 .var "iack_o", 0 0;
v0x55b29b40b610_0 .net "iaddr_i", 31 0, v0x55b29b40a220_0;  alias, 1 drivers
v0x55b29b40b6b0_0 .net "icyc_i", 0 0, v0x55b29b40a350_0;  alias, 1 drivers
v0x55b29b40b7a0_0 .net "idat_i", 31 0, v0x55b29b40a4f0_0;  alias, 1 drivers
v0x55b29b40b840_0 .var "idat_o", 31 0;
v0x55b29b40b910_0 .var "ierr_o", 0 0;
v0x55b29b40b9e0_0 .net "isel_i", 0 0, v0x55b29b40a830_0;  alias, 1 drivers
v0x55b29b40bb40_0 .net "istb_i", 0 0, v0x55b29b40a8f0_0;  alias, 1 drivers
v0x55b29b40bc10_0 .net "iwe_i", 0 0, v0x55b29b40a9b0_0;  alias, 1 drivers
v0x55b29b40bce0 .array "memory", 0 31, 31 0;
v0x55b29b40bd80_0 .net "rst", 0 0, v0x55b29b40e520_0;  alias, 1 drivers
S_0x55b29b40be90 .scope module, "clkg" "clkgen" 2 36, 5 3 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v0x55b29b40c060_0 .var "clk", 0 0;
S_0x55b29b40c1b0 .scope module, "ifid_re" "ifid_register" 2 88, 6 2 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 1 "stall"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /INPUT 32 "inst_i"
    .port_info 6 /INPUT 1 "ready_i"
    .port_info 7 /OUTPUT 1 "ready_o"
    .port_info 8 /OUTPUT 32 "pc_o"
    .port_info 9 /OUTPUT 32 "inst_o"
v0x55b29b40c480_0 .net "clk", 0 0, v0x55b29b40c060_0;  alias, 1 drivers
o0x7f4ded1589a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b29b40c520_0 .net "clr", 0 0, o0x7f4ded1589a8;  0 drivers
v0x55b29b40c5e0_0 .net "inst_i", 31 0, v0x55b29b40a750_0;  alias, 1 drivers
v0x55b29b40c6b0_0 .var "inst_o", 31 0;
v0x55b29b40c770_0 .net "pc_i", 31 0, v0x55b29b40dbd0_0;  alias, 1 drivers
v0x55b29b40c880_0 .var "pc_o", 31 0;
v0x55b29b40c940_0 .net "ready_i", 0 0, v0x55b29b40acf0_0;  alias, 1 drivers
v0x55b29b40ca10_0 .var "ready_o", 0 0;
v0x55b29b40cab0_0 .net "rst", 0 0, v0x55b29b40e520_0;  alias, 1 drivers
o0x7f4ded158a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b29b40cbe0_0 .net "stall", 0 0, o0x7f4ded158a68;  0 drivers
S_0x55b29b40cde0 .scope module, "mux" "pc_source" 2 39, 7 2 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "pc_reg"
v0x55b29b40d060_0 .net "pc", 31 0, L_0x55b29b41fca0;  alias, 1 drivers
v0x55b29b40d160_0 .var "pc_reg", 31 0;
E_0x55b29b3eb0a0 .event edge, v0x55b29b40d060_0;
S_0x55b29b40d2a0 .scope module, "pc_add_4" "pc_add" 2 43, 8 2 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "pc_next"
L_0x7f4ded10f018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b29b40d470_0 .net/2u *"_s0", 31 0, L_0x7f4ded10f018;  1 drivers
v0x55b29b40d570_0 .net "pc", 31 0, v0x55b29b40dbd0_0;  alias, 1 drivers
v0x55b29b40d680_0 .net "pc_next", 31 0, L_0x55b29b41fca0;  alias, 1 drivers
L_0x55b29b41fca0 .arith/sum 32, v0x55b29b40dbd0_0, L_0x7f4ded10f018;
S_0x55b29b40d760 .scope module, "register" "pc_reg" 2 48, 9 2 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "stall"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55b29b40d9b0_0 .net "clk_i", 0 0, v0x55b29b40c060_0;  alias, 1 drivers
v0x55b29b40dae0_0 .net "pc_i", 31 0, v0x55b29b40d160_0;  alias, 1 drivers
v0x55b29b40dbd0_0 .var "pc_o", 31 0;
v0x55b29b40dca0_0 .net "rst_i", 0 0, v0x55b29b40e520_0;  alias, 1 drivers
v0x55b29b40dd40_0 .net "stall", 0 0, v0x55b29b40a690_0;  alias, 1 drivers
S_0x55b29b40de70 .scope module, "test" "testbench" 2 100, 10 2 0, S_0x55b29b3cd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "rst"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 1 "stall"
    .port_info 4 /INPUT 1 "ready"
    .port_info 5 /OUTPUT 32 "pc"
v0x55b29b40e200_0 .net "clk", 0 0, v0x55b29b40c060_0;  alias, 1 drivers
v0x55b29b40e2c0_0 .net "instruction", 31 0, v0x55b29b40c6b0_0;  alias, 1 drivers
v0x55b29b40e380_0 .var "pc", 31 0;
v0x55b29b40e450_0 .net "ready", 0 0, v0x55b29b40ca10_0;  alias, 1 drivers
v0x55b29b40e520_0 .var "rst", 0 0;
v0x55b29b40e6a0_0 .net "stall", 0 0, v0x55b29b40a690_0;  alias, 1 drivers
E_0x55b29b40e120 .event edge, v0x55b29b40ca10_0;
E_0x55b29b40e1a0 .event posedge, v0x55b29b40ca10_0;
    .scope S_0x55b29b40be90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b29b40c060_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55b29b40be90;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x55b29b40c060_0;
    %inv;
    %store/vec4 v0x55b29b40c060_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b29b40cde0;
T_2 ;
    %wait E_0x55b29b3eb0a0;
    %load/vec4 v0x55b29b40d060_0;
    %assign/vec4 v0x55b29b40d160_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b29b40d760;
T_3 ;
    %wait E_0x55b29b3c25c0;
    %load/vec4 v0x55b29b40dca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x55b29b40dd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x55b29b40dbd0_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x55b29b40dae0_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x55b29b40dbd0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b29b40b210;
T_4 ;
    %pushi/vec4 4294379283, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b29b40bce0, 4, 0;
    %pushi/vec4 1505171, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b29b40bce0, 4, 0;
    %pushi/vec4 3735941133, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b29b40bce0, 4, 0;
    %pushi/vec4 3735931613, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b29b40bce0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55b29b40b210;
T_5 ;
    %wait E_0x55b29b3c25c0;
    %load/vec4 v0x55b29b40bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55b29b40b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40b910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b3e98d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b29b3e98d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40b570_0, 0;
    %load/vec4 v0x55b29b40b6b0_0;
    %load/vec4 v0x55b29b40bb40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b29b40b570_0, 0;
    %ix/getv 4, v0x55b29b40b610_0;
    %load/vec4a v0x55b29b40bce0, 4;
    %store/vec4 v0x55b29b40b840_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b3e98d0_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b29b3cd4b0;
T_6 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x55b29b40ab30_0, 0, 10;
    %end;
    .thread T_6;
    .scope S_0x55b29b3cd4b0;
T_7 ;
    %wait E_0x55b29b3c1620;
    %load/vec4 v0x55b29b40ac10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %assign/vec4 v0x55b29b40ae70_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b29b3cd4b0;
T_8 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55b29b40a4f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55b29b40a830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a9b0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x55b29b3cd4b0;
T_9 ;
    %wait E_0x55b29b3c3370;
    %load/vec4 v0x55b29b40a690_0;
    %inv;
    %store/vec4 v0x55b29b40a690_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b29b3cd4b0;
T_10 ;
    %wait E_0x55b29b3c25c0;
    %load/vec4 v0x55b29b40adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b29b40a690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b29b3e4570_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55b29b40a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b3e2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40acf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55b29b3e4570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b29b3e4570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a350_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40acf0_0, 0;
    %load/vec4 v0x55b29b40ac10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55b29b40a350_0, 0;
    %load/vec4 v0x55b29b40ac10_0;
    %assign/vec4 v0x55b29b40a220_0, 0;
    %load/vec4 v0x55b29b40ac10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55b29b40a8f0_0, 0;
    %load/vec4 v0x55b29b3b9250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x55b29b40a410_0;
    %assign/vec4 v0x55b29b40a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b29b40acf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b29b3e4570_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55b29b40ab30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55b29b40ab30_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55b29b40ab30_0, 0;
    %load/vec4 v0x55b29b40ab30_0;
    %cmpi/e 1, 0, 10;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b29b3e2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b29b40aa70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b29b3e4570_0, 0;
T_10.8 ;
T_10.7 ;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b29b3e4570_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b29b40c1b0;
T_11 ;
    %wait E_0x55b29b3c25c0;
    %load/vec4 v0x55b29b40cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x55b29b40c770_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x55b29b40c880_0, 0;
    %load/vec4 v0x55b29b40cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x55b29b40c5e0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %assign/vec4 v0x55b29b40c6b0_0, 0;
    %load/vec4 v0x55b29b40c940_0;
    %assign/vec4 v0x55b29b40ca10_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b29b40de70;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b29b40e520_0, 0;
    %pushi/vec4 5, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b29b3c25c0;
    %delay 1, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b29b40e520_0, 0;
    %vpi_call 10 16 "$display", "------------TEST 1 -----------" {0 0 0};
    %vpi_call 10 17 "$display", "pc: %h", v0x55b29b40e380_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b29b40e1a0;
T_12.4 ;
    %load/vec4 v0x55b29b40e450_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.5, 6;
    %wait E_0x55b29b40e120;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 10 21 "$display", "instruction = %h", v0x55b29b40e2c0_0 {0 0 0};
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %vpi_call 10 23 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "if_stage_test.v";
    "./../ls_unit.v";
    "./../bram.v";
    "./../clk_gen.v";
    "./../ifid_reg.v";
    "./../pc_source.v";
    "./../pc_add.v";
    "./../pc_reg.v";
    "././if_stage_tb.v";
