Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-DM3J0OT
Date:        Fri Mar 23 15:35:18 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch padiwalcd_padiwalcd_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Mar 23 15:35:19 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srf
log file: "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr"
Running: padiwalcd in foreground

Running proj_1|padiwalcd

Running: compile (Compile) on proj_1|padiwalcd
# Fri Mar 23 15:35:19 2018

Running: compile_flow (Compile Process) on proj_1|padiwalcd
# Fri Mar 23 15:35:19 2018

Running: compiler (Compile Input) on proj_1|padiwalcd
# Fri Mar 23 15:35:19 2018
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_comp.srs to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srs

compiler completed
# Fri Mar 23 15:35:31 2018

Return Code: 0
Run Time:00h:00m:12s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|padiwalcd
# Fri Mar 23 15:35:31 2018

multi_srs_gen completed
# Fri Mar 23 15:35:32 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_mult.srs to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srs
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srf
Complete: Compile Process on proj_1|padiwalcd

Running: premap (Pre-mapping) on proj_1|padiwalcd
# Fri Mar 23 15:35:32 2018

premap completed with warnings
# Fri Mar 23 15:35:36 2018

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on proj_1|padiwalcd

Running: map (Map) on proj_1|padiwalcd
# Fri Mar 23 15:35:36 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|padiwalcd
# Fri Mar 23 15:35:36 2018
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_m.srm to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srm

fpga_mapper completed with warnings
# Fri Mar 23 15:36:04 2018

Return Code: 1
Run Time:00h:00m:28s
Complete: Map on proj_1|padiwalcd
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srf
Complete: Logic Synthesis on proj_1|padiwalcd
TCL script complete: "padiwalcd_padiwalcd_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\proj_1.prj
batch mode default:no
