irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 19, 2019 at 03:32:12 IST
irun
	-access +rwc
	fifo.v
	fifo_tb1.sv
	+test=write_read_alternation

   User defined plus("+") options:
	+test=write_read_alternation

DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
Recompiling... reason: file './fifo_tb1.sv' is newer than expected.
	expected: Tue Feb 19 03:21:33 2019
	actual:   Tue Feb 19 03:32:06 2019
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncvlog: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncvlog: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
file: fifo_tb1.sv
	module worklib.fifo_tb_1:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
irun: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncelab: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncelab: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		fifo_tb_1
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncvlog_cg: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncvlog_cg: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
		worklib.fifo_tb_1:sv <0x6b846337>
			streams:  20, words: 55732
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           17      17
		Scalar wires:         6       -
		Vectored wires:       2       -
		Always blocks:        2       2
		Initial blocks:       3       3
		Cont. assignments:    1       2
		Pseudo assignments:   5       5
	Writing initial simulation snapshot: worklib.fifo_tb_1:sv
DEFINE gpdk045		$ANALOG/45nm/gpdk045		
|
ncsim: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,15): cds.lib Permission denied '/tools/cadence/FOUNDRY/analog/45nm/gpdk045' (cds.lib command ignored).
DEFINE rfLib_new	/home/install/FOUNDRY/rfLib_new
|
ncsim: *W,DLCPTH (/tools/cadence/FOUNDRY/cds.lib,19): cds.lib Invalid path '/home/install/FOUNDRY/rfLib_new' (cds.lib command ignored).
Loading snapshot worklib.fifo_tb_1:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
T=0 | rst=0 wr=0 rd=0 din=0 dout=x full=x empty=x

>>> Running Selected Test: write_read_alternation <<<
T=15 | rst=1 wr=0 rd=0 din=0 dout=x full=0 empty=1

[TEST] Write-Read Alternation
T=25 | rst=0 wr=0 rd=0 din=0 dout=x full=0 empty=1
T=35 | rst=0 wr=1 rd=0 din=10 dout=x full=0 empty=0
T=45 | rst=0 wr=0 rd=1 din=10 dout=10 full=0 empty=1
T=55 | rst=0 wr=0 rd=0 din=10 dout=10 full=0 empty=1
T=65 | rst=0 wr=1 rd=0 din=11 dout=10 full=0 empty=0
T=75 | rst=0 wr=0 rd=1 din=11 dout=11 full=0 empty=1
T=85 | rst=0 wr=0 rd=0 din=11 dout=11 full=0 empty=1
T=95 | rst=0 wr=1 rd=0 din=12 dout=11 full=0 empty=0
T=105 | rst=0 wr=0 rd=1 din=12 dout=12 full=0 empty=1
T=115 | rst=0 wr=0 rd=0 din=12 dout=12 full=0 empty=1
T=125 | rst=0 wr=1 rd=0 din=13 dout=12 full=0 empty=0
T=135 | rst=0 wr=0 rd=1 din=13 dout=13 full=0 empty=1
PASS: Alternation test done
T=145 | rst=0 wr=0 rd=0 din=13 dout=13 full=0 empty=1

Simulation completed.

Simulation complete via $finish(1) at time 165 NS + 0
./fifo_tb1.sv:246         $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 19, 2019 at 03:32:13 IST  (total: 00:00:01)
