16 <cache size in bytes>
2  <cache line/block size in bytes>
4  <Cache associativity>
8  <T>
#memory access requests     If all the high priority lines are occupied within a set, then no new instruction be it low or high can be inserted into that set, until T cycles condition.
0, W, 1
0, R
4, W, 5
4, R
8, W, 9
8, R
16, W, 17
16, R
20, W, 21
20, R
24, W, 25
24, R