
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d8 <.init>:
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	402904 <ferror@plt+0xca4>
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret

Disassembly of section .plt:

00000000004017f0 <mbrtowc@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 41b000 <ferror@plt+0x193a0>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <mbrtowc@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <fwrite_unlocked@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <strtoul@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <strlen@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <exit@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <error@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <getuid@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <__cxa_atexit@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <setvbuf@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <lseek@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <__fpending@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <stpcpy@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <fileno@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <fclose@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <getpid@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <nl_langinfo@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fopen@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <malloc@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <open@plt>:
  401950:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <getppid@plt>:
  401960:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <strncmp@plt>:
  401970:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <bindtextdomain@plt>:
  401980:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <__libc_start_main@plt>:
  401990:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <__printf_chk@plt>:
  4019a0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <memset@plt>:
  4019b0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <fdopen@plt>:
  4019c0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <gettimeofday@plt>:
  4019d0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <__strtoul_internal@plt>:
  4019e0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <calloc@plt>:
  4019f0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <realloc@plt>:
  401a00:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <strrchr@plt>:
  401a20:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <posix_fadvise@plt>:
  401a50:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <mbsinit@plt>:
  401a60:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <fread_unlocked@plt>:
  401a70:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <memcmp@plt>:
  401a80:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <textdomain@plt>:
  401a90:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <getopt_long@plt>:
  401aa0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <__fprintf_chk@plt>:
  401ab0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <__ctype_b_loc@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <fseeko@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <fread@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <__ctype_get_mb_cur_max@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <getgid@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <freopen@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <fwrite@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <__read_chk@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <fcntl@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <ftello@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <fflush@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <__explicit_bzero_chk@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <memchr@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <__fxstat@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <dcgettext@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <fputs_unlocked@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <__freading@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <dup2@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <iswprint@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__assert_fail@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__errno_location@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <__uflow@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	stp	x29, x30, [sp, #-288]!
  401c74:	mov	x29, sp
  401c78:	stp	x21, x22, [sp, #32]
  401c7c:	mov	w21, w0
  401c80:	adrp	x22, 408000 <ferror@plt+0x63a0>
  401c84:	ldr	x0, [x1]
  401c88:	stp	x19, x20, [sp, #16]
  401c8c:	mov	x20, x1
  401c90:	stp	x23, x24, [sp, #48]
  401c94:	adrp	x19, 408000 <ferror@plt+0x63a0>
  401c98:	add	x19, x19, #0x868
  401c9c:	stp	x25, x26, [sp, #64]
  401ca0:	mov	x26, #0xffffffffffffffff    	// #-1
  401ca4:	adrp	x25, 409000 <ferror@plt+0x73a0>
  401ca8:	add	x25, x25, #0x9d8
  401cac:	stp	x27, x28, [sp, #80]
  401cb0:	add	x22, x22, #0xe38
  401cb4:	str	wzr, [sp, #104]
  401cb8:	adrp	x27, 408000 <ferror@plt+0x63a0>
  401cbc:	str	xzr, [sp, #112]
  401cc0:	add	x27, x27, #0xda8
  401cc4:	str	wzr, [sp, #120]
  401cc8:	mov	w23, #0x0                   	// #0
  401ccc:	stp	x26, xzr, [sp, #128]
  401cd0:	mov	w28, #0xa                   	// #10
  401cd4:	adrp	x24, 41c000 <ferror@plt+0x1a3a0>
  401cd8:	str	xzr, [sp, #152]
  401cdc:	bl	4031c8 <ferror@plt+0x1568>
  401ce0:	mov	x1, x25
  401ce4:	mov	w0, #0x6                   	// #6
  401ce8:	bl	401c50 <setlocale@plt>
  401cec:	mov	x0, x19
  401cf0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401cf4:	add	x1, x1, #0xd70
  401cf8:	bl	401980 <bindtextdomain@plt>
  401cfc:	mov	x0, x19
  401d00:	adrp	x19, 408000 <ferror@plt+0x63a0>
  401d04:	add	x19, x19, #0xf68
  401d08:	add	x19, x19, #0x70
  401d0c:	bl	401a90 <textdomain@plt>
  401d10:	adrp	x0, 402000 <ferror@plt+0x3a0>
  401d14:	add	x0, x0, #0xd20
  401d18:	bl	408818 <ferror@plt+0x6bb8>
  401d1c:	nop
  401d20:	mov	x3, x19
  401d24:	mov	x2, x22
  401d28:	mov	x1, x20
  401d2c:	mov	w0, w21
  401d30:	mov	x4, #0x0                   	// #0
  401d34:	bl	401aa0 <getopt_long@plt>
  401d38:	cmn	w0, #0x1
  401d3c:	b.eq	401ea4 <ferror@plt+0x244>  // b.none
  401d40:	cmp	w0, #0x6e
  401d44:	b.eq	401fe8 <ferror@plt+0x388>  // b.none
  401d48:	b.le	401d84 <ferror@plt+0x124>
  401d4c:	cmp	w0, #0x7a
  401d50:	b.eq	401fe0 <ferror@plt+0x380>  // b.none
  401d54:	b.gt	401f8c <ferror@plt+0x32c>
  401d58:	cmp	w0, #0x6f
  401d5c:	b.ne	401f7c <ferror@plt+0x31c>  // b.any
  401d60:	ldr	x0, [sp, #136]
  401d64:	ldr	x1, [x24, #696]
  401d68:	str	x1, [sp, #136]
  401d6c:	cbz	x0, 401d20 <ferror@plt+0xc0>
  401d70:	bl	401ac0 <strcmp@plt>
  401d74:	ldr	x1, [sp, #136]
  401d78:	cbnz	w0, 402894 <ferror@plt+0xc34>
  401d7c:	str	x1, [sp, #136]
  401d80:	b	401d20 <ferror@plt+0xc0>
  401d84:	cmp	w0, #0x65
  401d88:	b.eq	401fd4 <ferror@plt+0x374>  // b.none
  401d8c:	b.le	401f3c <ferror@plt+0x2dc>
  401d90:	cmp	w0, #0x69
  401d94:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401d98:	ldr	x5, [x24, #696]
  401d9c:	mov	w1, #0x2d                  	// #45
  401da0:	str	x5, [sp, #128]
  401da4:	mov	x0, x5
  401da8:	bl	401b40 <strchr@plt>
  401dac:	cmp	x0, #0x0
  401db0:	ldr	w2, [sp, #120]
  401db4:	cset	w7, eq  // eq = none
  401db8:	ldr	x5, [sp, #128]
  401dbc:	cbnz	w2, 402884 <ferror@plt+0xc24>
  401dc0:	str	w7, [sp, #144]
  401dc4:	cbz	x0, 402258 <ferror@plt+0x5f8>
  401dc8:	strb	wzr, [x0]
  401dcc:	mov	x6, x0
  401dd0:	mov	x1, x27
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	ldr	x5, [x24, #696]
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	stp	x5, x6, [sp, #120]
  401de4:	bl	401bd0 <dcgettext@plt>
  401de8:	mov	x4, x0
  401dec:	ldr	x5, [sp, #120]
  401df0:	mov	x3, x25
  401df4:	mov	x2, #0xffffffffffffffff    	// #-1
  401df8:	mov	x1, #0x0                   	// #0
  401dfc:	mov	x0, x5
  401e00:	mov	w5, #0x0                   	// #0
  401e04:	bl	406678 <ferror@plt+0x4a18>
  401e08:	ldr	x6, [sp, #128]
  401e0c:	mov	w1, #0x2d                  	// #45
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	strb	w1, [x6], #1
  401e18:	mov	x1, x27
  401e1c:	stp	x6, x0, [sp, #120]
  401e20:	mov	x0, #0x0                   	// #0
  401e24:	bl	401bd0 <dcgettext@plt>
  401e28:	ldr	x6, [sp, #120]
  401e2c:	mov	x4, x0
  401e30:	mov	x2, #0xffffffffffffffff    	// #-1
  401e34:	mov	x1, #0x0                   	// #0
  401e38:	mov	x0, x6
  401e3c:	mov	x3, x25
  401e40:	mov	w5, #0x0                   	// #0
  401e44:	bl	406678 <ferror@plt+0x4a18>
  401e48:	ldr	x2, [sp, #128]
  401e4c:	mov	x1, x0
  401e50:	ldr	w7, [sp, #144]
  401e54:	mov	x6, x27
  401e58:	sub	x0, x0, x2
  401e5c:	str	x1, [sp, #152]
  401e60:	cmn	x0, #0x1
  401e64:	cset	w0, eq  // eq = none
  401e68:	cmp	x2, x1
  401e6c:	cset	w1, hi  // hi = pmore
  401e70:	eor	w0, w0, w1
  401e74:	orr	w7, w7, w0
  401e78:	cbnz	w7, 402294 <ferror@plt+0x634>
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	mov	x3, x19
  401e84:	mov	x2, x22
  401e88:	mov	x1, x20
  401e8c:	mov	x4, #0x0                   	// #0
  401e90:	str	w0, [sp, #120]
  401e94:	mov	w0, w21
  401e98:	bl	401aa0 <getopt_long@plt>
  401e9c:	cmn	w0, #0x1
  401ea0:	b.ne	401d40 <ferror@plt+0xe0>  // b.any
  401ea4:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401ea8:	ldr	w1, [sp, #104]
  401eac:	ldr	w19, [x0, #704]
  401eb0:	cmp	w1, #0x0
  401eb4:	ldr	w1, [sp, #120]
  401eb8:	sub	w21, w21, w19
  401ebc:	sbfiz	x22, x19, #3, #32
  401ec0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401ec4:	add	x19, x20, w19, sxtw #3
  401ec8:	b.ne	40276c <ferror@plt+0xb0c>  // b.any
  401ecc:	ldr	w0, [sp, #120]
  401ed0:	cbz	w0, 402068 <ferror@plt+0x408>
  401ed4:	cmp	w21, #0x0
  401ed8:	b.gt	4027ec <ferror@plt+0xb8c>
  401edc:	ldr	x0, [sp, #152]
  401ee0:	mov	x19, #0x0                   	// #0
  401ee4:	add	x22, x0, #0x1
  401ee8:	ldr	x0, [sp, #128]
  401eec:	sub	x22, x22, x0
  401ef0:	cbz	w23, 402188 <ferror@plt+0x528>
  401ef4:	ldr	x0, [sp, #112]
  401ef8:	mov	x1, #0xffffffffffffffff    	// #-1
  401efc:	bl	404d28 <ferror@plt+0x30c8>
  401f00:	mov	x24, x0
  401f04:	cbnz	x0, 40234c <ferror@plt+0x6ec>
  401f08:	bl	401c30 <__errno_location@plt>
  401f0c:	mov	x3, x0
  401f10:	ldr	x2, [sp, #112]
  401f14:	mov	w1, #0x3                   	// #3
  401f18:	ldr	w19, [x3]
  401f1c:	mov	w0, #0x0                   	// #0
  401f20:	bl	404b60 <ferror@plt+0x2f00>
  401f24:	mov	x3, x0
  401f28:	adrp	x2, 408000 <ferror@plt+0x63a0>
  401f2c:	mov	w1, w19
  401f30:	add	x2, x2, #0xe80
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	bl	401880 <error@plt>
  401f3c:	cmn	w0, #0x3
  401f40:	b.ne	401fc4 <ferror@plt+0x364>  // b.any
  401f44:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  401f48:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401f4c:	adrp	x4, 408000 <ferror@plt+0x63a0>
  401f50:	adrp	x2, 408000 <ferror@plt+0x63a0>
  401f54:	ldr	x3, [x1, #576]
  401f58:	add	x4, x4, #0xe28
  401f5c:	ldr	x0, [x0, #712]
  401f60:	add	x2, x2, #0xcb8
  401f64:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401f68:	add	x1, x1, #0x8e0
  401f6c:	mov	x5, #0x0                   	// #0
  401f70:	bl	406170 <ferror@plt+0x4510>
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401870 <exit@plt>
  401f7c:	cmp	w0, #0x72
  401f80:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401f84:	mov	w23, #0x1                   	// #1
  401f88:	b	401d20 <ferror@plt+0xc0>
  401f8c:	cmp	w0, #0x100
  401f90:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401f94:	ldr	x0, [sp, #112]
  401f98:	cbz	x0, 40205c <ferror@plt+0x3fc>
  401f9c:	ldr	x1, [x24, #696]
  401fa0:	add	x2, x24, #0x2b8
  401fa4:	ldr	x0, [sp, #112]
  401fa8:	str	x2, [sp, #144]
  401fac:	bl	401ac0 <strcmp@plt>
  401fb0:	cbnz	w0, 4028a4 <ferror@plt+0xc44>
  401fb4:	ldr	x0, [sp, #144]
  401fb8:	ldr	x0, [x0]
  401fbc:	str	x0, [sp, #112]
  401fc0:	b	401d20 <ferror@plt+0xc0>
  401fc4:	cmn	w0, #0x2
  401fc8:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401fcc:	mov	w0, #0x0                   	// #0
  401fd0:	bl	4029c0 <ferror@plt+0xd60>
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	str	w0, [sp, #104]
  401fdc:	b	401d20 <ferror@plt+0xc0>
  401fe0:	mov	w28, #0x0                   	// #0
  401fe4:	b	401d20 <ferror@plt+0xc0>
  401fe8:	ldr	x0, [x24, #696]
  401fec:	add	x5, x24, #0x2b8
  401ff0:	add	x3, sp, #0xa0
  401ff4:	mov	x4, #0x0                   	// #0
  401ff8:	mov	w2, #0xa                   	// #10
  401ffc:	mov	x1, #0x0                   	// #0
  402000:	str	x5, [sp, #144]
  402004:	bl	4066a0 <ferror@plt+0x4a40>
  402008:	cbnz	w0, 40201c <ferror@plt+0x3bc>
  40200c:	ldr	x0, [sp, #160]
  402010:	cmp	x26, x0
  402014:	csel	x26, x26, x0, ls  // ls = plast
  402018:	b	401d20 <ferror@plt+0xc0>
  40201c:	cmp	w0, #0x1
  402020:	b.eq	401d20 <ferror@plt+0xc0>  // b.none
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0xdc8
  402034:	bl	401bd0 <dcgettext@plt>
  402038:	mov	x19, x0
  40203c:	ldr	x0, [sp, #144]
  402040:	ldr	x0, [x0]
  402044:	bl	404cd8 <ferror@plt+0x3078>
  402048:	mov	x3, x0
  40204c:	mov	x2, x19
  402050:	mov	w1, #0x0                   	// #0
  402054:	mov	w0, #0x1                   	// #1
  402058:	bl	401880 <error@plt>
  40205c:	add	x0, x24, #0x2b8
  402060:	str	x0, [sp, #144]
  402064:	b	401fb4 <ferror@plt+0x354>
  402068:	ldr	w0, [sp, #104]
  40206c:	cmp	w21, #0x1
  402070:	cset	w1, gt
  402074:	eor	w0, w0, #0x1
  402078:	tst	w1, w0
  40207c:	b.ne	40282c <ferror@plt+0xbcc>  // b.any
  402080:	ldr	w0, [sp, #104]
  402084:	cbnz	w0, 4022e0 <ferror@plt+0x680>
  402088:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40208c:	cmp	w21, #0x1
  402090:	ldr	x19, [x0, #720]
  402094:	b.ne	402560 <ferror@plt+0x900>  // b.any
  402098:	ldr	x24, [x20, x22]
  40209c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4020a0:	add	x1, x1, #0xe70
  4020a4:	mov	x0, x24
  4020a8:	bl	401ac0 <strcmp@plt>
  4020ac:	cbz	w0, 402560 <ferror@plt+0x900>
  4020b0:	cbnz	x26, 402724 <ferror@plt+0xac4>
  4020b4:	mov	x0, x19
  4020b8:	mov	w1, #0x2                   	// #2
  4020bc:	bl	402e08 <ferror@plt+0x11a8>
  4020c0:	cbnz	w23, 40275c <ferror@plt+0xafc>
  4020c4:	ldr	x0, [sp, #112]
  4020c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4020cc:	bl	404d28 <ferror@plt+0x30c8>
  4020d0:	mov	x24, x0
  4020d4:	cbz	x0, 401f08 <ferror@plt+0x2a8>
  4020d8:	cmp	x26, #0x400
  4020dc:	mov	x4, #0x0                   	// #0
  4020e0:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  4020e4:	mov	x19, #0x400                 	// #1024
  4020e8:	csel	x19, x26, x19, ls  // ls = plast
  4020ec:	mov	x1, #0x18                  	// #24
  4020f0:	ldr	x21, [x2, #720]
  4020f4:	mov	x0, x19
  4020f8:	str	x4, [sp, #104]
  4020fc:	bl	406478 <ferror@plt+0x4818>
  402100:	ldr	x4, [sp, #104]
  402104:	mov	x20, x0
  402108:	mov	x27, #0x0                   	// #0
  40210c:	mov	x25, #0x18                  	// #24
  402110:	cmp	x26, x27
  402114:	b.eq	402454 <ferror@plt+0x7f4>  // b.none
  402118:	mul	x22, x27, x25
  40211c:	mov	w2, w28
  402120:	mov	x1, x21
  402124:	add	x0, x20, x22
  402128:	bl	403090 <ferror@plt+0x1430>
  40212c:	mov	x4, x0
  402130:	cbz	x0, 4024b0 <ferror@plt+0x850>
  402134:	add	x27, x27, #0x1
  402138:	cmp	x27, x19
  40213c:	b.cc	402110 <ferror@plt+0x4b0>  // b.lo, b.ul, b.last
  402140:	add	x19, x19, #0x400
  402144:	str	x4, [sp, #104]
  402148:	umulh	x0, x19, x25
  40214c:	mul	x1, x19, x25
  402150:	cmp	x0, #0x0
  402154:	cset	x0, ne  // ne = any
  402158:	tbnz	x1, #63, 402860 <ferror@plt+0xc00>
  40215c:	cbnz	x0, 402860 <ferror@plt+0xc00>
  402160:	mov	x0, x20
  402164:	bl	406318 <ferror@plt+0x46b8>
  402168:	mov	x20, x0
  40216c:	add	x0, x22, #0x18
  402170:	add	x0, x20, x0
  402174:	mov	x2, #0x6000                	// #24576
  402178:	mov	w1, #0x0                   	// #0
  40217c:	bl	4019b0 <memset@plt>
  402180:	ldr	x4, [sp, #104]
  402184:	b	402110 <ferror@plt+0x4b0>
  402188:	cmp	x26, x22
  40218c:	mov	x1, x22
  402190:	csel	x26, x26, x22, ls  // ls = plast
  402194:	mov	x0, x26
  402198:	bl	404f20 <ferror@plt+0x32c0>
  40219c:	mov	x1, x0
  4021a0:	ldr	x0, [sp, #112]
  4021a4:	bl	404d28 <ferror@plt+0x30c8>
  4021a8:	mov	x24, x0
  4021ac:	cbz	x0, 401f08 <ferror@plt+0x2a8>
  4021b0:	ldr	w1, [sp, #104]
  4021b4:	ldr	w2, [sp, #120]
  4021b8:	orr	w21, w1, w2
  4021bc:	cbz	w21, 402400 <ferror@plt+0x7a0>
  4021c0:	mov	x2, x22
  4021c4:	mov	x1, x26
  4021c8:	bl	404f50 <ferror@plt+0x32f0>
  4021cc:	mov	x23, x0
  4021d0:	ldr	x0, [sp, #136]
  4021d4:	cbz	x0, 4021f4 <ferror@plt+0x594>
  4021d8:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  4021dc:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4021e0:	ldr	x0, [sp, #136]
  4021e4:	add	x1, x1, #0xef8
  4021e8:	ldr	x2, [x2, #712]
  4021ec:	bl	402eb8 <ferror@plt+0x1258>
  4021f0:	cbz	x0, 402444 <ferror@plt+0x7e4>
  4021f4:	ldr	w0, [sp, #120]
  4021f8:	cbnz	w0, 40268c <ferror@plt+0xa2c>
  4021fc:	mov	x21, #0x0                   	// #0
  402200:	adrp	x22, 41c000 <ferror@plt+0x1a3a0>
  402204:	b	40220c <ferror@plt+0x5ac>
  402208:	add	x21, x21, #0x1
  40220c:	cmp	x21, x26
  402210:	b.eq	4023e0 <ferror@plt+0x780>  // b.none
  402214:	ldr	x0, [x23, x21, lsl #3]
  402218:	mov	x1, #0x1                   	// #1
  40221c:	ldr	x3, [x22, #712]
  402220:	add	x2, x19, x0, lsl #3
  402224:	ldr	x0, [x19, x0, lsl #3]
  402228:	ldr	x20, [x2, #8]
  40222c:	sub	x20, x20, x0
  402230:	mov	x2, x20
  402234:	bl	401840 <fwrite_unlocked@plt>
  402238:	cmp	x20, x0
  40223c:	b.eq	402208 <ferror@plt+0x5a8>  // b.none
  402240:	bl	401c30 <__errno_location@plt>
  402244:	mov	x3, x0
  402248:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40224c:	mov	w2, #0x5                   	// #5
  402250:	add	x1, x1, #0xed0
  402254:	b	402428 <ferror@plt+0x7c8>
  402258:	adrp	x6, 408000 <ferror@plt+0x63a0>
  40225c:	add	x6, x6, #0xda8
  402260:	mov	x1, x6
  402264:	mov	w2, #0x5                   	// #5
  402268:	stp	x6, x5, [sp, #104]
  40226c:	bl	401bd0 <dcgettext@plt>
  402270:	ldr	x5, [sp, #112]
  402274:	mov	x4, x0
  402278:	mov	x3, x25
  40227c:	mov	x2, #0xffffffffffffffff    	// #-1
  402280:	mov	x0, x5
  402284:	mov	x1, #0x0                   	// #0
  402288:	mov	w5, #0x0                   	// #0
  40228c:	bl	406678 <ferror@plt+0x4a18>
  402290:	ldr	x6, [sp, #104]
  402294:	str	x6, [sp, #104]
  402298:	bl	401c30 <__errno_location@plt>
  40229c:	mov	x3, x0
  4022a0:	ldr	x6, [sp, #104]
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	ldr	w20, [x3]
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	mov	x1, x6
  4022b4:	bl	401bd0 <dcgettext@plt>
  4022b8:	mov	x19, x0
  4022bc:	ldr	x0, [x24, #696]
  4022c0:	bl	404cd8 <ferror@plt+0x3078>
  4022c4:	mov	x4, x0
  4022c8:	adrp	x2, 408000 <ferror@plt+0x63a0>
  4022cc:	mov	x3, x19
  4022d0:	mov	w1, w20
  4022d4:	add	x2, x2, #0xdc0
  4022d8:	mov	w0, #0x1                   	// #1
  4022dc:	bl	401880 <error@plt>
  4022e0:	sxtw	x20, w21
  4022e4:	mov	x24, #0x0                   	// #0
  4022e8:	mov	x22, x20
  4022ec:	mov	x25, x20
  4022f0:	b	402304 <ferror@plt+0x6a4>
  4022f4:	ldr	x0, [x19, x24, lsl #3]
  4022f8:	add	x24, x24, #0x1
  4022fc:	bl	401860 <strlen@plt>
  402300:	add	x25, x25, x0
  402304:	cmp	w21, w24
  402308:	b.gt	4022f4 <ferror@plt+0x694>
  40230c:	mov	x0, x25
  402310:	mov	x25, #0x0                   	// #0
  402314:	bl	4062b8 <ferror@plt+0x4658>
  402318:	mov	x24, x0
  40231c:	b	40233c <ferror@plt+0x6dc>
  402320:	ldr	x1, [x19, x25, lsl #3]
  402324:	mov	x0, x24
  402328:	bl	4018e0 <stpcpy@plt>
  40232c:	str	x24, [x19, x25, lsl #3]
  402330:	mov	x24, x0
  402334:	add	x25, x25, #0x1
  402338:	strb	w28, [x24], #1
  40233c:	cmp	w21, w25
  402340:	b.gt	402320 <ferror@plt+0x6c0>
  402344:	str	x24, [x19, x20, lsl #3]
  402348:	b	401ef0 <ferror@plt+0x290>
  40234c:	ldr	w0, [sp, #104]
  402350:	cmp	w0, #0x0
  402354:	ldr	w0, [sp, #120]
  402358:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40235c:	b.eq	40284c <ferror@plt+0xbec>  // b.none
  402360:	ldr	x0, [sp, #136]
  402364:	cbz	x0, 402384 <ferror@plt+0x724>
  402368:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  40236c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402370:	ldr	x0, [sp, #136]
  402374:	add	x1, x1, #0xef8
  402378:	ldr	x2, [x2, #712]
  40237c:	bl	402eb8 <ferror@plt+0x1258>
  402380:	cbz	x0, 402444 <ferror@plt+0x7e4>
  402384:	cbz	x26, 4023e0 <ferror@plt+0x780>
  402388:	cbz	x22, 402798 <ferror@plt+0xb38>
  40238c:	ldr	w0, [sp, #120]
  402390:	cbz	w0, 4026cc <ferror@plt+0xa6c>
  402394:	ldr	x1, [sp, #128]
  402398:	adrp	x20, 408000 <ferror@plt+0x63a0>
  40239c:	ldr	x0, [sp, #152]
  4023a0:	add	x20, x20, #0xec8
  4023a4:	mov	x19, #0x0                   	// #0
  4023a8:	sub	x21, x0, x1
  4023ac:	mov	x1, x21
  4023b0:	mov	x0, x24
  4023b4:	bl	404d70 <ferror@plt+0x3110>
  4023b8:	ldr	x1, [sp, #128]
  4023bc:	mov	w3, w28
  4023c0:	add	x2, x1, x0
  4023c4:	mov	x1, x20
  4023c8:	mov	w0, #0x1                   	// #1
  4023cc:	bl	4019a0 <__printf_chk@plt>
  4023d0:	tbnz	w0, #31, 402240 <ferror@plt+0x5e0>
  4023d4:	add	x19, x19, #0x1
  4023d8:	cmp	x19, x26
  4023dc:	b.ne	4023ac <ferror@plt+0x74c>  // b.any
  4023e0:	mov	w0, #0x0                   	// #0
  4023e4:	ldp	x19, x20, [sp, #16]
  4023e8:	ldp	x21, x22, [sp, #32]
  4023ec:	ldp	x23, x24, [sp, #48]
  4023f0:	ldp	x25, x26, [sp, #64]
  4023f4:	ldp	x27, x28, [sp, #80]
  4023f8:	ldp	x29, x30, [sp], #288
  4023fc:	ret
  402400:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402404:	mov	x20, #0x0                   	// #0
  402408:	ldr	x0, [x0, #720]
  40240c:	bl	4071e8 <ferror@plt+0x5588>
  402410:	cbz	w0, 4024e0 <ferror@plt+0x880>
  402414:	bl	401c30 <__errno_location@plt>
  402418:	mov	x3, x0
  40241c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402420:	add	x1, x1, #0xe88
  402424:	mov	w2, #0x5                   	// #5
  402428:	ldr	w19, [x3]
  40242c:	mov	x0, #0x0                   	// #0
  402430:	bl	401bd0 <dcgettext@plt>
  402434:	mov	x2, x0
  402438:	mov	w1, w19
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401880 <error@plt>
  402444:	bl	401c30 <__errno_location@plt>
  402448:	mov	x3, x0
  40244c:	ldr	x2, [sp, #136]
  402450:	b	401f14 <ferror@plt+0x2b4>
  402454:	cbz	x4, 4024b0 <ferror@plt+0x850>
  402458:	add	x19, sp, #0xa0
  40245c:	mov	x22, #0x18                  	// #24
  402460:	mov	x0, x19
  402464:	bl	403080 <ferror@plt+0x1420>
  402468:	b	402470 <ferror@plt+0x810>
  40246c:	cbz	x25, 402764 <ferror@plt+0xb04>
  402470:	mov	x1, x27
  402474:	mov	x0, x24
  402478:	bl	404d70 <ferror@plt+0x3110>
  40247c:	cmp	x26, x0
  402480:	madd	x0, x0, x22, x20
  402484:	mov	x25, x27
  402488:	mov	w2, w28
  40248c:	mov	x1, x21
  402490:	add	x27, x27, #0x1
  402494:	csel	x0, x0, x19, hi  // hi = pmore
  402498:	bl	403090 <ferror@plt+0x1430>
  40249c:	cbnz	x0, 40246c <ferror@plt+0x80c>
  4024a0:	cbz	x25, 402864 <ferror@plt+0xc04>
  4024a4:	mov	x27, x25
  4024a8:	mov	x0, x19
  4024ac:	bl	4031c0 <ferror@plt+0x1560>
  4024b0:	ldr	w0, [x21]
  4024b4:	tbnz	w0, #5, 402414 <ferror@plt+0x7b4>
  4024b8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4024bc:	cmp	x26, x27
  4024c0:	csel	x26, x26, x27, ls  // ls = plast
  4024c4:	ldr	x0, [x0, #720]
  4024c8:	bl	4071e8 <ferror@plt+0x5588>
  4024cc:	cbnz	w0, 402414 <ferror@plt+0x7b4>
  4024d0:	mov	x22, x26
  4024d4:	mov	x19, #0x0                   	// #0
  4024d8:	cbnz	w23, 402360 <ferror@plt+0x700>
  4024dc:	mov	w21, #0x1                   	// #1
  4024e0:	mov	x0, x24
  4024e4:	mov	x2, x22
  4024e8:	mov	x1, x26
  4024ec:	bl	404f50 <ferror@plt+0x32f0>
  4024f0:	mov	x23, x0
  4024f4:	ldr	x0, [sp, #136]
  4024f8:	cbz	x0, 402518 <ferror@plt+0x8b8>
  4024fc:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  402500:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402504:	ldr	x0, [sp, #136]
  402508:	add	x1, x1, #0xef8
  40250c:	ldr	x2, [x2, #712]
  402510:	bl	402eb8 <ferror@plt+0x1258>
  402514:	cbz	x0, 402444 <ferror@plt+0x7e4>
  402518:	mov	x24, #0x0                   	// #0
  40251c:	cbz	w21, 4021f4 <ferror@plt+0x594>
  402520:	mov	x25, #0x18                  	// #24
  402524:	adrp	x21, 41c000 <ferror@plt+0x1a3a0>
  402528:	b	402554 <ferror@plt+0x8f4>
  40252c:	ldr	x19, [x23, x24, lsl #3]
  402530:	mov	x1, #0x1                   	// #1
  402534:	ldr	x3, [x21, #712]
  402538:	madd	x19, x19, x25, x20
  40253c:	ldp	x2, x0, [x19, #8]
  402540:	bl	401840 <fwrite_unlocked@plt>
  402544:	ldr	x1, [x19, #8]
  402548:	cmp	x0, x1
  40254c:	b.ne	402240 <ferror@plt+0x5e0>  // b.any
  402550:	add	x24, x24, #0x1
  402554:	cmp	x22, x24
  402558:	b.ne	40252c <ferror@plt+0x8cc>  // b.any
  40255c:	b	4023e0 <ferror@plt+0x780>
  402560:	mov	x0, x19
  402564:	mov	w1, #0x2                   	// #2
  402568:	bl	402e08 <ferror@plt+0x11a8>
  40256c:	eor	w0, w23, #0x1
  402570:	cmn	x26, #0x1
  402574:	csel	w0, w0, wzr, ne  // ne = any
  402578:	cbz	w0, 40275c <ferror@plt+0xafc>
  40257c:	cbz	x26, 4020c4 <ferror@plt+0x464>
  402580:	add	x19, sp, #0xa0
  402584:	mov	w1, #0x0                   	// #0
  402588:	mov	x2, x19
  40258c:	mov	w0, #0x0                   	// #0
  402590:	bl	401bc0 <__fxstat@plt>
  402594:	cbnz	w0, 4020c4 <ferror@plt+0x464>
  402598:	ldr	w1, [sp, #176]
  40259c:	mov	w2, #0xd000                	// #53248
  4025a0:	and	w1, w1, w2
  4025a4:	cmp	w1, #0x8, lsl #12
  4025a8:	b.ne	4020c4 <ferror@plt+0x464>  // b.any
  4025ac:	mov	w2, #0x1                   	// #1
  4025b0:	mov	x1, #0x0                   	// #0
  4025b4:	ldr	x20, [sp, #208]
  4025b8:	bl	4018c0 <lseek@plt>
  4025bc:	tbnz	x0, #63, 4020c4 <ferror@plt+0x464>
  4025c0:	sub	x0, x20, x0
  4025c4:	cmp	x0, #0x800, lsl #12
  4025c8:	b.gt	4020c4 <ferror@plt+0x464>
  4025cc:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4025d0:	mov	x1, x19
  4025d4:	ldr	x0, [x0, #720]
  4025d8:	bl	405b00 <ferror@plt+0x3ea0>
  4025dc:	mov	x24, x0
  4025e0:	cbz	x0, 402414 <ferror@plt+0x7b4>
  4025e4:	ldr	x20, [sp, #160]
  4025e8:	cbz	x20, 40260c <ferror@plt+0x9ac>
  4025ec:	add	x0, x0, x20
  4025f0:	ldurb	w0, [x0, #-1]
  4025f4:	cmp	w0, w28
  4025f8:	b.eq	40260c <ferror@plt+0x9ac>  // b.none
  4025fc:	add	x0, x20, #0x1
  402600:	str	x0, [sp, #160]
  402604:	strb	w28, [x24, x20]
  402608:	ldr	x20, [sp, #160]
  40260c:	add	x20, x24, x20
  402610:	mov	x0, x24
  402614:	mov	x22, #0x0                   	// #0
  402618:	b	402630 <ferror@plt+0x9d0>
  40261c:	sub	x2, x20, x0
  402620:	mov	w1, w28
  402624:	mov	x22, x19
  402628:	bl	401bb0 <memchr@plt>
  40262c:	add	x0, x0, #0x1
  402630:	cmp	x20, x0
  402634:	add	x19, x22, #0x1
  402638:	b.hi	40261c <ferror@plt+0x9bc>  // b.pmore
  40263c:	cmp	xzr, x19, lsr #61
  402640:	lsl	x0, x19, #3
  402644:	cset	x1, ne  // ne = any
  402648:	tbnz	x19, #60, 402860 <ferror@plt+0xc00>
  40264c:	cbnz	x1, 402860 <ferror@plt+0xc00>
  402650:	bl	4062b8 <ferror@plt+0x4658>
  402654:	mov	x19, x0
  402658:	mov	x25, x0
  40265c:	add	x21, x0, x22, lsl #3
  402660:	str	x24, [x0]
  402664:	b	402680 <ferror@plt+0xa20>
  402668:	sub	x2, x20, x24
  40266c:	mov	x0, x24
  402670:	mov	w1, w28
  402674:	bl	401bb0 <memchr@plt>
  402678:	add	x24, x0, #0x1
  40267c:	str	x24, [x25, #8]!
  402680:	cmp	x25, x21
  402684:	b.ne	402668 <ferror@plt+0xa08>  // b.any
  402688:	b	401ef0 <ferror@plt+0x290>
  40268c:	adrp	x20, 408000 <ferror@plt+0x63a0>
  402690:	mov	x19, #0x0                   	// #0
  402694:	add	x20, x20, #0xec8
  402698:	b	4026c0 <ferror@plt+0xa60>
  40269c:	ldr	x4, [sp, #128]
  4026a0:	mov	w3, w28
  4026a4:	ldr	x2, [x23, x19, lsl #3]
  4026a8:	mov	x1, x20
  4026ac:	mov	w0, #0x1                   	// #1
  4026b0:	add	x2, x4, x2
  4026b4:	bl	4019a0 <__printf_chk@plt>
  4026b8:	tbnz	w0, #31, 402240 <ferror@plt+0x5e0>
  4026bc:	add	x19, x19, #0x1
  4026c0:	cmp	x19, x26
  4026c4:	b.ne	40269c <ferror@plt+0xa3c>  // b.any
  4026c8:	b	4023e0 <ferror@plt+0x780>
  4026cc:	sub	x23, x22, #0x1
  4026d0:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  4026d4:	mov	x21, #0x0                   	// #0
  4026d8:	add	x22, x2, #0x2c8
  4026dc:	b	4026ec <ferror@plt+0xa8c>
  4026e0:	add	x21, x21, #0x1
  4026e4:	cmp	x21, x26
  4026e8:	b.eq	4023e0 <ferror@plt+0x780>  // b.none
  4026ec:	mov	x1, x23
  4026f0:	mov	x0, x24
  4026f4:	bl	404d70 <ferror@plt+0x3110>
  4026f8:	add	x2, x19, x0, lsl #3
  4026fc:	ldr	x3, [x22]
  402700:	mov	x1, #0x1                   	// #1
  402704:	ldr	x0, [x19, x0, lsl #3]
  402708:	ldr	x20, [x2, #8]
  40270c:	sub	x20, x20, x0
  402710:	mov	x2, x20
  402714:	bl	401840 <fwrite_unlocked@plt>
  402718:	cmp	x20, x0
  40271c:	b.eq	4026e0 <ferror@plt+0xa80>  // b.none
  402720:	b	402240 <ferror@plt+0x5e0>
  402724:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402728:	mov	x2, x19
  40272c:	mov	x0, x24
  402730:	add	x1, x1, #0xe78
  402734:	bl	402eb8 <ferror@plt+0x1258>
  402738:	cbz	x0, 4027bc <ferror@plt+0xb5c>
  40273c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402740:	mov	w1, #0x2                   	// #2
  402744:	ldr	x0, [x0, #720]
  402748:	bl	402e08 <ferror@plt+0x11a8>
  40274c:	eor	w0, w23, #0x1
  402750:	cmn	x26, #0x1
  402754:	csel	w0, w0, wzr, ne  // ne = any
  402758:	cbnz	w0, 402580 <ferror@plt+0x920>
  40275c:	add	x19, sp, #0xa0
  402760:	b	4025cc <ferror@plt+0x96c>
  402764:	mov	x25, #0x1                   	// #1
  402768:	b	4024a4 <ferror@plt+0x844>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402774:	mov	x0, #0x0                   	// #0
  402778:	add	x1, x1, #0xe48
  40277c:	bl	401bd0 <dcgettext@plt>
  402780:	mov	x2, x0
  402784:	mov	w1, #0x0                   	// #0
  402788:	mov	w0, #0x0                   	// #0
  40278c:	bl	401880 <error@plt>
  402790:	mov	w0, #0x1                   	// #1
  402794:	bl	4029c0 <ferror@plt+0xd60>
  402798:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40279c:	add	x1, x1, #0xeb0
  4027a0:	mov	w2, #0x5                   	// #5
  4027a4:	mov	x0, #0x0                   	// #0
  4027a8:	bl	401bd0 <dcgettext@plt>
  4027ac:	mov	w1, #0x0                   	// #0
  4027b0:	mov	x2, x0
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	bl	401880 <error@plt>
  4027bc:	bl	401c30 <__errno_location@plt>
  4027c0:	ldr	w19, [x0]
  4027c4:	ldr	x2, [x20, x22]
  4027c8:	mov	w1, #0x3                   	// #3
  4027cc:	mov	w0, #0x0                   	// #0
  4027d0:	bl	404b60 <ferror@plt+0x2f00>
  4027d4:	mov	x3, x0
  4027d8:	adrp	x2, 408000 <ferror@plt+0x63a0>
  4027dc:	mov	w1, w19
  4027e0:	mov	w0, w21
  4027e4:	add	x2, x2, #0xe80
  4027e8:	bl	401880 <error@plt>
  4027ec:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	add	x1, x1, #0xee0
  4027f8:	mov	x0, #0x0                   	// #0
  4027fc:	bl	401bd0 <dcgettext@plt>
  402800:	mov	x20, x0
  402804:	mov	x0, #0x0                   	// #0
  402808:	ldr	x0, [x19, x0]
  40280c:	bl	404cd8 <ferror@plt+0x3078>
  402810:	mov	x3, x0
  402814:	mov	x2, x20
  402818:	mov	w1, #0x0                   	// #0
  40281c:	mov	w0, #0x0                   	// #0
  402820:	bl	401880 <error@plt>
  402824:	mov	w0, #0x1                   	// #1
  402828:	bl	4029c0 <ferror@plt+0xd60>
  40282c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402830:	mov	w2, #0x5                   	// #5
  402834:	add	x1, x1, #0xee0
  402838:	mov	x0, #0x0                   	// #0
  40283c:	bl	401bd0 <dcgettext@plt>
  402840:	mov	x20, x0
  402844:	mov	x0, #0x8                   	// #8
  402848:	b	402808 <ferror@plt+0xba8>
  40284c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402850:	ldr	x0, [x0, #720]
  402854:	bl	4071e8 <ferror@plt+0x5588>
  402858:	cbz	w0, 402360 <ferror@plt+0x700>
  40285c:	b	402414 <ferror@plt+0x7b4>
  402860:	bl	406510 <ferror@plt+0x48b0>
  402864:	mov	w2, #0x5                   	// #5
  402868:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40286c:	add	x1, x1, #0xe98
  402870:	bl	401bd0 <dcgettext@plt>
  402874:	mov	w1, #0x4b                  	// #75
  402878:	mov	x2, x0
  40287c:	mov	w0, #0x1                   	// #1
  402880:	bl	401880 <error@plt>
  402884:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402888:	mov	w2, #0x5                   	// #5
  40288c:	add	x1, x1, #0xd88
  402890:	b	4027a4 <ferror@plt+0xb44>
  402894:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402898:	mov	w2, #0x5                   	// #5
  40289c:	add	x1, x1, #0xde0
  4028a0:	b	4027a4 <ferror@plt+0xb44>
  4028a4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	add	x1, x1, #0xe00
  4028b0:	b	4027a4 <ferror@plt+0xb44>
  4028b4:	mov	x29, #0x0                   	// #0
  4028b8:	mov	x30, #0x0                   	// #0
  4028bc:	mov	x5, x0
  4028c0:	ldr	x1, [sp]
  4028c4:	add	x2, sp, #0x8
  4028c8:	mov	x6, sp
  4028cc:	movz	x0, #0x0, lsl #48
  4028d0:	movk	x0, #0x0, lsl #32
  4028d4:	movk	x0, #0x40, lsl #16
  4028d8:	movk	x0, #0x1c70
  4028dc:	movz	x3, #0x0, lsl #48
  4028e0:	movk	x3, #0x0, lsl #32
  4028e4:	movk	x3, #0x40, lsl #16
  4028e8:	movk	x3, #0x8790
  4028ec:	movz	x4, #0x0, lsl #48
  4028f0:	movk	x4, #0x0, lsl #32
  4028f4:	movk	x4, #0x40, lsl #16
  4028f8:	movk	x4, #0x8810
  4028fc:	bl	401990 <__libc_start_main@plt>
  402900:	bl	401a40 <abort@plt>
  402904:	adrp	x0, 41b000 <ferror@plt+0x193a0>
  402908:	ldr	x0, [x0, #4064]
  40290c:	cbz	x0, 402914 <ferror@plt+0xcb4>
  402910:	b	401a30 <__gmon_start__@plt>
  402914:	ret
  402918:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40291c:	add	x0, x0, #0x2a8
  402920:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  402924:	add	x1, x1, #0x2a8
  402928:	cmp	x1, x0
  40292c:	b.eq	402944 <ferror@plt+0xce4>  // b.none
  402930:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402934:	ldr	x1, [x1, #2112]
  402938:	cbz	x1, 402944 <ferror@plt+0xce4>
  40293c:	mov	x16, x1
  402940:	br	x16
  402944:	ret
  402948:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40294c:	add	x0, x0, #0x2a8
  402950:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  402954:	add	x1, x1, #0x2a8
  402958:	sub	x1, x1, x0
  40295c:	lsr	x2, x1, #63
  402960:	add	x1, x2, x1, asr #3
  402964:	cmp	xzr, x1, asr #1
  402968:	asr	x1, x1, #1
  40296c:	b.eq	402984 <ferror@plt+0xd24>  // b.none
  402970:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402974:	ldr	x2, [x2, #2120]
  402978:	cbz	x2, 402984 <ferror@plt+0xd24>
  40297c:	mov	x16, x2
  402980:	br	x16
  402984:	ret
  402988:	stp	x29, x30, [sp, #-32]!
  40298c:	mov	x29, sp
  402990:	str	x19, [sp, #16]
  402994:	adrp	x19, 41c000 <ferror@plt+0x1a3a0>
  402998:	ldrb	w0, [x19, #736]
  40299c:	cbnz	w0, 4029ac <ferror@plt+0xd4c>
  4029a0:	bl	402918 <ferror@plt+0xcb8>
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	strb	w0, [x19, #736]
  4029ac:	ldr	x19, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #32
  4029b4:	ret
  4029b8:	b	402948 <ferror@plt+0xce8>
  4029bc:	nop
  4029c0:	stp	x29, x30, [sp, #-176]!
  4029c4:	mov	x29, sp
  4029c8:	stp	x19, x20, [sp, #16]
  4029cc:	mov	w19, w0
  4029d0:	stp	x21, x22, [sp, #32]
  4029d4:	str	x23, [sp, #48]
  4029d8:	cbz	w0, 402a18 <ferror@plt+0xdb8>
  4029dc:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4029e8:	add	x1, x1, #0x8f8
  4029ec:	ldr	x20, [x0, #688]
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	bl	401bd0 <dcgettext@plt>
  4029f8:	mov	x2, x0
  4029fc:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  402a00:	mov	x0, x20
  402a04:	mov	w1, #0x1                   	// #1
  402a08:	ldr	x3, [x3, #760]
  402a0c:	bl	401ab0 <__fprintf_chk@plt>
  402a10:	mov	w0, w19
  402a14:	bl	401870 <exit@plt>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402a20:	mov	x0, #0x0                   	// #0
  402a24:	add	x1, x1, #0x920
  402a28:	bl	401bd0 <dcgettext@plt>
  402a2c:	adrp	x20, 41c000 <ferror@plt+0x1a3a0>
  402a30:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  402a34:	mov	x1, x0
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	adrp	x22, 408000 <ferror@plt+0x63a0>
  402a40:	ldr	x4, [x2, #760]
  402a44:	add	x21, sp, #0x40
  402a48:	add	x22, x22, #0x8e0
  402a4c:	mov	x3, x4
  402a50:	mov	x2, x4
  402a54:	bl	4019a0 <__printf_chk@plt>
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	add	x1, x1, #0x980
  402a68:	bl	401bd0 <dcgettext@plt>
  402a6c:	ldr	x1, [x20, #712]
  402a70:	bl	401be0 <fputs_unlocked@plt>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	add	x1, x1, #0x9c8
  402a84:	bl	401bd0 <dcgettext@plt>
  402a88:	ldr	x1, [x20, #712]
  402a8c:	bl	401be0 <fputs_unlocked@plt>
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	add	x1, x1, #0xa00
  402aa0:	bl	401bd0 <dcgettext@plt>
  402aa4:	ldr	x1, [x20, #712]
  402aa8:	bl	401be0 <fputs_unlocked@plt>
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402ab4:	mov	x0, #0x0                   	// #0
  402ab8:	add	x1, x1, #0xa50
  402abc:	bl	401bd0 <dcgettext@plt>
  402ac0:	ldr	x1, [x20, #712]
  402ac4:	bl	401be0 <fputs_unlocked@plt>
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	add	x1, x1, #0xbd0
  402ad8:	bl	401bd0 <dcgettext@plt>
  402adc:	ldr	x1, [x20, #712]
  402ae0:	bl	401be0 <fputs_unlocked@plt>
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402aec:	mov	x0, #0x0                   	// #0
  402af0:	add	x1, x1, #0xc10
  402af4:	bl	401bd0 <dcgettext@plt>
  402af8:	ldr	x1, [x20, #712]
  402afc:	bl	401be0 <fputs_unlocked@plt>
  402b00:	mov	w2, #0x5                   	// #5
  402b04:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402b08:	mov	x0, #0x0                   	// #0
  402b0c:	add	x1, x1, #0xc40
  402b10:	bl	401bd0 <dcgettext@plt>
  402b14:	ldr	x1, [x20, #712]
  402b18:	bl	401be0 <fputs_unlocked@plt>
  402b1c:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402b20:	add	x2, x2, #0xf68
  402b24:	ldp	x4, x5, [x2, #16]
  402b28:	stp	x4, x5, [sp, #80]
  402b2c:	ldp	x1, x0, [x2]
  402b30:	stp	x1, x0, [sp, #64]
  402b34:	ldp	x4, x5, [x2, #32]
  402b38:	stp	x4, x5, [sp, #96]
  402b3c:	ldp	x4, x5, [x2, #48]
  402b40:	stp	x4, x5, [sp, #112]
  402b44:	ldp	x4, x5, [x2, #64]
  402b48:	stp	x4, x5, [sp, #128]
  402b4c:	ldp	x4, x5, [x2, #80]
  402b50:	stp	x4, x5, [sp, #144]
  402b54:	ldp	x2, x3, [x2, #96]
  402b58:	stp	x2, x3, [sp, #160]
  402b5c:	cbnz	x1, 402c30 <ferror@plt+0xfd0>
  402b60:	ldr	x23, [x21, #8]
  402b64:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	add	x1, x1, #0xc78
  402b70:	mov	x0, #0x0                   	// #0
  402b74:	cbz	x23, 402c40 <ferror@plt+0xfe0>
  402b78:	bl	401bd0 <dcgettext@plt>
  402b7c:	adrp	x21, 408000 <ferror@plt+0x63a0>
  402b80:	add	x21, x21, #0xc90
  402b84:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402b88:	mov	x3, x21
  402b8c:	add	x2, x2, #0xcb8
  402b90:	mov	x1, x0
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	bl	4019a0 <__printf_chk@plt>
  402b9c:	mov	x1, #0x0                   	// #0
  402ba0:	mov	w0, #0x5                   	// #5
  402ba4:	bl	401c50 <setlocale@plt>
  402ba8:	cbz	x0, 402bc0 <ferror@plt+0xf60>
  402bac:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402bb0:	mov	x2, #0x3                   	// #3
  402bb4:	add	x1, x1, #0xcc8
  402bb8:	bl	401970 <strncmp@plt>
  402bbc:	cbnz	w0, 402cdc <ferror@plt+0x107c>
  402bc0:	mov	w2, #0x5                   	// #5
  402bc4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402bc8:	mov	x0, #0x0                   	// #0
  402bcc:	add	x1, x1, #0xd18
  402bd0:	bl	401bd0 <dcgettext@plt>
  402bd4:	mov	x1, x0
  402bd8:	mov	x3, x22
  402bdc:	mov	x2, x21
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	bl	4019a0 <__printf_chk@plt>
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402bf0:	mov	x0, #0x0                   	// #0
  402bf4:	add	x1, x1, #0xd38
  402bf8:	bl	401bd0 <dcgettext@plt>
  402bfc:	mov	x1, x0
  402c00:	cmp	x23, x22
  402c04:	adrp	x2, 409000 <ferror@plt+0x73a0>
  402c08:	adrp	x3, 408000 <ferror@plt+0x63a0>
  402c0c:	add	x2, x2, #0x9d8
  402c10:	add	x3, x3, #0x8e8
  402c14:	csel	x3, x3, x2, eq  // eq = none
  402c18:	mov	x2, x23
  402c1c:	mov	w0, #0x1                   	// #1
  402c20:	bl	4019a0 <__printf_chk@plt>
  402c24:	b	402a10 <ferror@plt+0xdb0>
  402c28:	ldr	x1, [x21, #16]!
  402c2c:	cbz	x1, 402b60 <ferror@plt+0xf00>
  402c30:	mov	x0, x22
  402c34:	bl	401ac0 <strcmp@plt>
  402c38:	cbnz	w0, 402c28 <ferror@plt+0xfc8>
  402c3c:	b	402b60 <ferror@plt+0xf00>
  402c40:	bl	401bd0 <dcgettext@plt>
  402c44:	adrp	x21, 408000 <ferror@plt+0x63a0>
  402c48:	add	x21, x21, #0xc90
  402c4c:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402c50:	mov	x3, x21
  402c54:	add	x2, x2, #0xcb8
  402c58:	mov	x1, x0
  402c5c:	mov	w0, #0x1                   	// #1
  402c60:	bl	4019a0 <__printf_chk@plt>
  402c64:	mov	x1, #0x0                   	// #0
  402c68:	mov	w0, #0x5                   	// #5
  402c6c:	bl	401c50 <setlocale@plt>
  402c70:	cbz	x0, 402c88 <ferror@plt+0x1028>
  402c74:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402c78:	mov	x2, #0x3                   	// #3
  402c7c:	add	x1, x1, #0xcc8
  402c80:	bl	401970 <strncmp@plt>
  402c84:	cbnz	w0, 402cd8 <ferror@plt+0x1078>
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	add	x1, x1, #0xd18
  402c98:	bl	401bd0 <dcgettext@plt>
  402c9c:	mov	x1, x0
  402ca0:	mov	x3, x22
  402ca4:	mov	x2, x21
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	bl	4019a0 <__printf_chk@plt>
  402cb0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	add	x1, x1, #0xd38
  402cbc:	mov	x0, #0x0                   	// #0
  402cc0:	bl	401bd0 <dcgettext@plt>
  402cc4:	mov	x23, x22
  402cc8:	adrp	x3, 408000 <ferror@plt+0x63a0>
  402ccc:	mov	x1, x0
  402cd0:	add	x3, x3, #0x8e8
  402cd4:	b	402c18 <ferror@plt+0xfb8>
  402cd8:	mov	x23, x22
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402ce4:	mov	x0, #0x0                   	// #0
  402ce8:	add	x1, x1, #0xcd0
  402cec:	bl	401bd0 <dcgettext@plt>
  402cf0:	ldr	x1, [x20, #712]
  402cf4:	bl	401be0 <fputs_unlocked@plt>
  402cf8:	b	402bc0 <ferror@plt+0xf60>
  402cfc:	nop
  402d00:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  402d04:	str	x0, [x1, #744]
  402d08:	ret
  402d0c:	nop
  402d10:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  402d14:	strb	w0, [x1, #752]
  402d18:	ret
  402d1c:	nop
  402d20:	stp	x29, x30, [sp, #-48]!
  402d24:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402d28:	mov	x29, sp
  402d2c:	ldr	x0, [x0, #712]
  402d30:	bl	4073d8 <ferror@plt+0x5778>
  402d34:	cbz	w0, 402d6c <ferror@plt+0x110c>
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	adrp	x20, 41c000 <ferror@plt+0x1a3a0>
  402d40:	add	x0, x20, #0x2e8
  402d44:	str	x21, [sp, #32]
  402d48:	ldrb	w21, [x0, #8]
  402d4c:	bl	401c30 <__errno_location@plt>
  402d50:	mov	x19, x0
  402d54:	cbz	w21, 402d84 <ferror@plt+0x1124>
  402d58:	ldr	w0, [x0]
  402d5c:	cmp	w0, #0x20
  402d60:	b.ne	402d84 <ferror@plt+0x1124>  // b.any
  402d64:	ldp	x19, x20, [sp, #16]
  402d68:	ldr	x21, [sp, #32]
  402d6c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402d70:	ldr	x0, [x0, #688]
  402d74:	bl	4073d8 <ferror@plt+0x5778>
  402d78:	cbnz	w0, 402dd8 <ferror@plt+0x1178>
  402d7c:	ldp	x29, x30, [sp], #48
  402d80:	ret
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402d8c:	mov	x0, #0x0                   	// #0
  402d90:	add	x1, x1, #0xed0
  402d94:	bl	401bd0 <dcgettext@plt>
  402d98:	ldr	x2, [x20, #744]
  402d9c:	mov	x20, x0
  402da0:	cbz	x2, 402de4 <ferror@plt+0x1184>
  402da4:	ldr	w19, [x19]
  402da8:	mov	x0, x2
  402dac:	bl	404b48 <ferror@plt+0x2ee8>
  402db0:	mov	x3, x0
  402db4:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402db8:	mov	w1, w19
  402dbc:	mov	x4, x20
  402dc0:	add	x2, x2, #0xdc0
  402dc4:	mov	w0, #0x0                   	// #0
  402dc8:	bl	401880 <error@plt>
  402dcc:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402dd0:	ldr	w0, [x0, #584]
  402dd4:	bl	401830 <_exit@plt>
  402dd8:	stp	x19, x20, [sp, #16]
  402ddc:	str	x21, [sp, #32]
  402de0:	b	402dcc <ferror@plt+0x116c>
  402de4:	ldr	w1, [x19]
  402de8:	mov	x3, x0
  402dec:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	add	x2, x2, #0xe80
  402df8:	bl	401880 <error@plt>
  402dfc:	b	402dcc <ferror@plt+0x116c>
  402e00:	b	401a50 <posix_fadvise@plt>
  402e04:	nop
  402e08:	cbz	x0, 402e38 <ferror@plt+0x11d8>
  402e0c:	stp	x29, x30, [sp, #-32]!
  402e10:	mov	x29, sp
  402e14:	str	x19, [sp, #16]
  402e18:	mov	w19, w1
  402e1c:	bl	4018f0 <fileno@plt>
  402e20:	mov	w3, w19
  402e24:	mov	x2, #0x0                   	// #0
  402e28:	ldr	x19, [sp, #16]
  402e2c:	mov	x1, #0x0                   	// #0
  402e30:	ldp	x29, x30, [sp], #32
  402e34:	b	401a50 <posix_fadvise@plt>
  402e38:	ret
  402e3c:	nop
  402e40:	stp	x29, x30, [sp, #-32]!
  402e44:	adrp	x1, 409000 <ferror@plt+0x73a0>
  402e48:	mov	x29, sp
  402e4c:	str	x19, [sp, #16]
  402e50:	mov	w19, w0
  402e54:	add	x0, x1, #0x120
  402e58:	mov	w1, #0x0                   	// #0
  402e5c:	bl	401950 <open@plt>
  402e60:	cmp	w19, w0
  402e64:	b.eq	402e80 <ferror@plt+0x1220>  // b.none
  402e68:	mov	w19, #0x0                   	// #0
  402e6c:	tbz	w0, #31, 402e94 <ferror@plt+0x1234>
  402e70:	mov	w0, w19
  402e74:	ldr	x19, [sp, #16]
  402e78:	ldp	x29, x30, [sp], #32
  402e7c:	ret
  402e80:	mov	w19, #0x1                   	// #1
  402e84:	mov	w0, w19
  402e88:	ldr	x19, [sp, #16]
  402e8c:	ldp	x29, x30, [sp], #32
  402e90:	ret
  402e94:	bl	401a10 <close@plt>
  402e98:	bl	401c30 <__errno_location@plt>
  402e9c:	mov	w1, #0x9                   	// #9
  402ea0:	str	w1, [x0]
  402ea4:	mov	w0, w19
  402ea8:	ldr	x19, [sp, #16]
  402eac:	ldp	x29, x30, [sp], #32
  402eb0:	ret
  402eb4:	nop
  402eb8:	stp	x29, x30, [sp, #-80]!
  402ebc:	mov	x29, sp
  402ec0:	stp	x19, x20, [sp, #16]
  402ec4:	mov	x20, x2
  402ec8:	stp	x21, x22, [sp, #32]
  402ecc:	stp	x23, x24, [sp, #48]
  402ed0:	mov	x24, x0
  402ed4:	mov	x0, x2
  402ed8:	stp	x25, x26, [sp, #64]
  402edc:	mov	x25, x1
  402ee0:	bl	4018f0 <fileno@plt>
  402ee4:	mov	w19, w0
  402ee8:	bl	401c30 <__errno_location@plt>
  402eec:	cmp	w19, #0x1
  402ef0:	mov	x21, x0
  402ef4:	b.eq	402fc0 <ferror@plt+0x1360>  // b.none
  402ef8:	cmp	w19, #0x2
  402efc:	b.eq	403068 <ferror@plt+0x1408>  // b.none
  402f00:	cbz	w19, 403058 <ferror@plt+0x13f8>
  402f04:	mov	w1, #0x2                   	// #2
  402f08:	mov	w0, w1
  402f0c:	bl	401c00 <dup2@plt>
  402f10:	cmp	w0, #0x2
  402f14:	cset	w22, ne  // ne = any
  402f18:	mov	w1, #0x1                   	// #1
  402f1c:	mov	w0, w1
  402f20:	bl	401c00 <dup2@plt>
  402f24:	cmp	w0, #0x1
  402f28:	cset	w23, ne  // ne = any
  402f2c:	mov	w1, #0x0                   	// #0
  402f30:	mov	w0, #0x0                   	// #0
  402f34:	bl	401c00 <dup2@plt>
  402f38:	cbz	w0, 402fb8 <ferror@plt+0x1358>
  402f3c:	mov	w0, #0x0                   	// #0
  402f40:	bl	402e40 <ferror@plt+0x11e0>
  402f44:	ands	w26, w0, #0xff
  402f48:	b.eq	403070 <ferror@plt+0x1410>  // b.none
  402f4c:	cbz	w23, 402f60 <ferror@plt+0x1300>
  402f50:	mov	w0, #0x1                   	// #1
  402f54:	bl	402e40 <ferror@plt+0x11e0>
  402f58:	ands	w23, w0, #0xff
  402f5c:	b.eq	40301c <ferror@plt+0x13bc>  // b.none
  402f60:	cbz	w22, 402f74 <ferror@plt+0x1314>
  402f64:	mov	w0, #0x2                   	// #2
  402f68:	bl	402e40 <ferror@plt+0x11e0>
  402f6c:	ands	w22, w0, #0xff
  402f70:	b.eq	403040 <ferror@plt+0x13e0>  // b.none
  402f74:	mov	x2, x20
  402f78:	mov	x1, x25
  402f7c:	mov	x0, x24
  402f80:	bl	401b30 <freopen@plt>
  402f84:	mov	x19, x0
  402f88:	ldr	w20, [x21]
  402f8c:	cbnz	w22, 403048 <ferror@plt+0x13e8>
  402f90:	cbnz	w23, 403030 <ferror@plt+0x13d0>
  402f94:	cbnz	w26, 402ff0 <ferror@plt+0x1390>
  402f98:	cbz	x19, 402ffc <ferror@plt+0x139c>
  402f9c:	mov	x0, x19
  402fa0:	ldp	x19, x20, [sp, #16]
  402fa4:	ldp	x21, x22, [sp, #32]
  402fa8:	ldp	x23, x24, [sp, #48]
  402fac:	ldp	x25, x26, [sp, #64]
  402fb0:	ldp	x29, x30, [sp], #80
  402fb4:	ret
  402fb8:	mov	w26, #0x0                   	// #0
  402fbc:	b	402f4c <ferror@plt+0x12ec>
  402fc0:	mov	w1, #0x0                   	// #0
  402fc4:	mov	w0, #0x0                   	// #0
  402fc8:	bl	401c00 <dup2@plt>
  402fcc:	cbz	w0, 403058 <ferror@plt+0x13f8>
  402fd0:	mov	w0, #0x0                   	// #0
  402fd4:	mov	w22, #0x0                   	// #0
  402fd8:	bl	402e40 <ferror@plt+0x11e0>
  402fdc:	mov	w23, #0x0                   	// #0
  402fe0:	ands	w26, w0, #0xff
  402fe4:	b.ne	402f74 <ferror@plt+0x1314>  // b.any
  402fe8:	ldr	w20, [x21]
  402fec:	mov	x19, #0x0                   	// #0
  402ff0:	mov	w0, #0x0                   	// #0
  402ff4:	bl	401a10 <close@plt>
  402ff8:	cbnz	x19, 402f9c <ferror@plt+0x133c>
  402ffc:	str	w20, [x21]
  403000:	mov	x0, x19
  403004:	ldp	x19, x20, [sp, #16]
  403008:	ldp	x21, x22, [sp, #32]
  40300c:	ldp	x23, x24, [sp, #48]
  403010:	ldp	x25, x26, [sp, #64]
  403014:	ldp	x29, x30, [sp], #80
  403018:	ret
  40301c:	ldr	w20, [x21]
  403020:	mov	x19, #0x0                   	// #0
  403024:	cbz	w22, 403030 <ferror@plt+0x13d0>
  403028:	mov	w0, #0x2                   	// #2
  40302c:	bl	401a10 <close@plt>
  403030:	mov	w0, #0x1                   	// #1
  403034:	bl	401a10 <close@plt>
  403038:	cbz	w26, 402f98 <ferror@plt+0x1338>
  40303c:	b	402ff0 <ferror@plt+0x1390>
  403040:	ldr	w20, [x21]
  403044:	mov	x19, #0x0                   	// #0
  403048:	mov	w0, #0x2                   	// #2
  40304c:	bl	401a10 <close@plt>
  403050:	cbz	w23, 402f94 <ferror@plt+0x1334>
  403054:	b	403030 <ferror@plt+0x13d0>
  403058:	mov	w22, #0x0                   	// #0
  40305c:	mov	w23, #0x0                   	// #0
  403060:	mov	w26, #0x0                   	// #0
  403064:	b	402f74 <ferror@plt+0x1314>
  403068:	mov	w22, #0x0                   	// #0
  40306c:	b	402f18 <ferror@plt+0x12b8>
  403070:	mov	w26, #0x1                   	// #1
  403074:	mov	x19, #0x0                   	// #0
  403078:	b	402f88 <ferror@plt+0x1328>
  40307c:	nop
  403080:	stp	xzr, xzr, [x0]
  403084:	str	xzr, [x0, #16]
  403088:	ret
  40308c:	nop
  403090:	stp	x29, x30, [sp, #-80]!
  403094:	mov	x29, sp
  403098:	stp	x25, x26, [sp, #64]
  40309c:	mov	x26, x0
  4030a0:	ldr	w0, [x1]
  4030a4:	stp	x23, x24, [sp, #48]
  4030a8:	ldr	x25, [x26]
  4030ac:	ldr	x24, [x26, #16]
  4030b0:	add	x25, x24, x25
  4030b4:	tbnz	w0, #4, 403198 <ferror@plt+0x1538>
  4030b8:	and	w23, w2, #0xff
  4030bc:	stp	x19, x20, [sp, #16]
  4030c0:	mov	x20, x1
  4030c4:	mov	x19, x24
  4030c8:	stp	x21, x22, [sp, #32]
  4030cc:	b	4030f4 <ferror@plt+0x1494>
  4030d0:	add	x2, x3, #0x1
  4030d4:	str	x2, [x20, #8]
  4030d8:	ldrb	w22, [x3]
  4030dc:	mov	w21, w22
  4030e0:	cmp	x19, x25
  4030e4:	b.eq	403140 <ferror@plt+0x14e0>  // b.none
  4030e8:	strb	w22, [x19], #1
  4030ec:	cmp	w23, w21
  4030f0:	b.eq	40316c <ferror@plt+0x150c>  // b.none
  4030f4:	ldp	x3, x4, [x20, #8]
  4030f8:	cmp	x3, x4
  4030fc:	b.cc	4030d0 <ferror@plt+0x1470>  // b.lo, b.ul, b.last
  403100:	mov	x0, x20
  403104:	bl	401c40 <__uflow@plt>
  403108:	mov	w21, w0
  40310c:	cmn	w0, #0x1
  403110:	b.ne	4031ac <ferror@plt+0x154c>  // b.any
  403114:	cmp	x24, x19
  403118:	b.eq	403190 <ferror@plt+0x1530>  // b.none
  40311c:	ldr	w0, [x20]
  403120:	tbnz	w0, #5, 403190 <ferror@plt+0x1530>
  403124:	ldurb	w0, [x19, #-1]
  403128:	cmp	w0, w23
  40312c:	b.eq	40316c <ferror@plt+0x150c>  // b.none
  403130:	cmp	x19, x25
  403134:	mov	w21, w23
  403138:	b.ne	403168 <ferror@plt+0x1508>  // b.any
  40313c:	mov	w22, w23
  403140:	mov	x0, x24
  403144:	mov	x1, x26
  403148:	ldr	x19, [x26]
  40314c:	bl	406400 <ferror@plt+0x47a0>
  403150:	ldr	x25, [x26]
  403154:	mov	x24, x0
  403158:	add	x19, x0, x19
  40315c:	str	x0, [x26, #16]
  403160:	add	x25, x0, x25
  403164:	b	4030e8 <ferror@plt+0x1488>
  403168:	strb	w23, [x19], #1
  40316c:	sub	x19, x19, x24
  403170:	mov	x0, x26
  403174:	ldp	x21, x22, [sp, #32]
  403178:	str	x19, [x26, #8]
  40317c:	ldp	x19, x20, [sp, #16]
  403180:	ldp	x23, x24, [sp, #48]
  403184:	ldp	x25, x26, [sp, #64]
  403188:	ldp	x29, x30, [sp], #80
  40318c:	ret
  403190:	ldp	x19, x20, [sp, #16]
  403194:	ldp	x21, x22, [sp, #32]
  403198:	mov	x0, #0x0                   	// #0
  40319c:	ldp	x23, x24, [sp, #48]
  4031a0:	ldp	x25, x26, [sp, #64]
  4031a4:	ldp	x29, x30, [sp], #80
  4031a8:	ret
  4031ac:	and	w22, w0, #0xff
  4031b0:	b	4030e0 <ferror@plt+0x1480>
  4031b4:	nop
  4031b8:	mov	w2, #0xa                   	// #10
  4031bc:	b	403090 <ferror@plt+0x1430>
  4031c0:	ldr	x0, [x0, #16]
  4031c4:	b	401b00 <free@plt>
  4031c8:	stp	x29, x30, [sp, #-48]!
  4031cc:	mov	x29, sp
  4031d0:	stp	x19, x20, [sp, #16]
  4031d4:	cbz	x0, 4032ac <ferror@plt+0x164c>
  4031d8:	mov	x19, x0
  4031dc:	mov	w1, #0x2f                  	// #47
  4031e0:	bl	401a20 <strrchr@plt>
  4031e4:	mov	x20, x0
  4031e8:	cbz	x0, 40324c <ferror@plt+0x15ec>
  4031ec:	str	x21, [sp, #32]
  4031f0:	add	x21, x0, #0x1
  4031f4:	sub	x0, x21, x19
  4031f8:	cmp	x0, #0x6
  4031fc:	b.le	403268 <ferror@plt+0x1608>
  403200:	adrp	x1, 409000 <ferror@plt+0x73a0>
  403204:	sub	x0, x20, #0x6
  403208:	add	x1, x1, #0x168
  40320c:	mov	x2, #0x7                   	// #7
  403210:	bl	401970 <strncmp@plt>
  403214:	cbnz	w0, 403268 <ferror@plt+0x1608>
  403218:	ldrb	w0, [x20, #1]
  40321c:	cmp	w0, #0x6c
  403220:	b.ne	403288 <ferror@plt+0x1628>  // b.any
  403224:	ldrb	w0, [x21, #1]
  403228:	cmp	w0, #0x74
  40322c:	b.ne	403288 <ferror@plt+0x1628>  // b.any
  403230:	ldrb	w0, [x21, #2]
  403234:	cmp	w0, #0x2d
  403238:	b.ne	403288 <ferror@plt+0x1628>  // b.any
  40323c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403240:	add	x19, x20, #0x4
  403244:	ldr	x21, [sp, #32]
  403248:	str	x19, [x0, #728]
  40324c:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  403250:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403254:	str	x19, [x1, #760]
  403258:	str	x19, [x0, #680]
  40325c:	ldp	x19, x20, [sp, #16]
  403260:	ldp	x29, x30, [sp], #48
  403264:	ret
  403268:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  40326c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403270:	ldr	x21, [sp, #32]
  403274:	str	x19, [x1, #760]
  403278:	str	x19, [x0, #680]
  40327c:	ldp	x19, x20, [sp, #16]
  403280:	ldp	x29, x30, [sp], #48
  403284:	ret
  403288:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  40328c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403290:	mov	x19, x21
  403294:	str	x19, [x1, #760]
  403298:	str	x19, [x0, #680]
  40329c:	ldp	x19, x20, [sp, #16]
  4032a0:	ldr	x21, [sp, #32]
  4032a4:	ldp	x29, x30, [sp], #48
  4032a8:	ret
  4032ac:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4032b0:	mov	x2, #0x37                  	// #55
  4032b4:	mov	x1, #0x1                   	// #1
  4032b8:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4032bc:	ldr	x3, [x3, #688]
  4032c0:	add	x0, x0, #0x130
  4032c4:	str	x21, [sp, #32]
  4032c8:	bl	401b50 <fwrite@plt>
  4032cc:	bl	401a40 <abort@plt>
  4032d0:	stp	xzr, xzr, [x8]
  4032d4:	cmp	w0, #0xa
  4032d8:	stp	xzr, xzr, [x8, #16]
  4032dc:	stp	xzr, xzr, [x8, #32]
  4032e0:	str	xzr, [x8, #48]
  4032e4:	b.eq	4032f0 <ferror@plt+0x1690>  // b.none
  4032e8:	str	w0, [x8]
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-16]!
  4032f4:	mov	x29, sp
  4032f8:	bl	401a40 <abort@plt>
  4032fc:	nop
  403300:	stp	x29, x30, [sp, #-48]!
  403304:	mov	w2, #0x5                   	// #5
  403308:	mov	x29, sp
  40330c:	stp	x19, x20, [sp, #16]
  403310:	mov	x20, x0
  403314:	str	x21, [sp, #32]
  403318:	mov	w21, w1
  40331c:	mov	x1, x0
  403320:	mov	x0, #0x0                   	// #0
  403324:	bl	401bd0 <dcgettext@plt>
  403328:	mov	x19, x0
  40332c:	cmp	x20, x0
  403330:	b.eq	403348 <ferror@plt+0x16e8>  // b.none
  403334:	mov	x0, x19
  403338:	ldp	x19, x20, [sp, #16]
  40333c:	ldr	x21, [sp, #32]
  403340:	ldp	x29, x30, [sp], #48
  403344:	ret
  403348:	bl	4084e8 <ferror@plt+0x6888>
  40334c:	ldrb	w1, [x0]
  403350:	and	w1, w1, #0xffffffdf
  403354:	cmp	w1, #0x55
  403358:	b.ne	4033bc <ferror@plt+0x175c>  // b.any
  40335c:	ldrb	w1, [x0, #1]
  403360:	and	w1, w1, #0xffffffdf
  403364:	cmp	w1, #0x54
  403368:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  40336c:	ldrb	w1, [x0, #2]
  403370:	and	w1, w1, #0xffffffdf
  403374:	cmp	w1, #0x46
  403378:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  40337c:	ldrb	w1, [x0, #3]
  403380:	cmp	w1, #0x2d
  403384:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  403388:	ldrb	w1, [x0, #4]
  40338c:	cmp	w1, #0x38
  403390:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  403394:	ldrb	w0, [x0, #5]
  403398:	cbnz	w0, 403438 <ferror@plt+0x17d8>
  40339c:	ldrb	w1, [x19]
  4033a0:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4033a4:	adrp	x19, 409000 <ferror@plt+0x73a0>
  4033a8:	add	x0, x0, #0x178
  4033ac:	cmp	w1, #0x60
  4033b0:	add	x19, x19, #0x190
  4033b4:	csel	x19, x19, x0, eq  // eq = none
  4033b8:	b	403334 <ferror@plt+0x16d4>
  4033bc:	cmp	w1, #0x47
  4033c0:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  4033c4:	ldrb	w1, [x0, #1]
  4033c8:	and	w1, w1, #0xffffffdf
  4033cc:	cmp	w1, #0x42
  4033d0:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  4033d4:	ldrb	w1, [x0, #2]
  4033d8:	cmp	w1, #0x31
  4033dc:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  4033e0:	ldrb	w1, [x0, #3]
  4033e4:	cmp	w1, #0x38
  4033e8:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  4033ec:	ldrb	w1, [x0, #4]
  4033f0:	cmp	w1, #0x30
  4033f4:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  4033f8:	ldrb	w1, [x0, #5]
  4033fc:	cmp	w1, #0x33
  403400:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  403404:	ldrb	w1, [x0, #6]
  403408:	cmp	w1, #0x30
  40340c:	b.ne	403438 <ferror@plt+0x17d8>  // b.any
  403410:	ldrb	w0, [x0, #7]
  403414:	cbnz	w0, 403438 <ferror@plt+0x17d8>
  403418:	ldrb	w1, [x19]
  40341c:	adrp	x0, 409000 <ferror@plt+0x73a0>
  403420:	adrp	x19, 409000 <ferror@plt+0x73a0>
  403424:	add	x0, x0, #0x180
  403428:	cmp	w1, #0x60
  40342c:	add	x19, x19, #0x188
  403430:	csel	x19, x19, x0, eq  // eq = none
  403434:	b	403334 <ferror@plt+0x16d4>
  403438:	cmp	w21, #0x9
  40343c:	adrp	x0, 409000 <ferror@plt+0x73a0>
  403440:	adrp	x19, 409000 <ferror@plt+0x73a0>
  403444:	add	x0, x0, #0x198
  403448:	add	x19, x19, #0x170
  40344c:	csel	x19, x19, x0, eq  // eq = none
  403450:	mov	x0, x19
  403454:	ldp	x19, x20, [sp, #16]
  403458:	ldr	x21, [sp, #32]
  40345c:	ldp	x29, x30, [sp], #48
  403460:	ret
  403464:	nop
  403468:	sub	sp, sp, #0xf0
  40346c:	stp	x29, x30, [sp, #16]
  403470:	add	x29, sp, #0x10
  403474:	stp	x19, x20, [sp, #32]
  403478:	mov	w19, w5
  40347c:	and	w20, w5, #0x2
  403480:	stp	x21, x22, [sp, #48]
  403484:	stp	x23, x24, [sp, #64]
  403488:	mov	x23, x1
  40348c:	stp	x25, x26, [sp, #80]
  403490:	mov	w26, w4
  403494:	mov	x25, x3
  403498:	stp	x27, x28, [sp, #96]
  40349c:	mov	x28, x0
  4034a0:	mov	x27, x2
  4034a4:	str	x6, [sp, #112]
  4034a8:	str	w5, [sp, #200]
  4034ac:	str	x7, [sp, #208]
  4034b0:	bl	401b10 <__ctype_get_mb_cur_max@plt>
  4034b4:	mov	x1, x19
  4034b8:	str	x0, [sp, #192]
  4034bc:	cmp	w26, #0x4
  4034c0:	ubfx	x11, x1, #1, #1
  4034c4:	ldr	x6, [sp, #112]
  4034c8:	b.eq	404160 <ferror@plt+0x2500>  // b.none
  4034cc:	b.ls	403534 <ferror@plt+0x18d4>  // b.plast
  4034d0:	cmp	w26, #0x7
  4034d4:	b.eq	403ff0 <ferror@plt+0x2390>  // b.none
  4034d8:	b.ls	403c5c <ferror@plt+0x1ffc>  // b.plast
  4034dc:	sub	w0, w26, #0x8
  4034e0:	cmp	w0, #0x2
  4034e4:	b.hi	40447c <ferror@plt+0x281c>  // b.pmore
  4034e8:	cmp	w26, #0xa
  4034ec:	b.ne	404064 <ferror@plt+0x2404>  // b.any
  4034f0:	mov	x19, #0x0                   	// #0
  4034f4:	cbz	w20, 4042dc <ferror@plt+0x267c>
  4034f8:	ldr	x0, [sp, #240]
  4034fc:	str	w11, [sp, #136]
  403500:	str	x6, [sp, #144]
  403504:	bl	401860 <strlen@plt>
  403508:	mov	x12, x0
  40350c:	ldr	x0, [sp, #240]
  403510:	mov	w10, #0x1                   	// #1
  403514:	ldr	w11, [sp, #136]
  403518:	mov	w5, w10
  40351c:	mov	w7, #0x0                   	// #0
  403520:	str	x0, [sp, #112]
  403524:	str	wzr, [sp, #120]
  403528:	str	xzr, [sp, #128]
  40352c:	ldr	x6, [sp, #144]
  403530:	b	403578 <ferror@plt+0x1918>
  403534:	cmp	w26, #0x1
  403538:	b.eq	403fbc <ferror@plt+0x235c>  // b.none
  40353c:	b.ls	403c30 <ferror@plt+0x1fd0>  // b.plast
  403540:	cmp	w26, #0x2
  403544:	b.eq	404184 <ferror@plt+0x2524>  // b.none
  403548:	mov	w10, #0x1                   	// #1
  40354c:	adrp	x26, 409000 <ferror@plt+0x73a0>
  403550:	mov	w11, w10
  403554:	mov	w5, w10
  403558:	add	x0, x26, #0x198
  40355c:	mov	w7, #0x0                   	// #0
  403560:	mov	x12, #0x1                   	// #1
  403564:	mov	x19, #0x0                   	// #0
  403568:	mov	w26, #0x2                   	// #2
  40356c:	str	x0, [sp, #112]
  403570:	str	wzr, [sp, #120]
  403574:	str	xzr, [sp, #128]
  403578:	mov	w22, w5
  40357c:	mov	w24, w7
  403580:	mov	x20, #0x0                   	// #0
  403584:	nop
  403588:	cmp	x25, x20
  40358c:	cset	w21, ne  // ne = any
  403590:	cmn	x25, #0x1
  403594:	b.eq	403664 <ferror@plt+0x1a04>  // b.none
  403598:	cbz	w21, 403674 <ferror@plt+0x1a14>
  40359c:	cmp	w26, #0x2
  4035a0:	add	x3, x27, x20
  4035a4:	cset	w5, ne  // ne = any
  4035a8:	ands	w5, w22, w5
  4035ac:	b.eq	403b7c <ferror@plt+0x1f1c>  // b.none
  4035b0:	cbz	x12, 403870 <ferror@plt+0x1c10>
  4035b4:	cmp	x12, #0x1
  4035b8:	add	x1, x20, x12
  4035bc:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  4035c0:	b.ne	4035f8 <ferror@plt+0x1998>  // b.any
  4035c4:	mov	x0, x27
  4035c8:	str	x1, [sp, #136]
  4035cc:	str	w5, [sp, #144]
  4035d0:	stp	x3, x12, [sp, #152]
  4035d4:	stp	w11, w10, [sp, #172]
  4035d8:	str	x6, [sp, #184]
  4035dc:	bl	401860 <strlen@plt>
  4035e0:	ldp	x3, x12, [sp, #152]
  4035e4:	mov	x25, x0
  4035e8:	ldr	w5, [sp, #144]
  4035ec:	ldp	w11, w10, [sp, #172]
  4035f0:	ldr	x1, [sp, #136]
  4035f4:	ldr	x6, [sp, #184]
  4035f8:	cmp	x1, x25
  4035fc:	b.hi	403870 <ferror@plt+0x1c10>  // b.pmore
  403600:	ldr	x1, [sp, #112]
  403604:	mov	x2, x12
  403608:	mov	x0, x3
  40360c:	stp	x3, x12, [sp, #136]
  403610:	str	w5, [sp, #152]
  403614:	str	w11, [sp, #160]
  403618:	str	w10, [sp, #172]
  40361c:	str	x6, [sp, #176]
  403620:	bl	401a80 <memcmp@plt>
  403624:	ldr	w5, [sp, #152]
  403628:	ldr	w11, [sp, #160]
  40362c:	ldr	w10, [sp, #172]
  403630:	ldp	x3, x12, [sp, #136]
  403634:	ldr	x6, [sp, #176]
  403638:	cbnz	w0, 403870 <ferror@plt+0x1c10>
  40363c:	cbnz	w11, 403968 <ferror@plt+0x1d08>
  403640:	ldrb	w4, [x3]
  403644:	cmp	w4, #0x7e
  403648:	b.hi	403880 <ferror@plt+0x1c20>  // b.pmore
  40364c:	adrp	x0, 409000 <ferror@plt+0x73a0>
  403650:	add	x0, x0, #0x218
  403654:	ldrh	w0, [x0, w4, uxtw #1]
  403658:	adr	x1, 403664 <ferror@plt+0x1a04>
  40365c:	add	x0, x1, w0, sxth #2
  403660:	br	x0
  403664:	ldrb	w0, [x27, x20]
  403668:	cmp	w0, #0x0
  40366c:	cset	w21, ne  // ne = any
  403670:	cbnz	w21, 40359c <ferror@plt+0x193c>
  403674:	cmp	w26, #0x2
  403678:	mov	w5, w22
  40367c:	cset	w0, eq  // eq = none
  403680:	mov	w7, w24
  403684:	cmp	w0, #0x0
  403688:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40368c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  403690:	b.eq	404424 <ferror@plt+0x27c4>  // b.none
  403694:	eor	w11, w11, #0x1
  403698:	ands	w0, w0, w11
  40369c:	b.eq	404384 <ferror@plt+0x2724>  // b.none
  4036a0:	ldr	w1, [sp, #120]
  4036a4:	cbz	w1, 404388 <ferror@plt+0x2728>
  4036a8:	cbnz	w10, 4043e0 <ferror@plt+0x2780>
  4036ac:	ldr	x2, [sp, #128]
  4036b0:	cmp	x23, #0x0
  4036b4:	cset	w0, eq  // eq = none
  4036b8:	cmp	x2, #0x0
  4036bc:	mov	x1, x2
  4036c0:	csel	w0, w0, wzr, ne  // ne = any
  4036c4:	cbz	w0, 404410 <ferror@plt+0x27b0>
  4036c8:	adrp	x26, 409000 <ferror@plt+0x73a0>
  4036cc:	mov	x12, #0x1                   	// #1
  4036d0:	mov	w11, #0x0                   	// #0
  4036d4:	mov	x19, x12
  4036d8:	str	w0, [sp, #120]
  4036dc:	mov	w0, #0x27                  	// #39
  4036e0:	strb	w0, [x28]
  4036e4:	ldr	x23, [sp, #128]
  4036e8:	str	x1, [sp, #128]
  4036ec:	add	x1, x26, #0x198
  4036f0:	mov	w26, #0x2                   	// #2
  4036f4:	str	x1, [sp, #112]
  4036f8:	b	403578 <ferror@plt+0x1918>
  4036fc:	mov	w0, w5
  403700:	mov	w21, w5
  403704:	mov	w5, w0
  403708:	mov	w1, #0x0                   	// #0
  40370c:	nop
  403710:	cbz	x6, 403828 <ferror@plt+0x1bc8>
  403714:	ubfx	x0, x4, #5, #8
  403718:	ldr	w0, [x6, x0, lsl #2]
  40371c:	lsr	w0, w0, w4
  403720:	tbz	w0, #0, 403828 <ferror@plt+0x1bc8>
  403724:	cmp	w26, #0x2
  403728:	cset	w0, eq  // eq = none
  40372c:	cbnz	w11, 403aa8 <ferror@plt+0x1e48>
  403730:	eor	w1, w24, #0x1
  403734:	ands	w0, w0, w1
  403738:	b.eq	40377c <ferror@plt+0x1b1c>  // b.none
  40373c:	cmp	x23, x19
  403740:	b.ls	40374c <ferror@plt+0x1aec>  // b.plast
  403744:	mov	w1, #0x27                  	// #39
  403748:	strb	w1, [x28, x19]
  40374c:	add	x1, x19, #0x1
  403750:	cmp	x23, x1
  403754:	b.ls	403760 <ferror@plt+0x1b00>  // b.plast
  403758:	mov	w2, #0x24                  	// #36
  40375c:	strb	w2, [x28, x1]
  403760:	add	x1, x19, #0x2
  403764:	cmp	x23, x1
  403768:	b.ls	403774 <ferror@plt+0x1b14>  // b.plast
  40376c:	mov	w2, #0x27                  	// #39
  403770:	strb	w2, [x28, x1]
  403774:	add	x19, x19, #0x3
  403778:	mov	w24, w0
  40377c:	cmp	x19, x23
  403780:	b.cs	40378c <ferror@plt+0x1b2c>  // b.hs, b.nlast
  403784:	mov	w0, #0x5c                  	// #92
  403788:	strb	w0, [x28, x19]
  40378c:	add	x19, x19, #0x1
  403790:	add	x20, x20, #0x1
  403794:	cmp	x19, x23
  403798:	b.cs	4037a0 <ferror@plt+0x1b40>  // b.hs, b.nlast
  40379c:	strb	w4, [x28, x19]
  4037a0:	cmp	w21, #0x0
  4037a4:	add	x19, x19, #0x1
  4037a8:	csel	w10, w10, wzr, ne  // ne = any
  4037ac:	b	403588 <ferror@plt+0x1928>
  4037b0:	cbnz	w11, 4043cc <ferror@plt+0x276c>
  4037b4:	ldr	x1, [sp, #128]
  4037b8:	cmp	x23, #0x0
  4037bc:	mov	x0, #0x0                   	// #0
  4037c0:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  4037c4:	b.eq	403808 <ferror@plt+0x1ba8>  // b.none
  4037c8:	cmp	x23, x19
  4037cc:	b.ls	4037d8 <ferror@plt+0x1b78>  // b.plast
  4037d0:	mov	w0, #0x27                  	// #39
  4037d4:	strb	w0, [x28, x19]
  4037d8:	add	x0, x19, #0x1
  4037dc:	cmp	x23, x0
  4037e0:	b.ls	4037ec <ferror@plt+0x1b8c>  // b.plast
  4037e4:	mov	w1, #0x5c                  	// #92
  4037e8:	strb	w1, [x28, x0]
  4037ec:	add	x1, x19, #0x2
  4037f0:	mov	x0, x23
  4037f4:	cmp	x23, x1
  4037f8:	b.ls	40445c <ferror@plt+0x27fc>  // b.plast
  4037fc:	ldr	x23, [sp, #128]
  403800:	mov	w2, #0x27                  	// #39
  403804:	strb	w2, [x28, x1]
  403808:	add	x19, x19, #0x3
  40380c:	str	x23, [sp, #128]
  403810:	mov	x23, x0
  403814:	mov	w1, #0x0                   	// #0
  403818:	mov	w24, #0x0                   	// #0
  40381c:	mov	w4, #0x27                  	// #39
  403820:	str	w21, [sp, #120]
  403824:	nop
  403828:	cbnz	w5, 403724 <ferror@plt+0x1ac4>
  40382c:	eor	w1, w1, #0x1
  403830:	add	x20, x20, #0x1
  403834:	and	w1, w24, w1
  403838:	and	w1, w1, #0xff
  40383c:	cbz	w1, 403794 <ferror@plt+0x1b34>
  403840:	cmp	x23, x19
  403844:	b.ls	403850 <ferror@plt+0x1bf0>  // b.plast
  403848:	mov	w0, #0x27                  	// #39
  40384c:	strb	w0, [x28, x19]
  403850:	add	x0, x19, #0x1
  403854:	cmp	x23, x0
  403858:	b.ls	403864 <ferror@plt+0x1c04>  // b.plast
  40385c:	mov	w1, #0x27                  	// #39
  403860:	strb	w1, [x28, x0]
  403864:	add	x19, x19, #0x2
  403868:	mov	w24, #0x0                   	// #0
  40386c:	b	403794 <ferror@plt+0x1b34>
  403870:	ldrb	w4, [x3]
  403874:	cmp	w4, #0x7e
  403878:	b.ls	403c04 <ferror@plt+0x1fa4>  // b.plast
  40387c:	mov	w5, #0x0                   	// #0
  403880:	ldr	x0, [sp, #192]
  403884:	cmp	x0, #0x1
  403888:	b.ne	403d30 <ferror@plt+0x20d0>  // b.any
  40388c:	str	w4, [sp, #136]
  403890:	str	w5, [sp, #144]
  403894:	str	x12, [sp, #152]
  403898:	str	w11, [sp, #160]
  40389c:	str	w10, [sp, #172]
  4038a0:	str	x6, [sp, #176]
  4038a4:	bl	401ad0 <__ctype_b_loc@plt>
  4038a8:	ldr	w4, [sp, #136]
  4038ac:	ldr	x0, [x0]
  4038b0:	ldr	w5, [sp, #144]
  4038b4:	ldr	w11, [sp, #160]
  4038b8:	ldrh	w21, [x0, w4, uxtw #1]
  4038bc:	ldr	w10, [sp, #172]
  4038c0:	ands	w0, w21, #0x4000
  4038c4:	cset	w2, eq  // eq = none
  4038c8:	ubfx	x21, x21, #14, #1
  4038cc:	ldr	x12, [sp, #152]
  4038d0:	and	w2, w22, w2
  4038d4:	ldr	x6, [sp, #176]
  4038d8:	ldr	x8, [sp, #192]
  4038dc:	cbnz	w2, 404144 <ferror@plt+0x24e4>
  4038e0:	cmp	w26, #0x2
  4038e4:	cset	w1, eq  // eq = none
  4038e8:	eor	w0, w22, #0x1
  4038ec:	orr	w1, w1, w0
  4038f0:	cbz	w1, 403710 <ferror@plt+0x1ab0>
  4038f4:	mov	w1, #0x0                   	// #0
  4038f8:	cbnz	w11, 403710 <ferror@plt+0x1ab0>
  4038fc:	nop
  403900:	cbnz	w5, 403724 <ferror@plt+0x1ac4>
  403904:	b	40382c <ferror@plt+0x1bcc>
  403908:	mov	w5, #0x0                   	// #0
  40390c:	cmp	x25, #0x1
  403910:	cset	w0, ne  // ne = any
  403914:	cmn	x25, #0x1
  403918:	b.ne	403928 <ferror@plt+0x1cc8>  // b.any
  40391c:	ldrb	w0, [x27, #1]
  403920:	cmp	w0, #0x0
  403924:	cset	w0, ne  // ne = any
  403928:	cmp	w26, #0x2
  40392c:	cset	w1, eq  // eq = none
  403930:	cbz	w0, 403944 <ferror@plt+0x1ce4>
  403934:	mov	w21, #0x0                   	// #0
  403938:	b	4038e8 <ferror@plt+0x1c88>
  40393c:	cmp	w26, #0x2
  403940:	cset	w1, eq  // eq = none
  403944:	cbnz	x20, 403934 <ferror@plt+0x1cd4>
  403948:	cmp	w11, #0x0
  40394c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403950:	b.eq	4038e8 <ferror@plt+0x1c88>  // b.none
  403954:	mov	w5, w22
  403958:	mov	w26, #0x2                   	// #2
  40395c:	cmp	w5, #0x0
  403960:	mov	w0, #0x4                   	// #4
  403964:	csel	w26, w26, w0, eq  // eq = none
  403968:	ldr	x7, [sp, #208]
  40396c:	mov	w4, w26
  403970:	ldr	x0, [sp, #240]
  403974:	str	x0, [sp]
  403978:	ldr	w0, [sp, #200]
  40397c:	mov	x3, x25
  403980:	mov	x2, x27
  403984:	mov	x1, x23
  403988:	and	w5, w0, #0xfffffffd
  40398c:	mov	x6, #0x0                   	// #0
  403990:	mov	x0, x28
  403994:	bl	403468 <ferror@plt+0x1808>
  403998:	mov	x19, x0
  40399c:	mov	x0, x19
  4039a0:	ldp	x29, x30, [sp, #16]
  4039a4:	ldp	x19, x20, [sp, #32]
  4039a8:	ldp	x21, x22, [sp, #48]
  4039ac:	ldp	x23, x24, [sp, #64]
  4039b0:	ldp	x25, x26, [sp, #80]
  4039b4:	ldp	x27, x28, [sp, #96]
  4039b8:	add	sp, sp, #0xf0
  4039bc:	ret
  4039c0:	mov	w5, #0x0                   	// #0
  4039c4:	cmp	w26, #0x2
  4039c8:	b.eq	403d00 <ferror@plt+0x20a0>  // b.none
  4039cc:	cmp	w22, #0x0
  4039d0:	mov	w4, #0x5c                  	// #92
  4039d4:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  4039d8:	mov	w0, w4
  4039dc:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  4039e0:	b.ne	404030 <ferror@plt+0x23d0>  // b.any
  4039e4:	cbnz	w22, 4040a0 <ferror@plt+0x2440>
  4039e8:	mov	w21, #0x0                   	// #0
  4039ec:	mov	w1, #0x0                   	// #0
  4039f0:	cbnz	w11, 403710 <ferror@plt+0x1ab0>
  4039f4:	b	403900 <ferror@plt+0x1ca0>
  4039f8:	mov	w5, #0x0                   	// #0
  4039fc:	cmp	w26, #0x2
  403a00:	b.eq	403d18 <ferror@plt+0x20b8>  // b.none
  403a04:	cmp	w26, #0x5
  403a08:	b.ne	403a30 <ferror@plt+0x1dd0>  // b.any
  403a0c:	ldr	x0, [sp, #200]
  403a10:	tbz	w0, #2, 403a30 <ferror@plt+0x1dd0>
  403a14:	add	x7, x20, #0x2
  403a18:	cmp	x7, x25
  403a1c:	b.cs	403a30 <ferror@plt+0x1dd0>  // b.hs, b.nlast
  403a20:	ldrb	w4, [x3, #1]
  403a24:	cmp	w4, #0x3f
  403a28:	b.eq	40420c <ferror@plt+0x25ac>  // b.none
  403a2c:	nop
  403a30:	mov	w1, #0x0                   	// #0
  403a34:	mov	w21, #0x0                   	// #0
  403a38:	mov	w4, #0x3f                  	// #63
  403a3c:	b	4038e8 <ferror@plt+0x1c88>
  403a40:	mov	w5, #0x0                   	// #0
  403a44:	cmp	w26, #0x2
  403a48:	b.eq	4037b0 <ferror@plt+0x1b50>  // b.none
  403a4c:	mov	w1, #0x0                   	// #0
  403a50:	mov	w4, #0x27                  	// #39
  403a54:	str	w21, [sp, #120]
  403a58:	b	4038e8 <ferror@plt+0x1c88>
  403a5c:	mov	w0, #0x74                  	// #116
  403a60:	cmp	w11, #0x0
  403a64:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403a68:	b.eq	403954 <ferror@plt+0x1cf4>  // b.none
  403a6c:	cbz	w22, 4039e8 <ferror@plt+0x1d88>
  403a70:	b	4040a0 <ferror@plt+0x2440>
  403a74:	mov	w4, #0x62                  	// #98
  403a78:	cmp	w26, #0x2
  403a7c:	cset	w0, eq  // eq = none
  403a80:	cbnz	w11, 403aa8 <ferror@plt+0x1e48>
  403a84:	mov	w21, #0x0                   	// #0
  403a88:	b	40377c <ferror@plt+0x1b1c>
  403a8c:	mov	w4, #0x66                  	// #102
  403a90:	b	403a78 <ferror@plt+0x1e18>
  403a94:	mov	w4, #0x6e                  	// #110
  403a98:	mov	w21, #0x0                   	// #0
  403a9c:	cmp	w26, #0x2
  403aa0:	cset	w0, eq  // eq = none
  403aa4:	cbz	w11, 403730 <ferror@plt+0x1ad0>
  403aa8:	and	w5, w22, w0
  403aac:	b	40395c <ferror@plt+0x1cfc>
  403ab0:	mov	w4, #0x72                  	// #114
  403ab4:	mov	w21, #0x0                   	// #0
  403ab8:	b	403a9c <ferror@plt+0x1e3c>
  403abc:	mov	w4, #0x61                  	// #97
  403ac0:	b	403a78 <ferror@plt+0x1e18>
  403ac4:	cbnz	w11, 4043d4 <ferror@plt+0x2774>
  403ac8:	mov	w5, #0x0                   	// #0
  403acc:	cmp	w26, #0x2
  403ad0:	eor	w1, w24, #0x1
  403ad4:	cset	w0, eq  // eq = none
  403ad8:	ands	w1, w0, w1
  403adc:	b.eq	403ce0 <ferror@plt+0x2080>  // b.none
  403ae0:	cmp	x23, x19
  403ae4:	b.ls	403af0 <ferror@plt+0x1e90>  // b.plast
  403ae8:	mov	w2, #0x27                  	// #39
  403aec:	strb	w2, [x28, x19]
  403af0:	add	x2, x19, #0x1
  403af4:	cmp	x23, x2
  403af8:	b.ls	403b04 <ferror@plt+0x1ea4>  // b.plast
  403afc:	mov	w3, #0x24                  	// #36
  403b00:	strb	w3, [x28, x2]
  403b04:	add	x2, x19, #0x2
  403b08:	cmp	x23, x2
  403b0c:	b.ls	403b18 <ferror@plt+0x1eb8>  // b.plast
  403b10:	mov	w3, #0x27                  	// #39
  403b14:	strb	w3, [x28, x2]
  403b18:	add	x2, x19, #0x3
  403b1c:	cmp	x23, x2
  403b20:	b.ls	404018 <ferror@plt+0x23b8>  // b.plast
  403b24:	mov	w24, w1
  403b28:	mov	w1, #0x5c                  	// #92
  403b2c:	strb	w1, [x28, x2]
  403b30:	cmp	w26, #0x2
  403b34:	add	x19, x2, #0x1
  403b38:	b.eq	4041f8 <ferror@plt+0x2598>  // b.none
  403b3c:	add	x1, x20, #0x1
  403b40:	mov	w4, #0x30                  	// #48
  403b44:	cmp	x1, x25
  403b48:	b.cs	403b60 <ferror@plt+0x1f00>  // b.hs, b.nlast
  403b4c:	ldrb	w1, [x27, x1]
  403b50:	sub	w1, w1, #0x30
  403b54:	and	w1, w1, #0xff
  403b58:	cmp	w1, #0x9
  403b5c:	b.ls	4040ac <ferror@plt+0x244c>  // b.plast
  403b60:	eor	w1, w22, #0x1
  403b64:	orr	w0, w0, w1
  403b68:	mov	w1, w21
  403b6c:	mov	w21, #0x0                   	// #0
  403b70:	cbz	w0, 403710 <ferror@plt+0x1ab0>
  403b74:	cbnz	w5, 403724 <ferror@plt+0x1ac4>
  403b78:	b	40382c <ferror@plt+0x1bcc>
  403b7c:	ldrb	w4, [x27, x20]
  403b80:	cmp	w4, #0x7e
  403b84:	b.hi	403880 <ferror@plt+0x1c20>  // b.pmore
  403b88:	adrp	x0, 409000 <ferror@plt+0x73a0>
  403b8c:	add	x0, x0, #0x318
  403b90:	ldrh	w0, [x0, w4, uxtw #1]
  403b94:	adr	x1, 403ba0 <ferror@plt+0x1f40>
  403b98:	add	x0, x1, w0, sxth #2
  403b9c:	br	x0
  403ba0:	cmp	w26, #0x2
  403ba4:	mov	w21, #0x0                   	// #0
  403ba8:	cset	w1, eq  // eq = none
  403bac:	cmp	w11, #0x0
  403bb0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403bb4:	b.eq	4038e8 <ferror@plt+0x1c88>  // b.none
  403bb8:	b	403954 <ferror@plt+0x1cf4>
  403bbc:	cmp	w26, #0x2
  403bc0:	cset	w1, eq  // eq = none
  403bc4:	cmp	w11, #0x0
  403bc8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403bcc:	b.eq	4038e8 <ferror@plt+0x1c88>  // b.none
  403bd0:	b	403954 <ferror@plt+0x1cf4>
  403bd4:	cbnz	w22, 403ac4 <ferror@plt+0x1e64>
  403bd8:	ldr	x0, [sp, #200]
  403bdc:	mov	w5, #0x0                   	// #0
  403be0:	tbz	w0, #0, 4039e8 <ferror@plt+0x1d88>
  403be4:	add	x20, x20, #0x1
  403be8:	b	403588 <ferror@plt+0x1928>
  403bec:	mov	w0, #0x66                  	// #102
  403bf0:	cbz	w22, 4039e8 <ferror@plt+0x1d88>
  403bf4:	b	4040a0 <ferror@plt+0x2440>
  403bf8:	mov	w0, #0x62                  	// #98
  403bfc:	cbz	w22, 4039e8 <ferror@plt+0x1d88>
  403c00:	b	4040a0 <ferror@plt+0x2440>
  403c04:	adrp	x0, 409000 <ferror@plt+0x73a0>
  403c08:	add	x0, x0, #0x418
  403c0c:	ldrh	w0, [x0, w4, uxtw #1]
  403c10:	adr	x1, 403c1c <ferror@plt+0x1fbc>
  403c14:	add	x0, x1, w0, sxth #2
  403c18:	br	x0
  403c1c:	mov	w0, #0x0                   	// #0
  403c20:	b	403700 <ferror@plt+0x1aa0>
  403c24:	mov	w0, #0x0                   	// #0
  403c28:	mov	w5, #0x0                   	// #0
  403c2c:	b	403700 <ferror@plt+0x1aa0>
  403c30:	cbnz	w26, 40447c <ferror@plt+0x281c>
  403c34:	mov	w10, #0x1                   	// #1
  403c38:	mov	w7, #0x0                   	// #0
  403c3c:	mov	w11, #0x0                   	// #0
  403c40:	mov	w5, #0x0                   	// #0
  403c44:	mov	x12, #0x0                   	// #0
  403c48:	mov	x19, #0x0                   	// #0
  403c4c:	str	xzr, [sp, #112]
  403c50:	str	wzr, [sp, #120]
  403c54:	str	xzr, [sp, #128]
  403c58:	b	403578 <ferror@plt+0x1918>
  403c5c:	cmp	w26, #0x5
  403c60:	b.ne	403ca4 <ferror@plt+0x2044>  // b.any
  403c64:	cbnz	w20, 40429c <ferror@plt+0x263c>
  403c68:	cbz	x23, 4041c8 <ferror@plt+0x2568>
  403c6c:	mov	w0, #0x22                  	// #34
  403c70:	mov	w10, #0x1                   	// #1
  403c74:	mov	x12, #0x1                   	// #1
  403c78:	adrp	x1, 409000 <ferror@plt+0x73a0>
  403c7c:	mov	w5, w10
  403c80:	add	x1, x1, #0x170
  403c84:	mov	x19, x12
  403c88:	mov	w7, #0x0                   	// #0
  403c8c:	mov	w11, #0x0                   	// #0
  403c90:	strb	w0, [x28]
  403c94:	str	x1, [sp, #112]
  403c98:	str	wzr, [sp, #120]
  403c9c:	str	xzr, [sp, #128]
  403ca0:	b	403578 <ferror@plt+0x1918>
  403ca4:	cmp	w26, #0x6
  403ca8:	b.ne	40447c <ferror@plt+0x281c>  // b.any
  403cac:	adrp	x26, 409000 <ferror@plt+0x73a0>
  403cb0:	mov	w10, #0x1                   	// #1
  403cb4:	add	x0, x26, #0x170
  403cb8:	mov	w11, w10
  403cbc:	mov	w5, w10
  403cc0:	mov	w7, #0x0                   	// #0
  403cc4:	mov	x12, #0x1                   	// #1
  403cc8:	mov	x19, #0x0                   	// #0
  403ccc:	mov	w26, #0x5                   	// #5
  403cd0:	str	x0, [sp, #112]
  403cd4:	str	wzr, [sp, #120]
  403cd8:	str	xzr, [sp, #128]
  403cdc:	b	403578 <ferror@plt+0x1918>
  403ce0:	mov	x2, x19
  403ce4:	cmp	x23, x19
  403ce8:	b.ls	403b30 <ferror@plt+0x1ed0>  // b.plast
  403cec:	mov	w1, w24
  403cf0:	mov	w24, w1
  403cf4:	mov	w1, #0x5c                  	// #92
  403cf8:	strb	w1, [x28, x2]
  403cfc:	b	403b30 <ferror@plt+0x1ed0>
  403d00:	cbnz	w11, 4043cc <ferror@plt+0x276c>
  403d04:	add	x20, x20, #0x1
  403d08:	mov	w1, w24
  403d0c:	mov	w21, #0x0                   	// #0
  403d10:	mov	w4, #0x5c                  	// #92
  403d14:	b	40383c <ferror@plt+0x1bdc>
  403d18:	cbnz	w11, 4043cc <ferror@plt+0x276c>
  403d1c:	mov	w21, #0x0                   	// #0
  403d20:	mov	w1, #0x0                   	// #0
  403d24:	mov	w4, #0x3f                  	// #63
  403d28:	cbnz	w5, 403724 <ferror@plt+0x1ac4>
  403d2c:	b	40382c <ferror@plt+0x1bcc>
  403d30:	str	xzr, [sp, #232]
  403d34:	cmn	x25, #0x1
  403d38:	b.ne	403d78 <ferror@plt+0x2118>  // b.any
  403d3c:	mov	x0, x27
  403d40:	str	w4, [sp, #136]
  403d44:	str	w5, [sp, #144]
  403d48:	str	x12, [sp, #152]
  403d4c:	str	w11, [sp, #160]
  403d50:	str	w10, [sp, #172]
  403d54:	str	x6, [sp, #176]
  403d58:	bl	401860 <strlen@plt>
  403d5c:	ldr	w4, [sp, #136]
  403d60:	mov	x25, x0
  403d64:	ldr	w5, [sp, #144]
  403d68:	ldr	w11, [sp, #160]
  403d6c:	ldr	w10, [sp, #172]
  403d70:	ldr	x12, [sp, #152]
  403d74:	ldr	x6, [sp, #176]
  403d78:	mov	x8, #0x0                   	// #0
  403d7c:	str	x19, [sp, #184]
  403d80:	mov	w19, w21
  403d84:	mov	x21, x8
  403d88:	str	w11, [sp, #136]
  403d8c:	str	x12, [sp, #144]
  403d90:	str	w24, [sp, #152]
  403d94:	str	w10, [sp, #160]
  403d98:	stp	w4, w5, [sp, #172]
  403d9c:	str	x6, [sp, #216]
  403da0:	add	x24, x20, x21
  403da4:	add	x3, sp, #0xe8
  403da8:	sub	x2, x25, x24
  403dac:	add	x1, x27, x24
  403db0:	add	x0, sp, #0xe4
  403db4:	bl	407358 <ferror@plt+0x56f8>
  403db8:	mov	x13, #0x2b                  	// #43
  403dbc:	mov	x3, x0
  403dc0:	movk	x13, #0x2, lsl #32
  403dc4:	cbz	x0, 403e0c <ferror@plt+0x21ac>
  403dc8:	cmn	x0, #0x1
  403dcc:	b.eq	404304 <ferror@plt+0x26a4>  // b.none
  403dd0:	cmn	x0, #0x2
  403dd4:	mov	x7, #0x1                   	// #1
  403dd8:	b.eq	404330 <ferror@plt+0x26d0>  // b.none
  403ddc:	ldr	w0, [sp, #136]
  403de0:	cmp	w0, #0x0
  403de4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403de8:	b.eq	403f70 <ferror@plt+0x2310>  // b.none
  403dec:	ldr	w0, [sp, #228]
  403df0:	add	x21, x21, x3
  403df4:	bl	401c10 <iswprint@plt>
  403df8:	cmp	w0, #0x0
  403dfc:	csel	w19, w19, wzr, ne  // ne = any
  403e00:	add	x0, sp, #0xe8
  403e04:	bl	401a60 <mbsinit@plt>
  403e08:	cbz	w0, 403da0 <ferror@plt+0x2140>
  403e0c:	eor	w2, w19, #0x1
  403e10:	mov	x8, x21
  403e14:	ldr	w11, [sp, #136]
  403e18:	mov	w21, w19
  403e1c:	ldr	w24, [sp, #152]
  403e20:	and	w2, w22, w2
  403e24:	ldr	w10, [sp, #160]
  403e28:	ldp	w4, w5, [sp, #172]
  403e2c:	ldr	x12, [sp, #144]
  403e30:	ldr	x19, [sp, #184]
  403e34:	ldr	x6, [sp, #216]
  403e38:	cmp	x8, #0x1
  403e3c:	b.ls	4038dc <ferror@plt+0x1c7c>  // b.plast
  403e40:	add	x8, x8, x20
  403e44:	mov	w14, #0x0                   	// #0
  403e48:	mov	w3, #0x27                  	// #39
  403e4c:	mov	w7, #0x5c                  	// #92
  403e50:	mov	w9, #0x24                  	// #36
  403e54:	cbz	w2, 403f14 <ferror@plt+0x22b4>
  403e58:	cmp	w26, #0x2
  403e5c:	cset	w0, eq  // eq = none
  403e60:	cbnz	w11, 404158 <ferror@plt+0x24f8>
  403e64:	eor	w1, w24, #0x1
  403e68:	ands	w0, w0, w1
  403e6c:	b.eq	403ea4 <ferror@plt+0x2244>  // b.none
  403e70:	cmp	x23, x19
  403e74:	b.ls	403e7c <ferror@plt+0x221c>  // b.plast
  403e78:	strb	w3, [x28, x19]
  403e7c:	add	x1, x19, #0x1
  403e80:	cmp	x23, x1
  403e84:	b.ls	403e8c <ferror@plt+0x222c>  // b.plast
  403e88:	strb	w9, [x28, x1]
  403e8c:	add	x1, x19, #0x2
  403e90:	cmp	x23, x1
  403e94:	b.ls	403e9c <ferror@plt+0x223c>  // b.plast
  403e98:	strb	w3, [x28, x1]
  403e9c:	add	x19, x19, #0x3
  403ea0:	mov	w24, w0
  403ea4:	cmp	x23, x19
  403ea8:	b.ls	403eb0 <ferror@plt+0x2250>  // b.plast
  403eac:	strb	w7, [x28, x19]
  403eb0:	add	x0, x19, #0x1
  403eb4:	cmp	x23, x0
  403eb8:	b.ls	403ec8 <ferror@plt+0x2268>  // b.plast
  403ebc:	lsr	w1, w4, #6
  403ec0:	add	w1, w1, #0x30
  403ec4:	strb	w1, [x28, x0]
  403ec8:	add	x0, x19, #0x2
  403ecc:	cmp	x23, x0
  403ed0:	b.ls	403ee0 <ferror@plt+0x2280>  // b.plast
  403ed4:	ubfx	x1, x4, #3, #3
  403ed8:	add	w1, w1, #0x30
  403edc:	strb	w1, [x28, x0]
  403ee0:	and	w4, w4, #0x7
  403ee4:	add	x20, x20, #0x1
  403ee8:	add	w4, w4, #0x30
  403eec:	cmp	x20, x8
  403ef0:	add	x19, x19, #0x3
  403ef4:	b.cs	403794 <ferror@plt+0x1b34>  // b.hs, b.nlast
  403ef8:	mov	w14, w2
  403efc:	cmp	x23, x19
  403f00:	b.ls	403f08 <ferror@plt+0x22a8>  // b.plast
  403f04:	strb	w4, [x28, x19]
  403f08:	ldrb	w4, [x27, x20]
  403f0c:	add	x19, x19, #0x1
  403f10:	cbnz	w2, 403e58 <ferror@plt+0x21f8>
  403f14:	eor	w0, w14, #0x1
  403f18:	and	w0, w24, w0
  403f1c:	and	w0, w0, #0xff
  403f20:	cbz	w5, 403f34 <ferror@plt+0x22d4>
  403f24:	cmp	x23, x19
  403f28:	b.ls	403f30 <ferror@plt+0x22d0>  // b.plast
  403f2c:	strb	w7, [x28, x19]
  403f30:	add	x19, x19, #0x1
  403f34:	add	x20, x20, #0x1
  403f38:	cmp	x20, x8
  403f3c:	b.cs	404150 <ferror@plt+0x24f0>  // b.hs, b.nlast
  403f40:	cbz	w0, 4041c0 <ferror@plt+0x2560>
  403f44:	cmp	x23, x19
  403f48:	b.ls	403f50 <ferror@plt+0x22f0>  // b.plast
  403f4c:	strb	w3, [x28, x19]
  403f50:	add	x0, x19, #0x1
  403f54:	cmp	x23, x0
  403f58:	b.ls	403f60 <ferror@plt+0x2300>  // b.plast
  403f5c:	strb	w3, [x28, x0]
  403f60:	add	x19, x19, #0x2
  403f64:	mov	w5, #0x0                   	// #0
  403f68:	mov	w24, #0x0                   	// #0
  403f6c:	b	403efc <ferror@plt+0x229c>
  403f70:	cmp	x3, #0x1
  403f74:	b.eq	403dec <ferror@plt+0x218c>  // b.none
  403f78:	add	x2, x24, #0x1
  403f7c:	add	x0, x27, x3
  403f80:	add	x2, x27, x2
  403f84:	add	x9, x0, x24
  403f88:	b	403f98 <ferror@plt+0x2338>
  403f8c:	add	x2, x2, #0x1
  403f90:	cmp	x9, x2
  403f94:	b.eq	403dec <ferror@plt+0x218c>  // b.none
  403f98:	ldrb	w0, [x2]
  403f9c:	sub	w0, w0, #0x5b
  403fa0:	and	w0, w0, #0xff
  403fa4:	cmp	w0, #0x21
  403fa8:	b.hi	403f8c <ferror@plt+0x232c>  // b.pmore
  403fac:	lsl	x0, x7, x0
  403fb0:	tst	x0, x13
  403fb4:	b.eq	403f8c <ferror@plt+0x232c>  // b.none
  403fb8:	b	403954 <ferror@plt+0x1cf4>
  403fbc:	mov	w10, w26
  403fc0:	mov	w11, w26
  403fc4:	adrp	x26, 409000 <ferror@plt+0x73a0>
  403fc8:	add	x0, x26, #0x198
  403fcc:	str	x0, [sp, #112]
  403fd0:	str	wzr, [sp, #120]
  403fd4:	mov	w7, #0x0                   	// #0
  403fd8:	mov	w5, #0x0                   	// #0
  403fdc:	mov	x12, #0x1                   	// #1
  403fe0:	mov	x19, #0x0                   	// #0
  403fe4:	mov	w26, #0x2                   	// #2
  403fe8:	str	xzr, [sp, #128]
  403fec:	b	403578 <ferror@plt+0x1918>
  403ff0:	mov	w10, #0x1                   	// #1
  403ff4:	mov	w7, #0x0                   	// #0
  403ff8:	mov	w5, w10
  403ffc:	mov	w11, #0x0                   	// #0
  404000:	mov	x12, #0x0                   	// #0
  404004:	mov	x19, #0x0                   	// #0
  404008:	str	xzr, [sp, #112]
  40400c:	str	wzr, [sp, #120]
  404010:	str	xzr, [sp, #128]
  404014:	b	403578 <ferror@plt+0x1918>
  404018:	add	x19, x19, #0x4
  40401c:	mov	w24, w1
  404020:	mov	w21, #0x0                   	// #0
  404024:	mov	w4, #0x30                  	// #48
  404028:	cbnz	w5, 403724 <ferror@plt+0x1ac4>
  40402c:	b	40382c <ferror@plt+0x1bcc>
  404030:	add	x20, x20, #0x1
  404034:	mov	w1, w24
  404038:	mov	w21, #0x0                   	// #0
  40403c:	b	40383c <ferror@plt+0x1bdc>
  404040:	mov	w0, w5
  404044:	mov	w5, #0x0                   	// #0
  404048:	b	403700 <ferror@plt+0x1aa0>
  40404c:	mov	w0, #0x0                   	// #0
  404050:	cbnz	x20, 404134 <ferror@plt+0x24d4>
  404054:	mov	w21, w5
  404058:	mov	w1, #0x0                   	// #0
  40405c:	mov	w5, w0
  404060:	b	4038e8 <ferror@plt+0x1c88>
  404064:	mov	w1, w26
  404068:	adrp	x0, 409000 <ferror@plt+0x73a0>
  40406c:	add	x0, x0, #0x1a0
  404070:	str	w11, [sp, #112]
  404074:	str	x6, [sp, #120]
  404078:	bl	403300 <ferror@plt+0x16a0>
  40407c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  404080:	str	x0, [sp, #208]
  404084:	add	x0, x1, #0x198
  404088:	mov	w1, w26
  40408c:	bl	403300 <ferror@plt+0x16a0>
  404090:	str	x0, [sp, #240]
  404094:	ldr	w11, [sp, #112]
  404098:	ldr	x6, [sp, #120]
  40409c:	b	4034f0 <ferror@plt+0x1890>
  4040a0:	mov	w4, w0
  4040a4:	mov	w21, #0x0                   	// #0
  4040a8:	b	403a9c <ferror@plt+0x1e3c>
  4040ac:	cmp	x23, x19
  4040b0:	b.ls	4040b8 <ferror@plt+0x2458>  // b.plast
  4040b4:	strb	w4, [x28, x19]
  4040b8:	add	x1, x2, #0x2
  4040bc:	cmp	x23, x1
  4040c0:	b.ls	4040cc <ferror@plt+0x246c>  // b.plast
  4040c4:	mov	w3, #0x30                  	// #48
  4040c8:	strb	w3, [x28, x1]
  4040cc:	add	x19, x2, #0x3
  4040d0:	mov	w4, #0x30                  	// #48
  4040d4:	b	403b60 <ferror@plt+0x1f00>
  4040d8:	mov	w0, #0x76                  	// #118
  4040dc:	cbz	w22, 4039e8 <ferror@plt+0x1d88>
  4040e0:	b	4040a0 <ferror@plt+0x2440>
  4040e4:	mov	w0, #0x72                  	// #114
  4040e8:	b	403a60 <ferror@plt+0x1e00>
  4040ec:	mov	w0, #0x61                  	// #97
  4040f0:	cbz	w22, 4039e8 <ferror@plt+0x1d88>
  4040f4:	b	4040a0 <ferror@plt+0x2440>
  4040f8:	mov	w0, #0x6e                  	// #110
  4040fc:	b	403a60 <ferror@plt+0x1e00>
  404100:	mov	w0, #0x0                   	// #0
  404104:	mov	w21, w5
  404108:	mov	w1, #0x0                   	// #0
  40410c:	mov	w5, w0
  404110:	mov	w4, #0x20                  	// #32
  404114:	b	4038e8 <ferror@plt+0x1c88>
  404118:	mov	w5, #0x0                   	// #0
  40411c:	mov	w0, #0x74                  	// #116
  404120:	b	403a60 <ferror@plt+0x1e00>
  404124:	mov	w5, #0x0                   	// #0
  404128:	mov	w0, #0x76                  	// #118
  40412c:	cbz	w22, 4039e8 <ferror@plt+0x1d88>
  404130:	b	4040a0 <ferror@plt+0x2440>
  404134:	mov	w5, w0
  404138:	mov	w21, #0x0                   	// #0
  40413c:	mov	w1, #0x0                   	// #0
  404140:	b	403710 <ferror@plt+0x1ab0>
  404144:	mov	w2, w22
  404148:	mov	w21, #0x0                   	// #0
  40414c:	b	403e40 <ferror@plt+0x21e0>
  404150:	mov	w1, w0
  404154:	b	40383c <ferror@plt+0x1bdc>
  404158:	mov	w5, w0
  40415c:	b	40395c <ferror@plt+0x1cfc>
  404160:	mov	w5, #0x1                   	// #1
  404164:	cbz	w20, 40418c <ferror@plt+0x252c>
  404168:	mov	w10, #0x1                   	// #1
  40416c:	adrp	x26, 409000 <ferror@plt+0x73a0>
  404170:	mov	w11, w10
  404174:	add	x0, x26, #0x198
  404178:	str	x0, [sp, #112]
  40417c:	str	wzr, [sp, #120]
  404180:	b	403fd4 <ferror@plt+0x2374>
  404184:	cbnz	w20, 40442c <ferror@plt+0x27cc>
  404188:	mov	w5, #0x0                   	// #0
  40418c:	cbnz	x23, 404464 <ferror@plt+0x2804>
  404190:	adrp	x26, 409000 <ferror@plt+0x73a0>
  404194:	mov	x12, #0x1                   	// #1
  404198:	add	x0, x26, #0x198
  40419c:	mov	x19, x12
  4041a0:	mov	w10, #0x1                   	// #1
  4041a4:	mov	w7, #0x0                   	// #0
  4041a8:	mov	w11, #0x0                   	// #0
  4041ac:	mov	w26, #0x2                   	// #2
  4041b0:	str	x0, [sp, #112]
  4041b4:	str	wzr, [sp, #120]
  4041b8:	str	xzr, [sp, #128]
  4041bc:	b	403578 <ferror@plt+0x1918>
  4041c0:	mov	w5, #0x0                   	// #0
  4041c4:	b	403efc <ferror@plt+0x229c>
  4041c8:	mov	w10, #0x1                   	// #1
  4041cc:	mov	x12, #0x1                   	// #1
  4041d0:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4041d4:	mov	w5, w10
  4041d8:	add	x0, x0, #0x170
  4041dc:	mov	x19, x12
  4041e0:	mov	w7, #0x0                   	// #0
  4041e4:	mov	w11, #0x0                   	// #0
  4041e8:	str	x0, [sp, #112]
  4041ec:	str	wzr, [sp, #120]
  4041f0:	str	xzr, [sp, #128]
  4041f4:	b	403578 <ferror@plt+0x1918>
  4041f8:	mov	w1, w21
  4041fc:	mov	w4, #0x30                  	// #48
  404200:	mov	w21, #0x0                   	// #0
  404204:	cbnz	w5, 403724 <ferror@plt+0x1ac4>
  404208:	b	40382c <ferror@plt+0x1bcc>
  40420c:	ldrb	w3, [x27, x7]
  404210:	cmp	w3, #0x3e
  404214:	b.hi	404418 <ferror@plt+0x27b8>  // b.pmore
  404218:	mov	x0, #0x1                   	// #1
  40421c:	mov	x2, #0xa38200000000        	// #179778741075968
  404220:	movk	x2, #0x7000, lsl #48
  404224:	lsl	x0, x0, x3
  404228:	mov	w1, #0x0                   	// #0
  40422c:	tst	x0, x2
  404230:	mov	w21, #0x0                   	// #0
  404234:	b.eq	4038e8 <ferror@plt+0x1c88>  // b.none
  404238:	cbnz	w11, 403968 <ferror@plt+0x1d08>
  40423c:	cmp	x23, x19
  404240:	b.ls	404248 <ferror@plt+0x25e8>  // b.plast
  404244:	strb	w4, [x28, x19]
  404248:	add	x0, x19, #0x1
  40424c:	cmp	x23, x0
  404250:	b.ls	40425c <ferror@plt+0x25fc>  // b.plast
  404254:	mov	w1, #0x22                  	// #34
  404258:	strb	w1, [x28, x0]
  40425c:	add	x0, x19, #0x2
  404260:	cmp	x23, x0
  404264:	b.ls	404270 <ferror@plt+0x2610>  // b.plast
  404268:	mov	w1, #0x22                  	// #34
  40426c:	strb	w1, [x28, x0]
  404270:	add	x0, x19, #0x3
  404274:	cmp	x23, x0
  404278:	b.ls	404284 <ferror@plt+0x2624>  // b.plast
  40427c:	mov	w1, #0x3f                  	// #63
  404280:	strb	w1, [x28, x0]
  404284:	add	x19, x19, #0x4
  404288:	mov	w4, w3
  40428c:	mov	x20, x7
  404290:	mov	w0, #0x0                   	// #0
  404294:	mov	w21, #0x0                   	// #0
  404298:	b	403b60 <ferror@plt+0x1f00>
  40429c:	mov	w10, #0x1                   	// #1
  4042a0:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4042a4:	mov	w11, w10
  4042a8:	add	x0, x0, #0x170
  4042ac:	mov	w5, w10
  4042b0:	mov	w7, #0x0                   	// #0
  4042b4:	mov	x12, #0x1                   	// #1
  4042b8:	mov	x19, #0x0                   	// #0
  4042bc:	str	x0, [sp, #112]
  4042c0:	str	wzr, [sp, #120]
  4042c4:	str	xzr, [sp, #128]
  4042c8:	b	403578 <ferror@plt+0x1918>
  4042cc:	mov	w0, w5
  4042d0:	b	404050 <ferror@plt+0x23f0>
  4042d4:	mov	w0, w5
  4042d8:	b	404104 <ferror@plt+0x24a4>
  4042dc:	ldr	x1, [sp, #208]
  4042e0:	ldrb	w0, [x1]
  4042e4:	cbz	w0, 4034f8 <ferror@plt+0x1898>
  4042e8:	cmp	x23, x19
  4042ec:	b.ls	4042f4 <ferror@plt+0x2694>  // b.plast
  4042f0:	strb	w0, [x28, x19]
  4042f4:	add	x19, x19, #0x1
  4042f8:	ldrb	w0, [x1, x19]
  4042fc:	cbnz	w0, 4042e8 <ferror@plt+0x2688>
  404300:	b	4034f8 <ferror@plt+0x1898>
  404304:	mov	x8, x21
  404308:	ldr	w11, [sp, #136]
  40430c:	ldr	w24, [sp, #152]
  404310:	mov	w2, w22
  404314:	ldr	w10, [sp, #160]
  404318:	mov	w21, #0x0                   	// #0
  40431c:	ldp	w4, w5, [sp, #172]
  404320:	ldr	x12, [sp, #144]
  404324:	ldr	x19, [sp, #184]
  404328:	ldr	x6, [sp, #216]
  40432c:	b	403e38 <ferror@plt+0x21d8>
  404330:	mov	x9, x24
  404334:	cmp	x24, x25
  404338:	ldr	w11, [sp, #136]
  40433c:	mov	x8, x21
  404340:	ldr	w24, [sp, #152]
  404344:	ldr	w10, [sp, #160]
  404348:	ldp	w4, w5, [sp, #172]
  40434c:	ldr	x12, [sp, #144]
  404350:	ldr	x19, [sp, #184]
  404354:	ldr	x6, [sp, #216]
  404358:	b.cc	404370 <ferror@plt+0x2710>  // b.lo, b.ul, b.last
  40435c:	b	404378 <ferror@plt+0x2718>
  404360:	add	x8, x8, #0x1
  404364:	add	x9, x20, x8
  404368:	cmp	x25, x9
  40436c:	b.ls	404378 <ferror@plt+0x2718>  // b.plast
  404370:	ldrb	w0, [x27, x9]
  404374:	cbnz	w0, 404360 <ferror@plt+0x2700>
  404378:	mov	w2, w22
  40437c:	mov	w21, #0x0                   	// #0
  404380:	b	403e38 <ferror@plt+0x21d8>
  404384:	mov	w0, w11
  404388:	ldr	x1, [sp, #112]
  40438c:	cmp	x1, #0x0
  404390:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404394:	b.eq	4043bc <ferror@plt+0x275c>  // b.none
  404398:	ldrb	w0, [x1]
  40439c:	cbz	w0, 4043bc <ferror@plt+0x275c>
  4043a0:	sub	x26, x1, x19
  4043a4:	cmp	x23, x19
  4043a8:	b.ls	4043b0 <ferror@plt+0x2750>  // b.plast
  4043ac:	strb	w0, [x28, x19]
  4043b0:	add	x19, x19, #0x1
  4043b4:	ldrb	w0, [x26, x19]
  4043b8:	cbnz	w0, 4043a4 <ferror@plt+0x2744>
  4043bc:	cmp	x23, x19
  4043c0:	b.ls	40399c <ferror@plt+0x1d3c>  // b.plast
  4043c4:	strb	wzr, [x28, x19]
  4043c8:	b	40399c <ferror@plt+0x1d3c>
  4043cc:	mov	w5, w22
  4043d0:	b	40395c <ferror@plt+0x1cfc>
  4043d4:	cmp	w26, #0x2
  4043d8:	cset	w5, eq  // eq = none
  4043dc:	b	40395c <ferror@plt+0x1cfc>
  4043e0:	ldr	w5, [sp, #200]
  4043e4:	mov	x3, x25
  4043e8:	ldr	x1, [sp, #128]
  4043ec:	mov	x2, x27
  4043f0:	ldr	x7, [sp, #208]
  4043f4:	mov	w4, #0x5                   	// #5
  4043f8:	ldr	x0, [sp, #240]
  4043fc:	str	x0, [sp]
  404400:	mov	x0, x28
  404404:	bl	403468 <ferror@plt+0x1808>
  404408:	mov	x19, x0
  40440c:	b	40399c <ferror@plt+0x1d3c>
  404410:	ldr	w0, [sp, #120]
  404414:	b	404388 <ferror@plt+0x2728>
  404418:	mov	w1, #0x0                   	// #0
  40441c:	mov	w21, #0x0                   	// #0
  404420:	b	4038e8 <ferror@plt+0x1c88>
  404424:	mov	w26, #0x2                   	// #2
  404428:	b	40395c <ferror@plt+0x1cfc>
  40442c:	mov	w10, #0x1                   	// #1
  404430:	adrp	x0, 409000 <ferror@plt+0x73a0>
  404434:	mov	w11, w10
  404438:	add	x0, x0, #0x198
  40443c:	mov	w7, #0x0                   	// #0
  404440:	mov	w5, #0x0                   	// #0
  404444:	mov	x12, #0x1                   	// #1
  404448:	mov	x19, #0x0                   	// #0
  40444c:	str	x0, [sp, #112]
  404450:	str	wzr, [sp, #120]
  404454:	str	xzr, [sp, #128]
  404458:	b	403578 <ferror@plt+0x1918>
  40445c:	ldr	x23, [sp, #128]
  404460:	b	403808 <ferror@plt+0x1ba8>
  404464:	mov	w7, #0x0                   	// #0
  404468:	mov	w0, #0x0                   	// #0
  40446c:	mov	w10, #0x1                   	// #1
  404470:	mov	x1, #0x0                   	// #0
  404474:	str	x23, [sp, #128]
  404478:	b	4036c8 <ferror@plt+0x1a68>
  40447c:	bl	401a40 <abort@plt>
  404480:	sub	sp, sp, #0x80
  404484:	stp	x29, x30, [sp, #16]
  404488:	add	x29, sp, #0x10
  40448c:	stp	x19, x20, [sp, #32]
  404490:	mov	w19, w0
  404494:	mov	x20, x3
  404498:	stp	x21, x22, [sp, #48]
  40449c:	stp	x23, x24, [sp, #64]
  4044a0:	mov	x23, x1
  4044a4:	mov	x24, x2
  4044a8:	stp	x25, x26, [sp, #80]
  4044ac:	stp	x27, x28, [sp, #96]
  4044b0:	bl	401c30 <__errno_location@plt>
  4044b4:	mov	x22, x0
  4044b8:	ldr	w0, [x0]
  4044bc:	adrp	x27, 41c000 <ferror@plt+0x1a3a0>
  4044c0:	str	w0, [sp, #116]
  4044c4:	ldr	x21, [x27, #592]
  4044c8:	tbnz	w19, #31, 404620 <ferror@plt+0x29c0>
  4044cc:	add	x26, x27, #0x250
  4044d0:	ldr	w0, [x26, #8]
  4044d4:	cmp	w0, w19
  4044d8:	b.gt	404528 <ferror@plt+0x28c8>
  4044dc:	mov	w0, #0x7fffffff            	// #2147483647
  4044e0:	cmp	w19, w0
  4044e4:	b.eq	40461c <ferror@plt+0x29bc>  // b.none
  4044e8:	add	w28, w19, #0x1
  4044ec:	add	x0, x26, #0x10
  4044f0:	cmp	x21, x0
  4044f4:	sbfiz	x1, x28, #4, #32
  4044f8:	b.eq	404600 <ferror@plt+0x29a0>  // b.none
  4044fc:	mov	x0, x21
  404500:	bl	406318 <ferror@plt+0x46b8>
  404504:	mov	x21, x0
  404508:	str	x0, [x27, #592]
  40450c:	ldr	w0, [x26, #8]
  404510:	mov	w1, #0x0                   	// #0
  404514:	sub	w2, w28, w0
  404518:	add	x0, x21, w0, sxtw #4
  40451c:	sbfiz	x2, x2, #4, #32
  404520:	bl	4019b0 <memset@plt>
  404524:	str	w28, [x26, #8]
  404528:	sbfiz	x19, x19, #4, #32
  40452c:	add	x26, x20, #0x8
  404530:	add	x0, x21, x19
  404534:	str	x0, [sp, #120]
  404538:	ldp	w4, w5, [x20]
  40453c:	mov	x6, x26
  404540:	ldr	x7, [x20, #40]
  404544:	orr	w25, w5, #0x1
  404548:	ldr	x27, [x21, x19]
  40454c:	mov	x3, x24
  404550:	ldr	x28, [x0, #8]
  404554:	mov	x1, x27
  404558:	ldr	x0, [x20, #48]
  40455c:	str	x0, [sp]
  404560:	mov	x2, x23
  404564:	mov	w5, w25
  404568:	mov	x0, x28
  40456c:	bl	403468 <ferror@plt+0x1808>
  404570:	cmp	x27, x0
  404574:	b.hi	4045d4 <ferror@plt+0x2974>  // b.pmore
  404578:	add	x27, x0, #0x1
  40457c:	str	x27, [x21, x19]
  404580:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  404584:	add	x0, x0, #0x300
  404588:	cmp	x28, x0
  40458c:	b.eq	404598 <ferror@plt+0x2938>  // b.none
  404590:	mov	x0, x28
  404594:	bl	401b00 <free@plt>
  404598:	mov	x0, x27
  40459c:	bl	4062b8 <ferror@plt+0x4658>
  4045a0:	ldr	x1, [sp, #120]
  4045a4:	mov	x28, x0
  4045a8:	ldr	w4, [x20]
  4045ac:	mov	x6, x26
  4045b0:	ldr	x7, [x20, #40]
  4045b4:	str	x0, [x1, #8]
  4045b8:	ldr	x1, [x20, #48]
  4045bc:	str	x1, [sp]
  4045c0:	mov	w5, w25
  4045c4:	mov	x3, x24
  4045c8:	mov	x2, x23
  4045cc:	mov	x1, x27
  4045d0:	bl	403468 <ferror@plt+0x1808>
  4045d4:	ldr	w0, [sp, #116]
  4045d8:	ldp	x29, x30, [sp, #16]
  4045dc:	ldp	x19, x20, [sp, #32]
  4045e0:	ldp	x23, x24, [sp, #64]
  4045e4:	ldp	x25, x26, [sp, #80]
  4045e8:	str	w0, [x22]
  4045ec:	mov	x0, x28
  4045f0:	ldp	x21, x22, [sp, #48]
  4045f4:	ldp	x27, x28, [sp, #96]
  4045f8:	add	sp, sp, #0x80
  4045fc:	ret
  404600:	mov	x0, #0x0                   	// #0
  404604:	bl	406318 <ferror@plt+0x46b8>
  404608:	mov	x21, x0
  40460c:	str	x0, [x27, #592]
  404610:	ldp	x0, x1, [x26, #16]
  404614:	stp	x0, x1, [x21]
  404618:	b	40450c <ferror@plt+0x28ac>
  40461c:	bl	406510 <ferror@plt+0x48b0>
  404620:	bl	401a40 <abort@plt>
  404624:	nop
  404628:	stp	x29, x30, [sp, #-48]!
  40462c:	mov	x29, sp
  404630:	stp	x19, x20, [sp, #16]
  404634:	mov	x20, x0
  404638:	str	x21, [sp, #32]
  40463c:	bl	401c30 <__errno_location@plt>
  404640:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  404644:	mov	x19, x0
  404648:	add	x2, x2, #0x300
  40464c:	cmp	x20, #0x0
  404650:	add	x2, x2, #0x100
  404654:	mov	x1, #0x38                  	// #56
  404658:	ldr	w21, [x19]
  40465c:	csel	x0, x2, x20, eq  // eq = none
  404660:	bl	4064b0 <ferror@plt+0x4850>
  404664:	str	w21, [x19]
  404668:	ldp	x19, x20, [sp, #16]
  40466c:	ldr	x21, [sp, #32]
  404670:	ldp	x29, x30, [sp], #48
  404674:	ret
  404678:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  40467c:	add	x1, x1, #0x300
  404680:	cmp	x0, #0x0
  404684:	add	x1, x1, #0x100
  404688:	csel	x0, x1, x0, eq  // eq = none
  40468c:	ldr	w0, [x0]
  404690:	ret
  404694:	nop
  404698:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  40469c:	add	x2, x2, #0x300
  4046a0:	cmp	x0, #0x0
  4046a4:	add	x2, x2, #0x100
  4046a8:	csel	x0, x2, x0, eq  // eq = none
  4046ac:	str	w1, [x0]
  4046b0:	ret
  4046b4:	nop
  4046b8:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4046bc:	add	x3, x3, #0x300
  4046c0:	cmp	x0, #0x0
  4046c4:	add	x3, x3, #0x100
  4046c8:	csel	x0, x3, x0, eq  // eq = none
  4046cc:	ubfx	x4, x1, #5, #3
  4046d0:	add	x3, x0, #0x8
  4046d4:	and	w1, w1, #0x1f
  4046d8:	ldr	w5, [x3, x4, lsl #2]
  4046dc:	lsr	w0, w5, w1
  4046e0:	eor	w2, w0, w2
  4046e4:	and	w2, w2, #0x1
  4046e8:	and	w0, w0, #0x1
  4046ec:	lsl	w2, w2, w1
  4046f0:	eor	w2, w2, w5
  4046f4:	str	w2, [x3, x4, lsl #2]
  4046f8:	ret
  4046fc:	nop
  404700:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404704:	add	x3, x3, #0x300
  404708:	cmp	x0, #0x0
  40470c:	add	x3, x3, #0x100
  404710:	csel	x2, x3, x0, eq  // eq = none
  404714:	ldr	w0, [x2, #4]
  404718:	str	w1, [x2, #4]
  40471c:	ret
  404720:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404724:	add	x3, x3, #0x300
  404728:	cmp	x0, #0x0
  40472c:	add	x3, x3, #0x100
  404730:	csel	x0, x3, x0, eq  // eq = none
  404734:	mov	w3, #0xa                   	// #10
  404738:	cmp	x1, #0x0
  40473c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404740:	str	w3, [x0]
  404744:	b.eq	404750 <ferror@plt+0x2af0>  // b.none
  404748:	stp	x1, x2, [x0, #40]
  40474c:	ret
  404750:	stp	x29, x30, [sp, #-16]!
  404754:	mov	x29, sp
  404758:	bl	401a40 <abort@plt>
  40475c:	nop
  404760:	sub	sp, sp, #0x50
  404764:	adrp	x5, 41c000 <ferror@plt+0x1a3a0>
  404768:	stp	x29, x30, [sp, #16]
  40476c:	add	x29, sp, #0x10
  404770:	stp	x19, x20, [sp, #32]
  404774:	mov	x19, x4
  404778:	add	x4, x5, #0x300
  40477c:	cmp	x19, #0x0
  404780:	add	x4, x4, #0x100
  404784:	csel	x19, x4, x19, eq  // eq = none
  404788:	mov	x20, x3
  40478c:	stp	x21, x22, [sp, #48]
  404790:	mov	x21, x0
  404794:	mov	x22, x1
  404798:	str	x23, [sp, #64]
  40479c:	mov	x23, x2
  4047a0:	bl	401c30 <__errno_location@plt>
  4047a4:	ldp	x7, x8, [x19, #40]
  4047a8:	mov	x3, x20
  4047ac:	mov	x20, x0
  4047b0:	mov	x0, x21
  4047b4:	ldp	w4, w5, [x19]
  4047b8:	mov	x2, x23
  4047bc:	ldr	w21, [x20]
  4047c0:	mov	x1, x22
  4047c4:	str	x8, [sp]
  4047c8:	add	x6, x19, #0x8
  4047cc:	bl	403468 <ferror@plt+0x1808>
  4047d0:	ldp	x29, x30, [sp, #16]
  4047d4:	ldr	x23, [sp, #64]
  4047d8:	str	w21, [x20]
  4047dc:	ldp	x19, x20, [sp, #32]
  4047e0:	ldp	x21, x22, [sp, #48]
  4047e4:	add	sp, sp, #0x50
  4047e8:	ret
  4047ec:	nop
  4047f0:	sub	sp, sp, #0x70
  4047f4:	adrp	x4, 41c000 <ferror@plt+0x1a3a0>
  4047f8:	add	x4, x4, #0x300
  4047fc:	cmp	x3, #0x0
  404800:	add	x4, x4, #0x100
  404804:	stp	x29, x30, [sp, #16]
  404808:	add	x29, sp, #0x10
  40480c:	stp	x19, x20, [sp, #32]
  404810:	csel	x19, x4, x3, eq  // eq = none
  404814:	mov	x20, x2
  404818:	stp	x21, x22, [sp, #48]
  40481c:	mov	x22, x0
  404820:	stp	x23, x24, [sp, #64]
  404824:	mov	x23, x1
  404828:	stp	x25, x26, [sp, #80]
  40482c:	stp	x27, x28, [sp, #96]
  404830:	bl	401c30 <__errno_location@plt>
  404834:	ldr	w28, [x0]
  404838:	ldp	w4, w5, [x19]
  40483c:	mov	x21, x0
  404840:	ldp	x7, x0, [x19, #40]
  404844:	cmp	x20, #0x0
  404848:	cset	w24, eq  // eq = none
  40484c:	add	x27, x19, #0x8
  404850:	orr	w24, w24, w5
  404854:	mov	x6, x27
  404858:	mov	x3, x23
  40485c:	mov	x2, x22
  404860:	mov	w5, w24
  404864:	str	x0, [sp]
  404868:	mov	x1, #0x0                   	// #0
  40486c:	mov	x0, #0x0                   	// #0
  404870:	bl	403468 <ferror@plt+0x1808>
  404874:	add	x26, x0, #0x1
  404878:	mov	x25, x0
  40487c:	mov	x0, x26
  404880:	bl	4062b8 <ferror@plt+0x4658>
  404884:	ldp	x7, x1, [x19, #40]
  404888:	mov	w5, w24
  40488c:	ldr	w4, [x19]
  404890:	mov	x6, x27
  404894:	str	x1, [sp]
  404898:	mov	x3, x23
  40489c:	mov	x2, x22
  4048a0:	mov	x19, x0
  4048a4:	mov	x1, x26
  4048a8:	bl	403468 <ferror@plt+0x1808>
  4048ac:	str	w28, [x21]
  4048b0:	cbz	x20, 4048b8 <ferror@plt+0x2c58>
  4048b4:	str	x25, [x20]
  4048b8:	mov	x0, x19
  4048bc:	ldp	x29, x30, [sp, #16]
  4048c0:	ldp	x19, x20, [sp, #32]
  4048c4:	ldp	x21, x22, [sp, #48]
  4048c8:	ldp	x23, x24, [sp, #64]
  4048cc:	ldp	x25, x26, [sp, #80]
  4048d0:	ldp	x27, x28, [sp, #96]
  4048d4:	add	sp, sp, #0x70
  4048d8:	ret
  4048dc:	nop
  4048e0:	mov	x3, x2
  4048e4:	mov	x2, #0x0                   	// #0
  4048e8:	b	4047f0 <ferror@plt+0x2b90>
  4048ec:	nop
  4048f0:	stp	x29, x30, [sp, #-64]!
  4048f4:	mov	x29, sp
  4048f8:	stp	x21, x22, [sp, #32]
  4048fc:	str	x23, [sp, #48]
  404900:	adrp	x23, 41c000 <ferror@plt+0x1a3a0>
  404904:	add	x22, x23, #0x250
  404908:	stp	x19, x20, [sp, #16]
  40490c:	ldr	x21, [x23, #592]
  404910:	ldr	w20, [x22, #8]
  404914:	cmp	w20, #0x1
  404918:	b.le	404940 <ferror@plt+0x2ce0>
  40491c:	sub	w0, w20, #0x2
  404920:	add	x20, x21, #0x28
  404924:	add	x19, x21, #0x18
  404928:	add	x20, x20, w0, uxtw #4
  40492c:	nop
  404930:	ldr	x0, [x19], #16
  404934:	bl	401b00 <free@plt>
  404938:	cmp	x19, x20
  40493c:	b.ne	404930 <ferror@plt+0x2cd0>  // b.any
  404940:	ldr	x0, [x21, #8]
  404944:	adrp	x19, 41c000 <ferror@plt+0x1a3a0>
  404948:	add	x19, x19, #0x300
  40494c:	cmp	x0, x19
  404950:	b.eq	404960 <ferror@plt+0x2d00>  // b.none
  404954:	bl	401b00 <free@plt>
  404958:	mov	x0, #0x100                 	// #256
  40495c:	stp	x0, x19, [x22, #16]
  404960:	add	x19, x22, #0x10
  404964:	cmp	x21, x19
  404968:	b.eq	404978 <ferror@plt+0x2d18>  // b.none
  40496c:	mov	x0, x21
  404970:	bl	401b00 <free@plt>
  404974:	str	x19, [x23, #592]
  404978:	mov	w0, #0x1                   	// #1
  40497c:	str	w0, [x22, #8]
  404980:	ldp	x19, x20, [sp, #16]
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldr	x23, [sp, #48]
  40498c:	ldp	x29, x30, [sp], #64
  404990:	ret
  404994:	nop
  404998:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  40499c:	add	x3, x3, #0x300
  4049a0:	add	x3, x3, #0x100
  4049a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4049a8:	b	404480 <ferror@plt+0x2820>
  4049ac:	nop
  4049b0:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4049b4:	add	x3, x3, #0x300
  4049b8:	add	x3, x3, #0x100
  4049bc:	b	404480 <ferror@plt+0x2820>
  4049c0:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4049c4:	add	x3, x3, #0x300
  4049c8:	mov	x1, x0
  4049cc:	add	x3, x3, #0x100
  4049d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4049d4:	mov	w0, #0x0                   	// #0
  4049d8:	b	404480 <ferror@plt+0x2820>
  4049dc:	nop
  4049e0:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4049e4:	add	x3, x3, #0x300
  4049e8:	mov	x2, x1
  4049ec:	add	x3, x3, #0x100
  4049f0:	mov	x1, x0
  4049f4:	mov	w0, #0x0                   	// #0
  4049f8:	b	404480 <ferror@plt+0x2820>
  4049fc:	nop
  404a00:	stp	x29, x30, [sp, #-96]!
  404a04:	add	x8, sp, #0x28
  404a08:	mov	x29, sp
  404a0c:	stp	x19, x20, [sp, #16]
  404a10:	mov	x20, x2
  404a14:	mov	w19, w0
  404a18:	mov	w0, w1
  404a1c:	bl	4032d0 <ferror@plt+0x1670>
  404a20:	add	x3, sp, #0x28
  404a24:	mov	x1, x20
  404a28:	mov	w0, w19
  404a2c:	mov	x2, #0xffffffffffffffff    	// #-1
  404a30:	bl	404480 <ferror@plt+0x2820>
  404a34:	ldp	x19, x20, [sp, #16]
  404a38:	ldp	x29, x30, [sp], #96
  404a3c:	ret
  404a40:	stp	x29, x30, [sp, #-112]!
  404a44:	add	x8, sp, #0x38
  404a48:	mov	x29, sp
  404a4c:	stp	x19, x20, [sp, #16]
  404a50:	mov	x20, x2
  404a54:	mov	w19, w0
  404a58:	mov	w0, w1
  404a5c:	str	x21, [sp, #32]
  404a60:	mov	x21, x3
  404a64:	bl	4032d0 <ferror@plt+0x1670>
  404a68:	add	x3, sp, #0x38
  404a6c:	mov	x2, x21
  404a70:	mov	x1, x20
  404a74:	mov	w0, w19
  404a78:	bl	404480 <ferror@plt+0x2820>
  404a7c:	ldp	x19, x20, [sp, #16]
  404a80:	ldr	x21, [sp, #32]
  404a84:	ldp	x29, x30, [sp], #112
  404a88:	ret
  404a8c:	nop
  404a90:	mov	x2, x1
  404a94:	mov	w1, w0
  404a98:	mov	w0, #0x0                   	// #0
  404a9c:	b	404a00 <ferror@plt+0x2da0>
  404aa0:	mov	x4, x1
  404aa4:	mov	x3, x2
  404aa8:	mov	w1, w0
  404aac:	mov	x2, x4
  404ab0:	mov	w0, #0x0                   	// #0
  404ab4:	b	404a40 <ferror@plt+0x2de0>
  404ab8:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404abc:	add	x3, x3, #0x300
  404ac0:	stp	x29, x30, [sp, #-80]!
  404ac4:	add	x5, x3, #0x100
  404ac8:	ubfx	x7, x2, #5, #3
  404acc:	mov	x29, sp
  404ad0:	ldp	x8, x9, [x3, #256]
  404ad4:	stp	x8, x9, [sp, #24]
  404ad8:	add	x6, sp, #0x20
  404adc:	and	w8, w2, #0x1f
  404ae0:	add	x4, sp, #0x18
  404ae4:	ldp	x2, x3, [x3, #272]
  404ae8:	stp	x2, x3, [sp, #40]
  404aec:	ldp	x2, x3, [x5, #32]
  404af0:	stp	x2, x3, [sp, #56]
  404af4:	mov	x2, x1
  404af8:	mov	x3, x4
  404afc:	ldr	x1, [x5, #48]
  404b00:	str	x1, [sp, #72]
  404b04:	mov	x1, x0
  404b08:	mov	w0, #0x0                   	// #0
  404b0c:	ldr	w5, [x6, x7, lsl #2]
  404b10:	lsr	w4, w5, w8
  404b14:	mvn	w4, w4
  404b18:	and	w4, w4, #0x1
  404b1c:	lsl	w4, w4, w8
  404b20:	eor	w4, w4, w5
  404b24:	str	w4, [x6, x7, lsl #2]
  404b28:	bl	404480 <ferror@plt+0x2820>
  404b2c:	ldp	x29, x30, [sp], #80
  404b30:	ret
  404b34:	nop
  404b38:	mov	w2, w1
  404b3c:	mov	x1, #0xffffffffffffffff    	// #-1
  404b40:	b	404ab8 <ferror@plt+0x2e58>
  404b44:	nop
  404b48:	mov	w2, #0x3a                  	// #58
  404b4c:	mov	x1, #0xffffffffffffffff    	// #-1
  404b50:	b	404ab8 <ferror@plt+0x2e58>
  404b54:	nop
  404b58:	mov	w2, #0x3a                  	// #58
  404b5c:	b	404ab8 <ferror@plt+0x2e58>
  404b60:	stp	x29, x30, [sp, #-160]!
  404b64:	mov	x29, sp
  404b68:	add	x8, sp, #0x20
  404b6c:	stp	x19, x20, [sp, #16]
  404b70:	mov	x20, x2
  404b74:	mov	w19, w0
  404b78:	mov	w0, w1
  404b7c:	bl	4032d0 <ferror@plt+0x1670>
  404b80:	ldp	x0, x1, [sp, #32]
  404b84:	stp	x0, x1, [sp, #104]
  404b88:	add	x3, sp, #0x68
  404b8c:	ldr	w2, [sp, #116]
  404b90:	mov	x1, x20
  404b94:	ldp	x6, x7, [sp, #48]
  404b98:	mvn	w4, w2
  404b9c:	ldp	x8, x9, [sp, #64]
  404ba0:	and	w4, w4, #0x4000000
  404ba4:	ldr	x5, [sp, #80]
  404ba8:	eor	w4, w4, w2
  404bac:	mov	w0, w19
  404bb0:	mov	x2, #0xffffffffffffffff    	// #-1
  404bb4:	str	w4, [sp, #116]
  404bb8:	stp	x6, x7, [sp, #120]
  404bbc:	stp	x8, x9, [sp, #136]
  404bc0:	str	x5, [sp, #152]
  404bc4:	bl	404480 <ferror@plt+0x2820>
  404bc8:	ldp	x19, x20, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #160
  404bd0:	ret
  404bd4:	nop
  404bd8:	adrp	x5, 41c000 <ferror@plt+0x1a3a0>
  404bdc:	add	x5, x5, #0x300
  404be0:	stp	x29, x30, [sp, #-80]!
  404be4:	mov	x6, x1
  404be8:	mov	w1, #0xa                   	// #10
  404bec:	mov	x29, sp
  404bf0:	ldp	x8, x9, [x5, #256]
  404bf4:	stp	x8, x9, [sp, #24]
  404bf8:	cmp	x6, #0x0
  404bfc:	str	w1, [sp, #24]
  404c00:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404c04:	ldp	x10, x11, [x5, #272]
  404c08:	stp	x10, x11, [sp, #40]
  404c0c:	ldp	x8, x9, [x5, #288]
  404c10:	stp	x8, x9, [sp, #56]
  404c14:	ldr	x1, [x5, #304]
  404c18:	str	x1, [sp, #72]
  404c1c:	b.eq	404c40 <ferror@plt+0x2fe0>  // b.none
  404c20:	mov	x5, x2
  404c24:	mov	x1, x3
  404c28:	mov	x2, x4
  404c2c:	add	x3, sp, #0x18
  404c30:	stp	x6, x5, [sp, #64]
  404c34:	bl	404480 <ferror@plt+0x2820>
  404c38:	ldp	x29, x30, [sp], #80
  404c3c:	ret
  404c40:	bl	401a40 <abort@plt>
  404c44:	nop
  404c48:	mov	x4, #0xffffffffffffffff    	// #-1
  404c4c:	b	404bd8 <ferror@plt+0x2f78>
  404c50:	mov	x4, x1
  404c54:	mov	x3, x2
  404c58:	mov	x1, x0
  404c5c:	mov	x2, x4
  404c60:	mov	w0, #0x0                   	// #0
  404c64:	mov	x4, #0xffffffffffffffff    	// #-1
  404c68:	b	404bd8 <ferror@plt+0x2f78>
  404c6c:	nop
  404c70:	mov	x4, x1
  404c74:	mov	x5, x2
  404c78:	mov	x1, x0
  404c7c:	mov	x2, x4
  404c80:	mov	w0, #0x0                   	// #0
  404c84:	mov	x4, x3
  404c88:	mov	x3, x5
  404c8c:	b	404bd8 <ferror@plt+0x2f78>
  404c90:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404c94:	add	x3, x3, #0x250
  404c98:	add	x3, x3, #0x20
  404c9c:	b	404480 <ferror@plt+0x2820>
  404ca0:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404ca4:	add	x3, x3, #0x250
  404ca8:	mov	x2, x1
  404cac:	add	x3, x3, #0x20
  404cb0:	mov	x1, x0
  404cb4:	mov	w0, #0x0                   	// #0
  404cb8:	b	404480 <ferror@plt+0x2820>
  404cbc:	nop
  404cc0:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404cc4:	add	x3, x3, #0x250
  404cc8:	add	x3, x3, #0x20
  404ccc:	mov	x2, #0xffffffffffffffff    	// #-1
  404cd0:	b	404480 <ferror@plt+0x2820>
  404cd4:	nop
  404cd8:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404cdc:	add	x3, x3, #0x250
  404ce0:	mov	x1, x0
  404ce4:	add	x3, x3, #0x20
  404ce8:	mov	x2, #0xffffffffffffffff    	// #-1
  404cec:	mov	w0, #0x0                   	// #0
  404cf0:	b	404480 <ferror@plt+0x2820>
  404cf4:	nop
  404cf8:	stp	x29, x30, [sp, #-32]!
  404cfc:	mov	x29, sp
  404d00:	str	x19, [sp, #16]
  404d04:	mov	x19, x0
  404d08:	mov	x0, #0x18                  	// #24
  404d0c:	bl	4062b8 <ferror@plt+0x4658>
  404d10:	stp	x19, xzr, [x0]
  404d14:	str	xzr, [x0, #16]
  404d18:	ldr	x19, [sp, #16]
  404d1c:	ldp	x29, x30, [sp], #32
  404d20:	ret
  404d24:	nop
  404d28:	stp	x29, x30, [sp, #-32]!
  404d2c:	mov	x29, sp
  404d30:	bl	405250 <ferror@plt+0x35f0>
  404d34:	cbz	x0, 404d5c <ferror@plt+0x30fc>
  404d38:	str	x19, [sp, #16]
  404d3c:	mov	x19, x0
  404d40:	mov	x0, #0x18                  	// #24
  404d44:	bl	4062b8 <ferror@plt+0x4658>
  404d48:	stp	x19, xzr, [x0]
  404d4c:	str	xzr, [x0, #16]
  404d50:	ldr	x19, [sp, #16]
  404d54:	ldp	x29, x30, [sp], #32
  404d58:	ret
  404d5c:	mov	x0, #0x0                   	// #0
  404d60:	ldp	x29, x30, [sp], #32
  404d64:	ret
  404d68:	ldr	x0, [x0]
  404d6c:	ret
  404d70:	stp	x29, x30, [sp, #-80]!
  404d74:	mov	x29, sp
  404d78:	stp	x19, x20, [sp, #16]
  404d7c:	stp	x21, x22, [sp, #32]
  404d80:	mov	x21, x1
  404d84:	add	x22, x1, #0x1
  404d88:	stp	x23, x24, [sp, #48]
  404d8c:	mov	x23, x0
  404d90:	ldp	x24, x20, [x0]
  404d94:	ldr	x19, [x0, #16]
  404d98:	b	404dcc <ferror@plt+0x316c>
  404d9c:	cmp	x19, x21
  404da0:	b.eq	404e28 <ferror@plt+0x31c8>  // b.none
  404da4:	udiv	x3, x20, x22
  404da8:	sub	x1, x19, x21
  404dac:	udiv	x2, x1, x22
  404db0:	msub	x4, x3, x22, x20
  404db4:	msub	x1, x2, x22, x1
  404db8:	sub	x19, x19, x1
  404dbc:	cmp	x20, x19
  404dc0:	b.ls	404e44 <ferror@plt+0x31e4>  // b.plast
  404dc4:	sub	x19, x1, #0x1
  404dc8:	mov	x20, x4
  404dcc:	cmp	x19, x21
  404dd0:	b.cs	404d9c <ferror@plt+0x313c>  // b.hs, b.nlast
  404dd4:	mov	x3, x19
  404dd8:	mov	x2, #0x0                   	// #0
  404ddc:	nop
  404de0:	lsl	x3, x3, #8
  404de4:	add	x2, x2, #0x1
  404de8:	add	x3, x3, #0xff
  404dec:	cmp	x21, x3
  404df0:	b.hi	404de0 <ferror@plt+0x3180>  // b.pmore
  404df4:	add	x1, sp, #0x48
  404df8:	mov	x0, x24
  404dfc:	bl	405508 <ferror@plt+0x38a8>
  404e00:	add	x1, sp, #0x48
  404e04:	nop
  404e08:	ldrb	w2, [x1], #1
  404e0c:	lsl	x19, x19, #8
  404e10:	add	x19, x19, #0xff
  404e14:	cmp	x21, x19
  404e18:	add	x20, x2, x20, lsl #8
  404e1c:	b.hi	404e08 <ferror@plt+0x31a8>  // b.pmore
  404e20:	cmp	x19, x21
  404e24:	b.ne	404da4 <ferror@plt+0x3144>  // b.any
  404e28:	stp	xzr, xzr, [x23, #8]
  404e2c:	mov	x0, x20
  404e30:	ldp	x19, x20, [sp, #16]
  404e34:	ldp	x21, x22, [sp, #32]
  404e38:	ldp	x23, x24, [sp, #48]
  404e3c:	ldp	x29, x30, [sp], #80
  404e40:	ret
  404e44:	stp	x3, x2, [x23, #8]
  404e48:	mov	x20, x4
  404e4c:	mov	x0, x20
  404e50:	ldp	x19, x20, [sp, #16]
  404e54:	ldp	x21, x22, [sp, #32]
  404e58:	ldp	x23, x24, [sp, #48]
  404e5c:	ldp	x29, x30, [sp], #80
  404e60:	ret
  404e64:	nop
  404e68:	stp	x29, x30, [sp, #-32]!
  404e6c:	mov	x2, #0xffffffffffffffff    	// #-1
  404e70:	mov	x1, #0x18                  	// #24
  404e74:	mov	x29, sp
  404e78:	str	x19, [sp, #16]
  404e7c:	mov	x19, x0
  404e80:	bl	401ba0 <__explicit_bzero_chk@plt>
  404e84:	mov	x0, x19
  404e88:	ldr	x19, [sp, #16]
  404e8c:	ldp	x29, x30, [sp], #32
  404e90:	b	401b00 <free@plt>
  404e94:	nop
  404e98:	stp	x29, x30, [sp, #-48]!
  404e9c:	mov	x29, sp
  404ea0:	stp	x19, x20, [sp, #16]
  404ea4:	mov	x19, x0
  404ea8:	ldr	x0, [x0]
  404eac:	stp	x21, x22, [sp, #32]
  404eb0:	bl	405678 <ferror@plt+0x3a18>
  404eb4:	mov	w21, w0
  404eb8:	bl	401c30 <__errno_location@plt>
  404ebc:	mov	x20, x0
  404ec0:	mov	x2, #0xffffffffffffffff    	// #-1
  404ec4:	mov	x1, #0x18                  	// #24
  404ec8:	mov	x0, x19
  404ecc:	ldr	w22, [x20]
  404ed0:	bl	401ba0 <__explicit_bzero_chk@plt>
  404ed4:	mov	x0, x19
  404ed8:	bl	401b00 <free@plt>
  404edc:	str	w22, [x20]
  404ee0:	mov	w0, w21
  404ee4:	ldp	x19, x20, [sp, #16]
  404ee8:	ldp	x21, x22, [sp, #32]
  404eec:	ldp	x29, x30, [sp], #48
  404ef0:	ret
  404ef4:	nop
  404ef8:	ldr	x0, [x0]
  404efc:	udiv	x2, x0, x1
  404f00:	msub	x0, x2, x1, x0
  404f04:	ret
  404f08:	ldr	x2, [x0]
  404f0c:	ldr	x0, [x1]
  404f10:	cmp	x2, x0
  404f14:	cset	w0, eq  // eq = none
  404f18:	ret
  404f1c:	nop
  404f20:	mov	x2, x0
  404f24:	subs	x0, x1, #0x1
  404f28:	b.eq	404f48 <ferror@plt+0x32e8>  // b.none
  404f2c:	mov	x1, #0x0                   	// #0
  404f30:	add	x1, x1, #0x1
  404f34:	lsr	x0, x0, #1
  404f38:	cbnz	x0, 404f30 <ferror@plt+0x32d0>
  404f3c:	mul	x0, x2, x1
  404f40:	add	x0, x0, #0x7
  404f44:	lsr	x0, x0, #3
  404f48:	ret
  404f4c:	nop
  404f50:	stp	x29, x30, [sp, #-128]!
  404f54:	mov	x29, sp
  404f58:	stp	x21, x22, [sp, #32]
  404f5c:	cbz	x1, 404fa8 <ferror@plt+0x3348>
  404f60:	stp	x23, x24, [sp, #48]
  404f64:	mov	x22, x2
  404f68:	mov	x24, x0
  404f6c:	mov	x23, x1
  404f70:	cmp	x1, #0x1
  404f74:	b.ne	404fbc <ferror@plt+0x335c>  // b.any
  404f78:	mov	x0, #0x8                   	// #8
  404f7c:	bl	4062b8 <ferror@plt+0x4658>
  404f80:	mov	x21, x0
  404f84:	sub	x1, x22, #0x1
  404f88:	mov	x0, x24
  404f8c:	bl	404d70 <ferror@plt+0x3110>
  404f90:	ldp	x23, x24, [sp, #48]
  404f94:	str	x0, [x21]
  404f98:	mov	x0, x21
  404f9c:	ldp	x21, x22, [sp, #32]
  404fa0:	ldp	x29, x30, [sp], #128
  404fa4:	ret
  404fa8:	mov	x21, #0x0                   	// #0
  404fac:	mov	x0, x21
  404fb0:	ldp	x21, x22, [sp, #32]
  404fb4:	ldp	x29, x30, [sp], #128
  404fb8:	ret
  404fbc:	stp	x19, x20, [sp, #16]
  404fc0:	mov	x0, #0x1ffff               	// #131071
  404fc4:	cmp	x2, x0
  404fc8:	stp	x25, x26, [sp, #64]
  404fcc:	stp	x27, x28, [sp, #80]
  404fd0:	b.ls	40510c <ferror@plt+0x34ac>  // b.plast
  404fd4:	udiv	x0, x2, x1
  404fd8:	cmp	x0, #0x1f
  404fdc:	b.hi	40514c <ferror@plt+0x34ec>  // b.pmore
  404fe0:	cmp	xzr, x2, lsr #61
  404fe4:	lsl	x0, x2, #3
  404fe8:	cset	x1, ne  // ne = any
  404fec:	tbnz	x2, #60, 4051c8 <ferror@plt+0x3568>
  404ff0:	cbnz	x1, 4051c8 <ferror@plt+0x3568>
  404ff4:	bl	4062b8 <ferror@plt+0x4658>
  404ff8:	mov	x21, x0
  404ffc:	mov	x2, #0x0                   	// #0
  405000:	str	x2, [x21, x2, lsl #3]
  405004:	add	x2, x2, #0x1
  405008:	cmp	x22, x2
  40500c:	b.hi	405000 <ferror@plt+0x33a0>  // b.pmore
  405010:	mov	w26, #0x0                   	// #0
  405014:	mov	x25, #0x0                   	// #0
  405018:	sub	x22, x22, #0x1
  40501c:	mov	x19, #0x0                   	// #0
  405020:	b	405040 <ferror@plt+0x33e0>
  405024:	ldr	x1, [x21, x20, lsl #3]
  405028:	ldr	x0, [x21, x19, lsl #3]
  40502c:	str	x1, [x21, x19, lsl #3]
  405030:	str	x0, [x21, x20, lsl #3]
  405034:	add	x19, x19, #0x1
  405038:	cmp	x23, x19
  40503c:	b.ls	4050c8 <ferror@plt+0x3468>  // b.plast
  405040:	sub	x1, x22, x19
  405044:	mov	x0, x24
  405048:	bl	404d70 <ferror@plt+0x3110>
  40504c:	add	x20, x0, x19
  405050:	cbz	w26, 405024 <ferror@plt+0x33c4>
  405054:	add	x1, sp, #0x70
  405058:	mov	x0, x25
  40505c:	stp	x19, xzr, [sp, #112]
  405060:	bl	4083e8 <ferror@plt+0x6788>
  405064:	add	x1, sp, #0x60
  405068:	mov	x27, x0
  40506c:	mov	x0, x25
  405070:	stp	x20, xzr, [sp, #96]
  405074:	bl	4083e8 <ferror@plt+0x6788>
  405078:	mov	x28, x0
  40507c:	cbz	x27, 405120 <ferror@plt+0x34c0>
  405080:	cbz	x28, 405138 <ferror@plt+0x34d8>
  405084:	ldr	x20, [x28, #8]
  405088:	mov	x1, x27
  40508c:	ldr	x0, [x27, #8]
  405090:	str	x20, [x27, #8]
  405094:	str	x0, [x28, #8]
  405098:	mov	x0, x25
  40509c:	bl	4083a0 <ferror@plt+0x6740>
  4050a0:	cbz	x0, 4051c8 <ferror@plt+0x3568>
  4050a4:	mov	x1, x28
  4050a8:	mov	x0, x25
  4050ac:	bl	4083a0 <ferror@plt+0x6740>
  4050b0:	cbz	x0, 4051c8 <ferror@plt+0x3568>
  4050b4:	ldr	x0, [x27, #8]
  4050b8:	str	x0, [x21, x19, lsl #3]
  4050bc:	add	x19, x19, #0x1
  4050c0:	cmp	x23, x19
  4050c4:	b.hi	405040 <ferror@plt+0x33e0>  // b.pmore
  4050c8:	cbnz	w26, 4051a0 <ferror@plt+0x3540>
  4050cc:	cmp	xzr, x23, lsr #61
  4050d0:	lsl	x1, x23, #3
  4050d4:	cset	x0, ne  // ne = any
  4050d8:	tbnz	x23, #60, 4051c8 <ferror@plt+0x3568>
  4050dc:	cbnz	x0, 4051c8 <ferror@plt+0x3568>
  4050e0:	mov	x0, x21
  4050e4:	bl	406318 <ferror@plt+0x46b8>
  4050e8:	mov	x21, x0
  4050ec:	mov	x0, x21
  4050f0:	ldp	x19, x20, [sp, #16]
  4050f4:	ldp	x21, x22, [sp, #32]
  4050f8:	ldp	x23, x24, [sp, #48]
  4050fc:	ldp	x25, x26, [sp, #64]
  405100:	ldp	x27, x28, [sp, #80]
  405104:	ldp	x29, x30, [sp], #128
  405108:	ret
  40510c:	lsl	x0, x2, #3
  405110:	bl	4062b8 <ferror@plt+0x4658>
  405114:	mov	x21, x0
  405118:	cbnz	x22, 404ffc <ferror@plt+0x339c>
  40511c:	b	405010 <ferror@plt+0x33b0>
  405120:	mov	x0, #0x10                  	// #16
  405124:	bl	4062b8 <ferror@plt+0x4658>
  405128:	stp	x19, x19, [x0]
  40512c:	mov	x27, x0
  405130:	cbnz	x28, 405084 <ferror@plt+0x3424>
  405134:	nop
  405138:	mov	x0, #0x10                  	// #16
  40513c:	bl	4062b8 <ferror@plt+0x4658>
  405140:	mov	x28, x0
  405144:	stp	x20, x20, [x0]
  405148:	b	405088 <ferror@plt+0x3428>
  40514c:	lsl	x0, x23, #1
  405150:	adrp	x4, 401000 <mbrtowc@plt-0x810>
  405154:	adrp	x3, 404000 <ferror@plt+0x23a0>
  405158:	add	x4, x4, #0xb00
  40515c:	add	x3, x3, #0xf08
  405160:	adrp	x2, 404000 <ferror@plt+0x23a0>
  405164:	mov	x1, #0x0                   	// #0
  405168:	add	x2, x2, #0xef8
  40516c:	bl	407e48 <ferror@plt+0x61e8>
  405170:	mov	x25, x0
  405174:	cbz	x0, 4051c8 <ferror@plt+0x3568>
  405178:	cmp	xzr, x23, lsr #61
  40517c:	lsl	x1, x23, #3
  405180:	cset	x0, ne  // ne = any
  405184:	tbnz	x23, #60, 4051c8 <ferror@plt+0x3568>
  405188:	cbnz	x0, 4051c8 <ferror@plt+0x3568>
  40518c:	mov	x0, x1
  405190:	mov	w26, #0x1                   	// #1
  405194:	bl	4062b8 <ferror@plt+0x4658>
  405198:	mov	x21, x0
  40519c:	b	405018 <ferror@plt+0x33b8>
  4051a0:	mov	x0, x25
  4051a4:	bl	407fe0 <ferror@plt+0x6380>
  4051a8:	mov	x0, x21
  4051ac:	ldp	x19, x20, [sp, #16]
  4051b0:	ldp	x21, x22, [sp, #32]
  4051b4:	ldp	x23, x24, [sp, #48]
  4051b8:	ldp	x25, x26, [sp, #64]
  4051bc:	ldp	x27, x28, [sp, #80]
  4051c0:	ldp	x29, x30, [sp], #128
  4051c4:	ret
  4051c8:	bl	406510 <ferror@plt+0x48b0>
  4051cc:	nop
  4051d0:	stp	x29, x30, [sp, #-48]!
  4051d4:	mov	x29, sp
  4051d8:	stp	x19, x20, [sp, #16]
  4051dc:	stp	x21, x22, [sp, #32]
  4051e0:	cbz	x0, 405230 <ferror@plt+0x35d0>
  4051e4:	mov	x19, x0
  4051e8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4051ec:	ldr	w22, [x0, #584]
  4051f0:	bl	401c30 <__errno_location@plt>
  4051f4:	ldr	w21, [x0]
  4051f8:	cbnz	w21, 405234 <ferror@plt+0x35d4>
  4051fc:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405200:	mov	w2, #0x5                   	// #5
  405204:	add	x1, x1, #0x598
  405208:	mov	x0, #0x0                   	// #0
  40520c:	bl	401bd0 <dcgettext@plt>
  405210:	mov	x20, x0
  405214:	mov	x0, x19
  405218:	bl	404cd8 <ferror@plt+0x3078>
  40521c:	mov	x2, x20
  405220:	mov	x3, x0
  405224:	mov	w1, w21
  405228:	mov	w0, w22
  40522c:	bl	401880 <error@plt>
  405230:	bl	401a40 <abort@plt>
  405234:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405238:	mov	w2, #0x5                   	// #5
  40523c:	add	x1, x1, #0x5a8
  405240:	mov	x0, #0x0                   	// #0
  405244:	bl	401bd0 <dcgettext@plt>
  405248:	mov	x20, x0
  40524c:	b	405214 <ferror@plt+0x35b4>
  405250:	stp	x29, x30, [sp, #-96]!
  405254:	mov	x29, sp
  405258:	stp	x19, x20, [sp, #16]
  40525c:	cbz	x1, 405358 <ferror@plt+0x36f8>
  405260:	stp	x21, x22, [sp, #32]
  405264:	mov	x20, x1
  405268:	mov	x21, x0
  40526c:	cbz	x0, 4052d0 <ferror@plt+0x3670>
  405270:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405274:	add	x1, x1, #0x5c8
  405278:	bl	407448 <ferror@plt+0x57e8>
  40527c:	mov	x22, x0
  405280:	cbz	x0, 40545c <ferror@plt+0x37fc>
  405284:	mov	x0, #0x1038                	// #4152
  405288:	bl	4062b8 <ferror@plt+0x4658>
  40528c:	mov	x19, x0
  405290:	cmp	x20, #0x1, lsl #12
  405294:	adrp	x2, 405000 <ferror@plt+0x33a0>
  405298:	add	x2, x2, #0x1d0
  40529c:	mov	x0, x22
  4052a0:	add	x1, x19, #0x18
  4052a4:	stp	x22, x2, [x19]
  4052a8:	mov	x3, #0x1000                	// #4096
  4052ac:	mov	w2, #0x0                   	// #0
  4052b0:	str	x21, [x19, #16]
  4052b4:	csel	x3, x20, x3, ls  // ls = plast
  4052b8:	bl	4018b0 <setvbuf@plt>
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	mov	x0, x19
  4052c4:	ldp	x19, x20, [sp, #16]
  4052c8:	ldp	x29, x30, [sp], #96
  4052cc:	ret
  4052d0:	mov	x0, #0x1038                	// #4152
  4052d4:	stp	x23, x24, [sp, #48]
  4052d8:	bl	4062b8 <ferror@plt+0x4658>
  4052dc:	mov	x19, x0
  4052e0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4052e4:	add	x2, x2, #0x1d0
  4052e8:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4052ec:	mov	w1, #0x0                   	// #0
  4052f0:	add	x0, x0, #0x5b8
  4052f4:	stp	xzr, x2, [x19]
  4052f8:	add	x22, x19, #0x20
  4052fc:	stp	xzr, xzr, [x19, #16]
  405300:	bl	401950 <open@plt>
  405304:	mov	w21, w0
  405308:	tbnz	w0, #31, 405384 <ferror@plt+0x3724>
  40530c:	cmp	x20, #0x800
  405310:	mov	x1, x22
  405314:	mov	x23, #0x800                 	// #2048
  405318:	csel	x2, x20, x23, ls  // ls = plast
  40531c:	mov	x3, #0x1018                	// #4120
  405320:	bl	401b60 <__read_chk@plt>
  405324:	mov	x20, x0
  405328:	mov	w0, w21
  40532c:	bl	401a10 <close@plt>
  405330:	cmp	x20, #0x7ff
  405334:	b.le	405468 <ferror@plt+0x3808>
  405338:	mov	x0, x22
  40533c:	bl	4058f0 <ferror@plt+0x3c90>
  405340:	mov	x0, x19
  405344:	ldp	x19, x20, [sp, #16]
  405348:	ldp	x21, x22, [sp, #32]
  40534c:	ldp	x23, x24, [sp, #48]
  405350:	ldp	x29, x30, [sp], #96
  405354:	ret
  405358:	mov	x0, #0x1038                	// #4152
  40535c:	bl	4062b8 <ferror@plt+0x4658>
  405360:	adrp	x1, 405000 <ferror@plt+0x33a0>
  405364:	add	x1, x1, #0x1d0
  405368:	stp	xzr, x1, [x0]
  40536c:	mov	x19, x0
  405370:	str	xzr, [x0, #16]
  405374:	mov	x0, x19
  405378:	ldp	x19, x20, [sp, #16]
  40537c:	ldp	x29, x30, [sp], #96
  405380:	ret
  405384:	add	x21, sp, #0x50
  405388:	mov	x1, #0x0                   	// #0
  40538c:	mov	x0, x21
  405390:	stp	x25, x26, [sp, #64]
  405394:	bl	4019d0 <gettimeofday@plt>
  405398:	ldp	x0, x1, [sp, #80]
  40539c:	stp	x0, x1, [x19, #32]
  4053a0:	mov	x25, #0x14                  	// #20
  4053a4:	bl	401910 <getpid@plt>
  4053a8:	mov	w3, w0
  4053ac:	mov	x1, x21
  4053b0:	add	x0, x19, #0x30
  4053b4:	mov	x2, #0x4                   	// #4
  4053b8:	str	w3, [sp, #80]
  4053bc:	bl	401820 <memcpy@plt>
  4053c0:	mov	x20, #0x800                 	// #2048
  4053c4:	sub	x23, x20, x25
  4053c8:	cmp	x23, #0x4
  4053cc:	mov	x26, #0x4                   	// #4
  4053d0:	csel	x23, x23, x26, ls  // ls = plast
  4053d4:	add	x24, x23, x25
  4053d8:	bl	401960 <getppid@plt>
  4053dc:	mov	w3, w0
  4053e0:	mov	x2, x23
  4053e4:	add	x0, x22, x25
  4053e8:	mov	x1, x21
  4053ec:	str	w3, [sp, #80]
  4053f0:	bl	401820 <memcpy@plt>
  4053f4:	cmp	x24, #0x7ff
  4053f8:	b.hi	4054ec <ferror@plt+0x388c>  // b.pmore
  4053fc:	sub	x23, x20, x24
  405400:	cmp	x23, x26
  405404:	csel	x23, x23, x26, ls  // ls = plast
  405408:	add	x25, x24, x23
  40540c:	bl	401890 <getuid@plt>
  405410:	mov	w3, w0
  405414:	mov	x2, x23
  405418:	add	x0, x22, x24
  40541c:	mov	x1, x21
  405420:	str	w3, [sp, #80]
  405424:	bl	401820 <memcpy@plt>
  405428:	cmp	x25, #0x7ff
  40542c:	b.hi	4054ec <ferror@plt+0x388c>  // b.pmore
  405430:	bl	401b20 <getgid@plt>
  405434:	mov	w3, w0
  405438:	sub	x2, x20, x25
  40543c:	add	x0, x22, x25
  405440:	cmp	x2, x26
  405444:	mov	x1, x21
  405448:	csel	x2, x2, x26, ls  // ls = plast
  40544c:	str	w3, [sp, #80]
  405450:	bl	401820 <memcpy@plt>
  405454:	ldp	x25, x26, [sp, #64]
  405458:	b	405338 <ferror@plt+0x36d8>
  40545c:	mov	x19, #0x0                   	// #0
  405460:	ldp	x21, x22, [sp, #32]
  405464:	b	4052c0 <ferror@plt+0x3660>
  405468:	cmp	x20, #0x0
  40546c:	mov	x1, #0x10                  	// #16
  405470:	csel	x20, x20, xzr, ge  // ge = tcont
  405474:	add	x21, sp, #0x50
  405478:	sub	x24, x23, x20
  40547c:	mov	x0, x21
  405480:	cmp	x24, x1
  405484:	stp	x25, x26, [sp, #64]
  405488:	csel	x24, x24, x1, ls  // ls = plast
  40548c:	add	x25, x22, x20
  405490:	mov	x1, #0x0                   	// #0
  405494:	bl	4019d0 <gettimeofday@plt>
  405498:	add	x20, x24, x20
  40549c:	mov	x2, x24
  4054a0:	mov	x1, x21
  4054a4:	mov	x0, x25
  4054a8:	bl	401820 <memcpy@plt>
  4054ac:	cmp	x20, #0x7ff
  4054b0:	b.hi	4054ec <ferror@plt+0x388c>  // b.pmore
  4054b4:	sub	x23, x23, x20
  4054b8:	mov	x0, #0x4                   	// #4
  4054bc:	cmp	x23, x0
  4054c0:	csel	x23, x23, x0, ls  // ls = plast
  4054c4:	add	x25, x20, x23
  4054c8:	bl	401910 <getpid@plt>
  4054cc:	mov	w3, w0
  4054d0:	mov	x2, x23
  4054d4:	add	x0, x22, x20
  4054d8:	mov	x1, x21
  4054dc:	str	w3, [sp, #80]
  4054e0:	bl	401820 <memcpy@plt>
  4054e4:	cmp	x25, #0x7ff
  4054e8:	b.ls	4053c0 <ferror@plt+0x3760>  // b.plast
  4054ec:	ldp	x25, x26, [sp, #64]
  4054f0:	b	405338 <ferror@plt+0x36d8>
  4054f4:	nop
  4054f8:	str	x1, [x0, #8]
  4054fc:	ret
  405500:	str	x1, [x0, #16]
  405504:	ret
  405508:	stp	x29, x30, [sp, #-80]!
  40550c:	mov	x29, sp
  405510:	stp	x23, x24, [sp, #48]
  405514:	ldr	x23, [x0]
  405518:	stp	x19, x20, [sp, #16]
  40551c:	mov	x20, x1
  405520:	stp	x21, x22, [sp, #32]
  405524:	mov	x19, x2
  405528:	mov	x21, x0
  40552c:	cbz	x23, 405594 <ferror@plt+0x3934>
  405530:	bl	401c30 <__errno_location@plt>
  405534:	mov	x22, x0
  405538:	b	40555c <ferror@plt+0x38fc>
  40553c:	ldp	x0, x2, [x21]
  405540:	ldr	w3, [x0]
  405544:	ldr	x0, [x21, #16]
  405548:	tst	x3, #0x20
  40554c:	csel	w1, w1, wzr, ne  // ne = any
  405550:	str	w1, [x22]
  405554:	blr	x2
  405558:	ldr	x23, [x21]
  40555c:	mov	x2, x19
  405560:	mov	x0, x20
  405564:	mov	x1, #0x1                   	// #1
  405568:	mov	x3, x23
  40556c:	bl	401a70 <fread_unlocked@plt>
  405570:	ldr	w1, [x22]
  405574:	add	x20, x20, x0
  405578:	subs	x19, x19, x0
  40557c:	b.ne	40553c <ferror@plt+0x38dc>  // b.any
  405580:	ldp	x19, x20, [sp, #16]
  405584:	ldp	x21, x22, [sp, #32]
  405588:	ldp	x23, x24, [sp, #48]
  40558c:	ldp	x29, x30, [sp], #80
  405590:	ret
  405594:	ldr	x22, [x0, #24]
  405598:	str	x25, [sp, #64]
  40559c:	add	x23, x0, #0x838
  4055a0:	add	x24, x0, #0x20
  4055a4:	cmp	x2, x22
  4055a8:	mov	x25, #0x800                 	// #2048
  4055ac:	b.ls	40566c <ferror@plt+0x3a0c>  // b.plast
  4055b0:	mov	x0, x20
  4055b4:	sub	x1, x25, x22
  4055b8:	add	x20, x20, x22
  4055bc:	add	x1, x23, x1
  4055c0:	mov	x2, x22
  4055c4:	bl	401820 <memcpy@plt>
  4055c8:	mov	x1, x23
  4055cc:	mov	x0, x24
  4055d0:	sub	x19, x19, x22
  4055d4:	tst	x20, #0x7
  4055d8:	b.eq	405614 <ferror@plt+0x39b4>  // b.none
  4055dc:	bl	4056c8 <ferror@plt+0x3a68>
  4055e0:	mov	x22, #0x800                 	// #2048
  4055e4:	cmp	x19, x22
  4055e8:	b.hi	4055b0 <ferror@plt+0x3950>  // b.pmore
  4055ec:	nop
  4055f0:	mov	x22, #0x800                 	// #2048
  4055f4:	mov	x2, x19
  4055f8:	mov	x1, x23
  4055fc:	mov	x0, x20
  405600:	sub	x19, x22, x19
  405604:	bl	401820 <memcpy@plt>
  405608:	ldr	x25, [sp, #64]
  40560c:	str	x19, [x21, #24]
  405610:	b	405580 <ferror@plt+0x3920>
  405614:	mov	x22, x19
  405618:	and	x19, x19, #0x7ff
  40561c:	add	x25, x20, x22
  405620:	b	405634 <ferror@plt+0x39d4>
  405624:	mov	x1, x20
  405628:	bl	4056c8 <ferror@plt+0x3a68>
  40562c:	subs	x22, x22, #0x800
  405630:	b.eq	405650 <ferror@plt+0x39f0>  // b.none
  405634:	mov	x0, x24
  405638:	cmp	x22, x19
  40563c:	sub	x20, x25, x22
  405640:	b.ne	405624 <ferror@plt+0x39c4>  // b.any
  405644:	mov	x1, x23
  405648:	bl	4056c8 <ferror@plt+0x3a68>
  40564c:	b	4055f0 <ferror@plt+0x3990>
  405650:	ldr	x25, [sp, #64]
  405654:	str	xzr, [x21, #24]
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	ldp	x21, x22, [sp, #32]
  405660:	ldp	x23, x24, [sp, #48]
  405664:	ldp	x29, x30, [sp], #80
  405668:	ret
  40566c:	sub	x23, x23, x22
  405670:	add	x23, x23, x25
  405674:	b	4055f4 <ferror@plt+0x3994>
  405678:	stp	x29, x30, [sp, #-32]!
  40567c:	mov	x2, #0xffffffffffffffff    	// #-1
  405680:	mov	x1, #0x1038                	// #4152
  405684:	mov	x29, sp
  405688:	stp	x19, x20, [sp, #16]
  40568c:	mov	x19, x0
  405690:	ldr	x20, [x0]
  405694:	bl	401ba0 <__explicit_bzero_chk@plt>
  405698:	mov	x0, x19
  40569c:	bl	401b00 <free@plt>
  4056a0:	cbz	x20, 4056b4 <ferror@plt+0x3a54>
  4056a4:	mov	x0, x20
  4056a8:	ldp	x19, x20, [sp, #16]
  4056ac:	ldp	x29, x30, [sp], #32
  4056b0:	b	4071e8 <ferror@plt+0x5588>
  4056b4:	mov	w0, #0x0                   	// #0
  4056b8:	ldp	x19, x20, [sp, #16]
  4056bc:	ldp	x29, x30, [sp], #32
  4056c0:	ret
  4056c4:	nop
  4056c8:	ldr	x8, [x0, #2064]
  4056cc:	add	x6, x0, #0x400
  4056d0:	ldr	x4, [x0, #2056]
  4056d4:	add	x8, x8, #0x1
  4056d8:	ldr	x2, [x0, #2048]
  4056dc:	mov	x5, x1
  4056e0:	mov	x3, x0
  4056e4:	add	x7, x4, x8
  4056e8:	str	x8, [x0, #2064]
  4056ec:	nop
  4056f0:	ldr	x8, [x3]
  4056f4:	eor	x9, x2, x2, lsl #21
  4056f8:	ldr	x2, [x3, #1024]
  4056fc:	and	x4, x8, #0x7f8
  405700:	add	x3, x3, #0x20
  405704:	add	x5, x5, #0x20
  405708:	sub	x2, x2, #0x1
  40570c:	ldr	x4, [x0, x4]
  405710:	sub	x2, x2, x9
  405714:	add	x4, x2, x4
  405718:	eor	x2, x2, x2, lsr #5
  40571c:	add	x4, x4, x7
  405720:	stur	x4, [x3, #-32]
  405724:	lsr	x4, x4, #8
  405728:	and	x4, x4, #0x7f8
  40572c:	ldr	x4, [x0, x4]
  405730:	add	x8, x8, x4
  405734:	stur	x8, [x5, #-32]
  405738:	ldur	x7, [x3, #-24]
  40573c:	ldr	x9, [x3, #1000]
  405740:	and	x4, x7, #0x7f8
  405744:	add	x2, x2, x9
  405748:	ldr	x9, [x0, x4]
  40574c:	eor	x4, x2, x2, lsl #12
  405750:	add	x2, x2, x9
  405754:	add	x2, x2, x8
  405758:	stur	x2, [x3, #-24]
  40575c:	lsr	x2, x2, #8
  405760:	and	x2, x2, #0x7f8
  405764:	ldr	x2, [x0, x2]
  405768:	add	x7, x7, x2
  40576c:	stur	x7, [x5, #-24]
  405770:	ldur	x8, [x3, #-16]
  405774:	ldr	x9, [x3, #1008]
  405778:	and	x2, x8, #0x7f8
  40577c:	add	x4, x4, x9
  405780:	ldr	x2, [x0, x2]
  405784:	eor	x9, x4, x4, lsr #33
  405788:	add	x4, x4, x2
  40578c:	add	x4, x4, x7
  405790:	stur	x4, [x3, #-16]
  405794:	lsr	x4, x4, #8
  405798:	and	x4, x4, #0x7f8
  40579c:	ldr	x4, [x0, x4]
  4057a0:	add	x8, x8, x4
  4057a4:	stur	x8, [x5, #-16]
  4057a8:	ldur	x7, [x3, #-8]
  4057ac:	ldr	x2, [x3, #1016]
  4057b0:	and	x4, x7, #0x7f8
  4057b4:	add	x2, x9, x2
  4057b8:	ldr	x4, [x0, x4]
  4057bc:	add	x4, x2, x4
  4057c0:	add	x4, x4, x8
  4057c4:	stur	x4, [x3, #-8]
  4057c8:	cmp	x3, x6
  4057cc:	lsr	x4, x4, #8
  4057d0:	and	x4, x4, #0x7f8
  4057d4:	ldr	x4, [x0, x4]
  4057d8:	add	x7, x7, x4
  4057dc:	stur	x7, [x5, #-8]
  4057e0:	b.ne	4056f0 <ferror@plt+0x3a90>  // b.any
  4057e4:	add	x6, x1, #0x400
  4057e8:	mov	x5, x0
  4057ec:	add	x1, x1, #0x800
  4057f0:	ldr	x8, [x5, #1024]
  4057f4:	eor	x2, x2, x2, lsl #21
  4057f8:	ldr	x3, [x5]
  4057fc:	and	x4, x8, #0x7f8
  405800:	add	x6, x6, #0x20
  405804:	add	x5, x5, #0x20
  405808:	sub	x3, x3, #0x1
  40580c:	ldr	x4, [x0, x4]
  405810:	sub	x2, x3, x2
  405814:	add	x4, x2, x4
  405818:	eor	x2, x2, x2, lsr #5
  40581c:	add	x4, x4, x7
  405820:	str	x4, [x5, #992]
  405824:	lsr	x4, x4, #8
  405828:	and	x4, x4, #0x7f8
  40582c:	ldr	x7, [x0, x4]
  405830:	add	x7, x8, x7
  405834:	stur	x7, [x6, #-32]
  405838:	ldr	x4, [x5, #1000]
  40583c:	ldur	x8, [x5, #-24]
  405840:	and	x3, x4, #0x7f8
  405844:	add	x2, x2, x8
  405848:	ldr	x8, [x0, x3]
  40584c:	eor	x3, x2, x2, lsl #12
  405850:	add	x2, x2, x8
  405854:	add	x2, x2, x7
  405858:	str	x2, [x5, #1000]
  40585c:	lsr	x2, x2, #8
  405860:	and	x2, x2, #0x7f8
  405864:	ldr	x2, [x0, x2]
  405868:	add	x4, x4, x2
  40586c:	stur	x4, [x6, #-24]
  405870:	ldr	x7, [x5, #1008]
  405874:	ldur	x8, [x5, #-16]
  405878:	and	x2, x7, #0x7f8
  40587c:	add	x3, x3, x8
  405880:	ldr	x2, [x0, x2]
  405884:	eor	x8, x3, x3, lsr #33
  405888:	add	x3, x3, x2
  40588c:	add	x3, x3, x4
  405890:	str	x3, [x5, #1008]
  405894:	lsr	x3, x3, #8
  405898:	and	x3, x3, #0x7f8
  40589c:	ldr	x3, [x0, x3]
  4058a0:	add	x7, x7, x3
  4058a4:	stur	x7, [x6, #-16]
  4058a8:	ldr	x4, [x5, #1016]
  4058ac:	ldur	x2, [x5, #-8]
  4058b0:	and	x3, x4, #0x7f8
  4058b4:	add	x2, x8, x2
  4058b8:	ldr	x3, [x0, x3]
  4058bc:	add	x3, x2, x3
  4058c0:	add	x3, x3, x7
  4058c4:	str	x3, [x5, #1016]
  4058c8:	lsr	x3, x3, #8
  4058cc:	and	x3, x3, #0x7f8
  4058d0:	ldr	x7, [x0, x3]
  4058d4:	add	x7, x4, x7
  4058d8:	stur	x7, [x6, #-8]
  4058dc:	cmp	x6, x1
  4058e0:	b.ne	4057f0 <ferror@plt+0x3b90>  // b.any
  4058e4:	str	x2, [x0, #2048]
  4058e8:	str	x7, [x0, #2056]
  4058ec:	ret
  4058f0:	mov	x3, #0xc0ab                	// #49323
  4058f4:	mov	x14, #0x89ed                	// #35309
  4058f8:	mov	x1, #0x9315                	// #37653
  4058fc:	mov	x2, #0xe0ce                	// #57550
  405900:	mov	x7, #0x5524                	// #21796
  405904:	mov	x6, #0x12a0                	// #4768
  405908:	mov	x10, #0xc862                	// #51298
  40590c:	mov	x9, #0x4b7c                	// #19324
  405910:	movk	x3, #0x6c44, lsl #16
  405914:	movk	x14, #0xcbfc, lsl #16
  405918:	movk	x1, #0xa5a0, lsl #16
  40591c:	movk	x2, #0x8355, lsl #16
  405920:	movk	x7, #0x4a59, lsl #16
  405924:	movk	x6, #0x3d47, lsl #16
  405928:	movk	x10, #0xc73a, lsl #16
  40592c:	movk	x9, #0xa288, lsl #16
  405930:	movk	x3, #0x704f, lsl #32
  405934:	movk	x14, #0x5bf2, lsl #32
  405938:	movk	x1, #0x4a0f, lsl #32
  40593c:	movk	x2, #0x53db, lsl #32
  405940:	movk	x7, #0x2e82, lsl #32
  405944:	movk	x6, #0xa505, lsl #32
  405948:	movk	x10, #0xb322, lsl #32
  40594c:	movk	x9, #0x4677, lsl #32
  405950:	mov	x5, x0
  405954:	add	x8, x0, #0x800
  405958:	mov	x4, x0
  40595c:	movk	x3, #0x98f5, lsl #48
  405960:	movk	x14, #0xae98, lsl #48
  405964:	movk	x1, #0x48fe, lsl #48
  405968:	movk	x2, #0x82f0, lsl #48
  40596c:	movk	x7, #0xb29b, lsl #48
  405970:	movk	x6, #0x8c0e, lsl #48
  405974:	movk	x10, #0xb9f8, lsl #48
  405978:	movk	x9, #0x647c, lsl #48
  40597c:	nop
  405980:	ldr	x12, [x4, #32]
  405984:	ldr	x13, [x4]
  405988:	add	x2, x2, x12
  40598c:	ldr	x11, [x4, #56]
  405990:	sub	x13, x13, x2
  405994:	add	x9, x13, x9
  405998:	ldp	x12, x13, [x4, #8]
  40599c:	add	x3, x3, x11
  4059a0:	ldr	x11, [x4, #40]
  4059a4:	add	x1, x1, x11
  4059a8:	ldr	x11, [x4, #48]
  4059ac:	eor	x1, x1, x3, lsr #9
  4059b0:	sub	x12, x12, x1
  4059b4:	add	x3, x3, x9
  4059b8:	add	x10, x12, x10
  4059bc:	add	x11, x14, x11
  4059c0:	ldr	x12, [x4, #24]
  4059c4:	eor	x11, x11, x9, lsl #9
  4059c8:	eor	x3, x3, x10, lsr #23
  4059cc:	sub	x13, x13, x11
  4059d0:	add	x6, x13, x6
  4059d4:	sub	x12, x12, x3
  4059d8:	add	x7, x12, x7
  4059dc:	add	x9, x9, x10
  4059e0:	eor	x9, x9, x6, lsl #15
  4059e4:	add	x10, x10, x6
  4059e8:	eor	x10, x10, x7, lsr #14
  4059ec:	sub	x2, x2, x9
  4059f0:	sub	x1, x1, x10
  4059f4:	add	x6, x6, x7
  4059f8:	eor	x6, x6, x2, lsl #20
  4059fc:	add	x7, x7, x2
  405a00:	eor	x7, x7, x1, lsr #17
  405a04:	sub	x11, x11, x6
  405a08:	sub	x3, x3, x7
  405a0c:	add	x2, x2, x1
  405a10:	eor	x2, x2, x11, lsl #14
  405a14:	add	x1, x1, x11
  405a18:	add	x14, x11, x3
  405a1c:	stp	x9, x10, [x4]
  405a20:	stp	x6, x7, [x4, #16]
  405a24:	stp	x2, x1, [x4, #32]
  405a28:	stp	x14, x3, [x4, #48]
  405a2c:	add	x4, x4, #0x40
  405a30:	cmp	x8, x4
  405a34:	b.ne	405980 <ferror@plt+0x3d20>  // b.any
  405a38:	ldp	x12, x13, [x5]
  405a3c:	ldr	x11, [x5, #32]
  405a40:	ldr	x4, [x5, #56]
  405a44:	add	x2, x2, x11
  405a48:	sub	x12, x12, x2
  405a4c:	add	x3, x3, x4
  405a50:	add	x9, x12, x9
  405a54:	ldr	x4, [x5, #40]
  405a58:	ldp	x12, x11, [x5, #16]
  405a5c:	add	x1, x1, x4
  405a60:	ldr	x4, [x5, #48]
  405a64:	eor	x1, x1, x3, lsr #9
  405a68:	sub	x13, x13, x1
  405a6c:	add	x3, x3, x9
  405a70:	add	x10, x13, x10
  405a74:	add	x4, x14, x4
  405a78:	eor	x4, x4, x9, lsl #9
  405a7c:	add	x9, x9, x10
  405a80:	eor	x3, x3, x10, lsr #23
  405a84:	sub	x12, x12, x4
  405a88:	add	x6, x12, x6
  405a8c:	sub	x11, x11, x3
  405a90:	add	x7, x11, x7
  405a94:	add	x10, x10, x6
  405a98:	eor	x9, x9, x6, lsl #15
  405a9c:	add	x6, x6, x7
  405aa0:	eor	x10, x10, x7, lsr #14
  405aa4:	sub	x2, x2, x9
  405aa8:	sub	x1, x1, x10
  405aac:	add	x7, x7, x2
  405ab0:	eor	x6, x6, x2, lsl #20
  405ab4:	add	x2, x2, x1
  405ab8:	eor	x7, x7, x1, lsr #17
  405abc:	sub	x4, x4, x6
  405ac0:	sub	x3, x3, x7
  405ac4:	add	x1, x1, x4
  405ac8:	eor	x2, x2, x4, lsl #14
  405acc:	add	x14, x4, x3
  405ad0:	stp	x9, x10, [x5]
  405ad4:	stp	x6, x7, [x5, #16]
  405ad8:	stp	x2, x1, [x5, #32]
  405adc:	stp	x14, x3, [x5, #48]
  405ae0:	add	x5, x5, #0x40
  405ae4:	cmp	x8, x5
  405ae8:	b.ne	405a38 <ferror@plt+0x3dd8>  // b.any
  405aec:	str	xzr, [x0, #2048]
  405af0:	str	xzr, [x0, #2056]
  405af4:	str	xzr, [x0, #2064]
  405af8:	ret
  405afc:	nop
  405b00:	stp	x29, x30, [sp, #-208]!
  405b04:	mov	x29, sp
  405b08:	stp	x19, x20, [sp, #16]
  405b0c:	mov	x20, x1
  405b10:	stp	x21, x22, [sp, #32]
  405b14:	mov	x21, x0
  405b18:	stp	x23, x24, [sp, #48]
  405b1c:	bl	4018f0 <fileno@plt>
  405b20:	add	x2, sp, #0x50
  405b24:	mov	w1, w0
  405b28:	mov	w0, #0x0                   	// #0
  405b2c:	bl	401bc0 <__fxstat@plt>
  405b30:	tbnz	w0, #31, 405b44 <ferror@plt+0x3ee4>
  405b34:	ldr	w0, [sp, #96]
  405b38:	and	w0, w0, #0xf000
  405b3c:	cmp	w0, #0x8, lsl #12
  405b40:	b.eq	405c54 <ferror@plt+0x3ff4>  // b.none
  405b44:	mov	x19, #0x2000                	// #8192
  405b48:	mov	x0, x19
  405b4c:	bl	401940 <malloc@plt>
  405b50:	mov	x24, x0
  405b54:	cbz	x0, 405c2c <ferror@plt+0x3fcc>
  405b58:	mov	x23, #0x0                   	// #0
  405b5c:	mov	x22, #0xffffffffffffffff    	// #-1
  405b60:	str	x25, [sp, #64]
  405b64:	b	405b88 <ferror@plt+0x3f28>
  405b68:	cmn	x19, #0x1
  405b6c:	b.eq	405c44 <ferror@plt+0x3fe4>  // b.none
  405b70:	cmp	x1, x19
  405b74:	csel	x19, x4, x22, hi  // hi = pmore
  405b78:	mov	x1, x19
  405b7c:	bl	401a00 <realloc@plt>
  405b80:	cbz	x0, 405c08 <ferror@plt+0x3fa8>
  405b84:	mov	x24, x0
  405b88:	sub	x25, x19, x23
  405b8c:	mov	x3, x21
  405b90:	add	x0, x24, x23
  405b94:	mov	x1, #0x1                   	// #1
  405b98:	mov	x2, x25
  405b9c:	bl	401af0 <fread@plt>
  405ba0:	lsr	x3, x19, #1
  405ba4:	mvn	x1, x3
  405ba8:	add	x4, x19, x3
  405bac:	mov	x3, x0
  405bb0:	mov	x0, x24
  405bb4:	add	x23, x23, x3
  405bb8:	cmp	x25, x3
  405bbc:	b.eq	405b68 <ferror@plt+0x3f08>  // b.none
  405bc0:	bl	401c30 <__errno_location@plt>
  405bc4:	mov	x22, x0
  405bc8:	mov	x0, x21
  405bcc:	ldr	w21, [x22]
  405bd0:	bl	401c60 <ferror@plt>
  405bd4:	cbnz	w0, 405c18 <ferror@plt+0x3fb8>
  405bd8:	sub	x19, x19, #0x1
  405bdc:	cmp	x19, x23
  405be0:	b.hi	405c8c <ferror@plt+0x402c>  // b.pmore
  405be4:	strb	wzr, [x24, x23]
  405be8:	mov	x0, x24
  405bec:	ldr	x25, [sp, #64]
  405bf0:	str	x23, [x20]
  405bf4:	ldp	x19, x20, [sp, #16]
  405bf8:	ldp	x21, x22, [sp, #32]
  405bfc:	ldp	x23, x24, [sp, #48]
  405c00:	ldp	x29, x30, [sp], #208
  405c04:	ret
  405c08:	bl	401c30 <__errno_location@plt>
  405c0c:	ldr	w21, [x0]
  405c10:	mov	x22, x0
  405c14:	nop
  405c18:	mov	x0, x24
  405c1c:	mov	x24, #0x0                   	// #0
  405c20:	bl	401b00 <free@plt>
  405c24:	ldr	x25, [sp, #64]
  405c28:	str	w21, [x22]
  405c2c:	mov	x0, x24
  405c30:	ldp	x19, x20, [sp, #16]
  405c34:	ldp	x21, x22, [sp, #32]
  405c38:	ldp	x23, x24, [sp, #48]
  405c3c:	ldp	x29, x30, [sp], #208
  405c40:	ret
  405c44:	bl	401c30 <__errno_location@plt>
  405c48:	mov	w21, #0xc                   	// #12
  405c4c:	mov	x22, x0
  405c50:	b	405c18 <ferror@plt+0x3fb8>
  405c54:	mov	x0, x21
  405c58:	bl	401b80 <ftello@plt>
  405c5c:	tbnz	x0, #63, 405b44 <ferror@plt+0x3ee4>
  405c60:	ldr	x2, [sp, #128]
  405c64:	cmp	x2, x0
  405c68:	b.le	405b44 <ferror@plt+0x3ee4>
  405c6c:	sub	x2, x2, x0
  405c70:	adds	x19, x2, #0x1
  405c74:	b.ne	405b48 <ferror@plt+0x3ee8>  // b.any
  405c78:	bl	401c30 <__errno_location@plt>
  405c7c:	mov	x24, #0x0                   	// #0
  405c80:	mov	w1, #0xc                   	// #12
  405c84:	str	w1, [x0]
  405c88:	b	405c2c <ferror@plt+0x3fcc>
  405c8c:	mov	x0, x24
  405c90:	add	x1, x23, #0x1
  405c94:	bl	401a00 <realloc@plt>
  405c98:	cmp	x0, #0x0
  405c9c:	csel	x24, x24, x0, eq  // eq = none
  405ca0:	b	405be4 <ferror@plt+0x3f84>
  405ca4:	nop
  405ca8:	stp	x29, x30, [sp, #-48]!
  405cac:	mov	x29, sp
  405cb0:	stp	x19, x20, [sp, #16]
  405cb4:	mov	x20, x1
  405cb8:	mov	x1, x2
  405cbc:	bl	401930 <fopen@plt>
  405cc0:	cbz	x0, 405d04 <ferror@plt+0x40a4>
  405cc4:	mov	x1, x20
  405cc8:	mov	x19, x0
  405ccc:	str	x21, [sp, #32]
  405cd0:	bl	405b00 <ferror@plt+0x3ea0>
  405cd4:	mov	x20, x0
  405cd8:	bl	401c30 <__errno_location@plt>
  405cdc:	mov	x21, x0
  405ce0:	mov	x0, x19
  405ce4:	ldr	w19, [x21]
  405ce8:	bl	4071e8 <ferror@plt+0x5588>
  405cec:	cbnz	w0, 405d18 <ferror@plt+0x40b8>
  405cf0:	mov	x0, x20
  405cf4:	ldp	x19, x20, [sp, #16]
  405cf8:	ldr	x21, [sp, #32]
  405cfc:	ldp	x29, x30, [sp], #48
  405d00:	ret
  405d04:	mov	x20, #0x0                   	// #0
  405d08:	mov	x0, x20
  405d0c:	ldp	x19, x20, [sp, #16]
  405d10:	ldp	x29, x30, [sp], #48
  405d14:	ret
  405d18:	cbz	x20, 405d28 <ferror@plt+0x40c8>
  405d1c:	ldr	w19, [x21]
  405d20:	mov	x0, x20
  405d24:	bl	401b00 <free@plt>
  405d28:	str	w19, [x21]
  405d2c:	mov	x20, #0x0                   	// #0
  405d30:	mov	x0, x20
  405d34:	ldp	x19, x20, [sp, #16]
  405d38:	ldr	x21, [sp, #32]
  405d3c:	ldp	x29, x30, [sp], #48
  405d40:	ret
  405d44:	nop
  405d48:	adrp	x2, 408000 <ferror@plt+0x63a0>
  405d4c:	add	x2, x2, #0xe78
  405d50:	b	405ca8 <ferror@plt+0x4048>
  405d54:	nop
  405d58:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405d5c:	add	x2, x2, #0x5c8
  405d60:	b	405ca8 <ferror@plt+0x4048>
  405d64:	nop
  405d68:	sub	sp, sp, #0x50
  405d6c:	stp	x29, x30, [sp, #32]
  405d70:	add	x29, sp, #0x20
  405d74:	stp	x19, x20, [sp, #48]
  405d78:	mov	x19, x5
  405d7c:	mov	x20, x4
  405d80:	str	x21, [sp, #64]
  405d84:	mov	x5, x3
  405d88:	mov	x21, x0
  405d8c:	cbz	x1, 405f68 <ferror@plt+0x4308>
  405d90:	mov	x4, x2
  405d94:	mov	x3, x1
  405d98:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405d9c:	mov	w1, #0x1                   	// #1
  405da0:	add	x2, x2, #0x5d0
  405da4:	bl	401ab0 <__fprintf_chk@plt>
  405da8:	mov	w2, #0x5                   	// #5
  405dac:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405db0:	mov	x0, #0x0                   	// #0
  405db4:	add	x1, x1, #0x5e8
  405db8:	bl	401bd0 <dcgettext@plt>
  405dbc:	mov	x3, x0
  405dc0:	mov	w4, #0x7e3                 	// #2019
  405dc4:	mov	w1, #0x1                   	// #1
  405dc8:	mov	x0, x21
  405dcc:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405dd0:	add	x2, x2, #0x8e0
  405dd4:	bl	401ab0 <__fprintf_chk@plt>
  405dd8:	mov	w2, #0x5                   	// #5
  405ddc:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405de0:	mov	x0, #0x0                   	// #0
  405de4:	add	x1, x1, #0x5f0
  405de8:	bl	401bd0 <dcgettext@plt>
  405dec:	mov	x1, x21
  405df0:	bl	401be0 <fputs_unlocked@plt>
  405df4:	cmp	x19, #0x5
  405df8:	b.eq	405f84 <ferror@plt+0x4324>  // b.none
  405dfc:	b.hi	405e50 <ferror@plt+0x41f0>  // b.pmore
  405e00:	cmp	x19, #0x2
  405e04:	b.eq	405fc4 <ferror@plt+0x4364>  // b.none
  405e08:	b.ls	405ec4 <ferror@plt+0x4264>  // b.plast
  405e0c:	cmp	x19, #0x3
  405e10:	b.eq	406044 <ferror@plt+0x43e4>  // b.none
  405e14:	mov	w2, #0x5                   	// #5
  405e18:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405e1c:	mov	x0, #0x0                   	// #0
  405e20:	add	x1, x1, #0x708
  405e24:	bl	401bd0 <dcgettext@plt>
  405e28:	mov	x2, x0
  405e2c:	ldp	x3, x4, [x20]
  405e30:	mov	x0, x21
  405e34:	ldp	x5, x6, [x20, #16]
  405e38:	mov	w1, #0x1                   	// #1
  405e3c:	ldp	x29, x30, [sp, #32]
  405e40:	ldp	x19, x20, [sp, #48]
  405e44:	ldr	x21, [sp, #64]
  405e48:	add	sp, sp, #0x50
  405e4c:	b	401ab0 <__fprintf_chk@plt>
  405e50:	cmp	x19, #0x8
  405e54:	b.eq	406080 <ferror@plt+0x4420>  // b.none
  405e58:	b.ls	405f08 <ferror@plt+0x42a8>  // b.plast
  405e5c:	cmp	x19, #0x9
  405e60:	b.ne	406034 <ferror@plt+0x43d4>  // b.any
  405e64:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405e68:	add	x1, x1, #0x7d8
  405e6c:	mov	w2, #0x5                   	// #5
  405e70:	mov	x0, #0x0                   	// #0
  405e74:	bl	401bd0 <dcgettext@plt>
  405e78:	ldp	x7, x8, [x20, #32]
  405e7c:	mov	x2, x0
  405e80:	ldp	x3, x4, [x20]
  405e84:	mov	x0, x21
  405e88:	ldp	x5, x6, [x20, #16]
  405e8c:	str	x8, [sp]
  405e90:	mov	w1, #0x1                   	// #1
  405e94:	ldr	x8, [x20, #48]
  405e98:	str	x8, [sp, #8]
  405e9c:	ldr	x8, [x20, #56]
  405ea0:	str	x8, [sp, #16]
  405ea4:	ldr	x8, [x20, #64]
  405ea8:	str	x8, [sp, #24]
  405eac:	bl	401ab0 <__fprintf_chk@plt>
  405eb0:	ldp	x29, x30, [sp, #32]
  405eb4:	ldp	x19, x20, [sp, #48]
  405eb8:	ldr	x21, [sp, #64]
  405ebc:	add	sp, sp, #0x50
  405ec0:	ret
  405ec4:	cbz	x19, 405f54 <ferror@plt+0x42f4>
  405ec8:	cmp	x19, #0x1
  405ecc:	b.ne	406034 <ferror@plt+0x43d4>  // b.any
  405ed0:	mov	w2, #0x5                   	// #5
  405ed4:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405ed8:	mov	x0, #0x0                   	// #0
  405edc:	add	x1, x1, #0x6c0
  405ee0:	bl	401bd0 <dcgettext@plt>
  405ee4:	mov	x2, x0
  405ee8:	mov	w1, w19
  405eec:	mov	x0, x21
  405ef0:	ldr	x3, [x20]
  405ef4:	ldp	x29, x30, [sp, #32]
  405ef8:	ldp	x19, x20, [sp, #48]
  405efc:	ldr	x21, [sp, #64]
  405f00:	add	sp, sp, #0x50
  405f04:	b	401ab0 <__fprintf_chk@plt>
  405f08:	cmp	x19, #0x6
  405f0c:	b.eq	405ffc <ferror@plt+0x439c>  // b.none
  405f10:	cmp	x19, #0x7
  405f14:	b.ne	406034 <ferror@plt+0x43d4>  // b.any
  405f18:	mov	w2, #0x5                   	// #5
  405f1c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405f20:	mov	x0, #0x0                   	// #0
  405f24:	add	x1, x1, #0x778
  405f28:	bl	401bd0 <dcgettext@plt>
  405f2c:	mov	x2, x0
  405f30:	ldp	x7, x8, [x20, #32]
  405f34:	mov	x0, x21
  405f38:	ldp	x3, x4, [x20]
  405f3c:	mov	w1, #0x1                   	// #1
  405f40:	ldp	x5, x6, [x20, #16]
  405f44:	str	x8, [sp]
  405f48:	ldr	x8, [x20, #48]
  405f4c:	str	x8, [sp, #8]
  405f50:	bl	401ab0 <__fprintf_chk@plt>
  405f54:	ldp	x29, x30, [sp, #32]
  405f58:	ldp	x19, x20, [sp, #48]
  405f5c:	ldr	x21, [sp, #64]
  405f60:	add	sp, sp, #0x50
  405f64:	ret
  405f68:	mov	x4, x3
  405f6c:	mov	w1, #0x1                   	// #1
  405f70:	mov	x3, x2
  405f74:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405f78:	add	x2, x2, #0x5e0
  405f7c:	bl	401ab0 <__fprintf_chk@plt>
  405f80:	b	405da8 <ferror@plt+0x4148>
  405f84:	mov	w2, w19
  405f88:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405f8c:	mov	x0, #0x0                   	// #0
  405f90:	add	x1, x1, #0x728
  405f94:	bl	401bd0 <dcgettext@plt>
  405f98:	mov	x2, x0
  405f9c:	ldp	x3, x4, [x20]
  405fa0:	mov	x0, x21
  405fa4:	ldp	x5, x6, [x20, #16]
  405fa8:	mov	w1, #0x1                   	// #1
  405fac:	ldp	x29, x30, [sp, #32]
  405fb0:	ldr	x7, [x20, #32]
  405fb4:	ldp	x19, x20, [sp, #48]
  405fb8:	ldr	x21, [sp, #64]
  405fbc:	add	sp, sp, #0x50
  405fc0:	b	401ab0 <__fprintf_chk@plt>
  405fc4:	mov	w2, #0x5                   	// #5
  405fc8:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405fcc:	mov	x0, #0x0                   	// #0
  405fd0:	add	x1, x1, #0x6d0
  405fd4:	bl	401bd0 <dcgettext@plt>
  405fd8:	mov	x2, x0
  405fdc:	ldp	x3, x4, [x20]
  405fe0:	mov	x0, x21
  405fe4:	ldp	x29, x30, [sp, #32]
  405fe8:	mov	w1, #0x1                   	// #1
  405fec:	ldp	x19, x20, [sp, #48]
  405ff0:	ldr	x21, [sp, #64]
  405ff4:	add	sp, sp, #0x50
  405ff8:	b	401ab0 <__fprintf_chk@plt>
  405ffc:	mov	w2, #0x5                   	// #5
  406000:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406004:	mov	x0, #0x0                   	// #0
  406008:	add	x1, x1, #0x750
  40600c:	bl	401bd0 <dcgettext@plt>
  406010:	mov	x2, x0
  406014:	ldp	x3, x4, [x20]
  406018:	mov	x0, x21
  40601c:	ldp	x5, x6, [x20, #16]
  406020:	mov	w1, #0x1                   	// #1
  406024:	ldp	x7, x8, [x20, #32]
  406028:	str	x8, [sp]
  40602c:	bl	401ab0 <__fprintf_chk@plt>
  406030:	b	405f54 <ferror@plt+0x42f4>
  406034:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406038:	mov	w2, #0x5                   	// #5
  40603c:	add	x1, x1, #0x810
  406040:	b	405e70 <ferror@plt+0x4210>
  406044:	mov	w2, #0x5                   	// #5
  406048:	adrp	x1, 409000 <ferror@plt+0x73a0>
  40604c:	mov	x0, #0x0                   	// #0
  406050:	add	x1, x1, #0x6e8
  406054:	bl	401bd0 <dcgettext@plt>
  406058:	mov	x2, x0
  40605c:	ldp	x3, x4, [x20]
  406060:	mov	x0, x21
  406064:	ldr	x5, [x20, #16]
  406068:	mov	w1, #0x1                   	// #1
  40606c:	ldp	x29, x30, [sp, #32]
  406070:	ldp	x19, x20, [sp, #48]
  406074:	ldr	x21, [sp, #64]
  406078:	add	sp, sp, #0x50
  40607c:	b	401ab0 <__fprintf_chk@plt>
  406080:	mov	w2, #0x5                   	// #5
  406084:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406088:	mov	x0, #0x0                   	// #0
  40608c:	add	x1, x1, #0x7a8
  406090:	bl	401bd0 <dcgettext@plt>
  406094:	mov	x2, x0
  406098:	ldp	x7, x8, [x20, #32]
  40609c:	mov	x0, x21
  4060a0:	ldp	x3, x4, [x20]
  4060a4:	mov	w1, #0x1                   	// #1
  4060a8:	ldp	x5, x6, [x20, #16]
  4060ac:	str	x8, [sp]
  4060b0:	ldr	x8, [x20, #48]
  4060b4:	str	x8, [sp, #8]
  4060b8:	ldr	x8, [x20, #56]
  4060bc:	str	x8, [sp, #16]
  4060c0:	bl	401ab0 <__fprintf_chk@plt>
  4060c4:	b	405f54 <ferror@plt+0x42f4>
  4060c8:	ldr	x5, [x4]
  4060cc:	cbz	x5, 4060e8 <ferror@plt+0x4488>
  4060d0:	mov	x5, #0x0                   	// #0
  4060d4:	nop
  4060d8:	add	x5, x5, #0x1
  4060dc:	ldr	x6, [x4, x5, lsl #3]
  4060e0:	cbnz	x6, 4060d8 <ferror@plt+0x4478>
  4060e4:	b	405d68 <ferror@plt+0x4108>
  4060e8:	mov	x5, #0x0                   	// #0
  4060ec:	b	405d68 <ferror@plt+0x4108>
  4060f0:	stp	x29, x30, [sp, #-96]!
  4060f4:	mov	x5, #0x0                   	// #0
  4060f8:	mov	x29, sp
  4060fc:	add	x8, sp, #0x10
  406100:	ldr	w7, [x4, #24]
  406104:	ldp	x6, x11, [x4]
  406108:	b	406130 <ferror@plt+0x44d0>
  40610c:	mov	x4, x6
  406110:	add	x8, x8, #0x8
  406114:	and	x6, x10, #0xfffffffffffffff8
  406118:	ldr	x4, [x4]
  40611c:	stur	x4, [x8, #-8]
  406120:	cbz	x4, 406160 <ferror@plt+0x4500>
  406124:	add	x5, x5, #0x1
  406128:	cmp	x5, #0xa
  40612c:	b.eq	406160 <ferror@plt+0x4500>  // b.none
  406130:	add	x10, x6, #0xf
  406134:	add	w9, w7, #0x8
  406138:	tbz	w7, #31, 40610c <ferror@plt+0x44ac>
  40613c:	add	x4, x11, w7, sxtw
  406140:	add	x10, x6, #0xf
  406144:	mov	w7, w9
  406148:	cmp	w9, #0x0
  40614c:	b.gt	40610c <ferror@plt+0x44ac>
  406150:	ldr	x4, [x4]
  406154:	str	x4, [x8]
  406158:	add	x8, x8, #0x8
  40615c:	cbnz	x4, 406124 <ferror@plt+0x44c4>
  406160:	add	x4, sp, #0x10
  406164:	bl	405d68 <ferror@plt+0x4108>
  406168:	ldp	x29, x30, [sp], #96
  40616c:	ret
  406170:	stp	x29, x30, [sp, #-288]!
  406174:	mov	w12, #0xffffffe0            	// #-32
  406178:	mov	w13, #0xffffff80            	// #-128
  40617c:	mov	x29, sp
  406180:	add	x14, sp, #0x100
  406184:	add	x11, sp, #0x120
  406188:	add	x9, sp, #0x30
  40618c:	mov	w8, w12
  406190:	mov	x10, #0x0                   	// #0
  406194:	stp	x11, x11, [sp, #16]
  406198:	str	x14, [sp, #32]
  40619c:	stp	w12, w13, [sp, #40]
  4061a0:	str	q0, [sp, #128]
  4061a4:	str	q1, [sp, #144]
  4061a8:	str	q2, [sp, #160]
  4061ac:	str	q3, [sp, #176]
  4061b0:	str	q4, [sp, #192]
  4061b4:	str	q5, [sp, #208]
  4061b8:	str	q6, [sp, #224]
  4061bc:	str	q7, [sp, #240]
  4061c0:	stp	x4, x5, [sp, #256]
  4061c4:	stp	x6, x7, [sp, #272]
  4061c8:	b	4061f0 <ferror@plt+0x4590>
  4061cc:	mov	x4, x11
  4061d0:	add	x9, x9, #0x8
  4061d4:	add	x11, x11, #0x8
  4061d8:	ldr	x4, [x4]
  4061dc:	stur	x4, [x9, #-8]
  4061e0:	cbz	x4, 40621c <ferror@plt+0x45bc>
  4061e4:	add	x10, x10, #0x1
  4061e8:	cmp	x10, #0xa
  4061ec:	b.eq	40621c <ferror@plt+0x45bc>  // b.none
  4061f0:	add	w5, w8, #0x8
  4061f4:	tbz	w8, #31, 4061cc <ferror@plt+0x456c>
  4061f8:	add	x4, sp, #0x120
  4061fc:	cmp	w5, #0x0
  406200:	add	x4, x4, w8, sxtw
  406204:	mov	w8, w5
  406208:	b.gt	4061cc <ferror@plt+0x456c>
  40620c:	ldr	x4, [x4]
  406210:	str	x4, [x9]
  406214:	add	x9, x9, #0x8
  406218:	cbnz	x4, 4061e4 <ferror@plt+0x4584>
  40621c:	add	x4, sp, #0x30
  406220:	mov	x5, x10
  406224:	bl	405d68 <ferror@plt+0x4108>
  406228:	ldp	x29, x30, [sp], #288
  40622c:	ret
  406230:	stp	x29, x30, [sp, #-16]!
  406234:	mov	w2, #0x5                   	// #5
  406238:	adrp	x1, 409000 <ferror@plt+0x73a0>
  40623c:	mov	x29, sp
  406240:	add	x1, x1, #0x850
  406244:	mov	x0, #0x0                   	// #0
  406248:	bl	401bd0 <dcgettext@plt>
  40624c:	mov	x1, x0
  406250:	adrp	x2, 409000 <ferror@plt+0x73a0>
  406254:	mov	w0, #0x1                   	// #1
  406258:	add	x2, x2, #0x868
  40625c:	bl	4019a0 <__printf_chk@plt>
  406260:	mov	w2, #0x5                   	// #5
  406264:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406268:	mov	x0, #0x0                   	// #0
  40626c:	add	x1, x1, #0x880
  406270:	bl	401bd0 <dcgettext@plt>
  406274:	mov	x1, x0
  406278:	adrp	x3, 408000 <ferror@plt+0x63a0>
  40627c:	add	x3, x3, #0xc90
  406280:	adrp	x2, 408000 <ferror@plt+0x63a0>
  406284:	mov	w0, #0x1                   	// #1
  406288:	add	x2, x2, #0xcb8
  40628c:	bl	4019a0 <__printf_chk@plt>
  406290:	mov	w2, #0x5                   	// #5
  406294:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406298:	mov	x0, #0x0                   	// #0
  40629c:	add	x1, x1, #0x898
  4062a0:	bl	401bd0 <dcgettext@plt>
  4062a4:	ldp	x29, x30, [sp], #16
  4062a8:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  4062ac:	ldr	x1, [x1, #712]
  4062b0:	b	401be0 <fputs_unlocked@plt>
  4062b4:	nop
  4062b8:	stp	x29, x30, [sp, #-32]!
  4062bc:	mov	x29, sp
  4062c0:	str	x19, [sp, #16]
  4062c4:	mov	x19, x0
  4062c8:	bl	401940 <malloc@plt>
  4062cc:	cmp	x0, #0x0
  4062d0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4062d4:	b.ne	4062e4 <ferror@plt+0x4684>  // b.any
  4062d8:	ldr	x19, [sp, #16]
  4062dc:	ldp	x29, x30, [sp], #32
  4062e0:	ret
  4062e4:	bl	406510 <ferror@plt+0x48b0>
  4062e8:	umulh	x2, x0, x1
  4062ec:	mul	x0, x0, x1
  4062f0:	cmp	x2, #0x0
  4062f4:	cset	x1, ne  // ne = any
  4062f8:	tbnz	x0, #63, 406304 <ferror@plt+0x46a4>
  4062fc:	cbnz	x1, 406304 <ferror@plt+0x46a4>
  406300:	b	4062b8 <ferror@plt+0x4658>
  406304:	stp	x29, x30, [sp, #-16]!
  406308:	mov	x29, sp
  40630c:	bl	406510 <ferror@plt+0x48b0>
  406310:	b	4062b8 <ferror@plt+0x4658>
  406314:	nop
  406318:	stp	x29, x30, [sp, #-32]!
  40631c:	cmp	x1, #0x0
  406320:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406324:	mov	x29, sp
  406328:	b.ne	406350 <ferror@plt+0x46f0>  // b.any
  40632c:	str	x19, [sp, #16]
  406330:	mov	x19, x1
  406334:	bl	401a00 <realloc@plt>
  406338:	cmp	x0, #0x0
  40633c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406340:	b.ne	406360 <ferror@plt+0x4700>  // b.any
  406344:	ldr	x19, [sp, #16]
  406348:	ldp	x29, x30, [sp], #32
  40634c:	ret
  406350:	bl	401b00 <free@plt>
  406354:	mov	x0, #0x0                   	// #0
  406358:	ldp	x29, x30, [sp], #32
  40635c:	ret
  406360:	bl	406510 <ferror@plt+0x48b0>
  406364:	nop
  406368:	umulh	x3, x1, x2
  40636c:	mul	x1, x1, x2
  406370:	cmp	x3, #0x0
  406374:	cset	x2, ne  // ne = any
  406378:	tbnz	x1, #63, 406384 <ferror@plt+0x4724>
  40637c:	cbnz	x2, 406384 <ferror@plt+0x4724>
  406380:	b	406318 <ferror@plt+0x46b8>
  406384:	stp	x29, x30, [sp, #-16]!
  406388:	mov	x29, sp
  40638c:	bl	406510 <ferror@plt+0x48b0>
  406390:	mov	x4, x1
  406394:	ldr	x3, [x1]
  406398:	cbz	x0, 4063c4 <ferror@plt+0x4764>
  40639c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4063a0:	movk	x1, #0x5554
  4063a4:	udiv	x1, x1, x2
  4063a8:	cmp	x1, x3
  4063ac:	b.ls	4063e0 <ferror@plt+0x4780>  // b.plast
  4063b0:	add	x1, x3, #0x1
  4063b4:	add	x3, x1, x3, lsr #1
  4063b8:	mul	x1, x3, x2
  4063bc:	str	x3, [x4]
  4063c0:	b	406318 <ferror@plt+0x46b8>
  4063c4:	cbz	x3, 4063ec <ferror@plt+0x478c>
  4063c8:	umulh	x5, x3, x2
  4063cc:	mul	x1, x3, x2
  4063d0:	cmp	x5, #0x0
  4063d4:	cset	x2, ne  // ne = any
  4063d8:	tbnz	x1, #63, 4063e0 <ferror@plt+0x4780>
  4063dc:	cbz	x2, 4063bc <ferror@plt+0x475c>
  4063e0:	stp	x29, x30, [sp, #-16]!
  4063e4:	mov	x29, sp
  4063e8:	bl	406510 <ferror@plt+0x48b0>
  4063ec:	mov	x3, #0x80                  	// #128
  4063f0:	cmp	x2, x3
  4063f4:	udiv	x3, x3, x2
  4063f8:	cinc	x3, x3, hi  // hi = pmore
  4063fc:	b	4063c8 <ferror@plt+0x4768>
  406400:	mov	x2, x1
  406404:	ldr	x1, [x1]
  406408:	cbz	x0, 40642c <ferror@plt+0x47cc>
  40640c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  406410:	movk	x3, #0x5553
  406414:	cmp	x1, x3
  406418:	b.hi	406444 <ferror@plt+0x47e4>  // b.pmore
  40641c:	add	x3, x1, #0x1
  406420:	add	x1, x3, x1, lsr #1
  406424:	str	x1, [x2]
  406428:	b	406318 <ferror@plt+0x46b8>
  40642c:	cmp	x1, #0x0
  406430:	cbnz	x1, 406440 <ferror@plt+0x47e0>
  406434:	mov	x1, #0x80                  	// #128
  406438:	str	x1, [x2]
  40643c:	b	406318 <ferror@plt+0x46b8>
  406440:	b.ge	406424 <ferror@plt+0x47c4>  // b.tcont
  406444:	stp	x29, x30, [sp, #-16]!
  406448:	mov	x29, sp
  40644c:	bl	406510 <ferror@plt+0x48b0>
  406450:	stp	x29, x30, [sp, #-32]!
  406454:	mov	x29, sp
  406458:	str	x19, [sp, #16]
  40645c:	mov	x19, x0
  406460:	bl	4062b8 <ferror@plt+0x4658>
  406464:	mov	x2, x19
  406468:	mov	w1, #0x0                   	// #0
  40646c:	ldr	x19, [sp, #16]
  406470:	ldp	x29, x30, [sp], #32
  406474:	b	4019b0 <memset@plt>
  406478:	umulh	x4, x0, x1
  40647c:	stp	x29, x30, [sp, #-16]!
  406480:	mul	x2, x0, x1
  406484:	cmp	x4, #0x0
  406488:	mov	x29, sp
  40648c:	cset	x3, ne  // ne = any
  406490:	tbnz	x2, #63, 4064a8 <ferror@plt+0x4848>
  406494:	cbnz	x3, 4064a8 <ferror@plt+0x4848>
  406498:	bl	4019f0 <calloc@plt>
  40649c:	cbz	x0, 4064a8 <ferror@plt+0x4848>
  4064a0:	ldp	x29, x30, [sp], #16
  4064a4:	ret
  4064a8:	bl	406510 <ferror@plt+0x48b0>
  4064ac:	nop
  4064b0:	stp	x29, x30, [sp, #-32]!
  4064b4:	mov	x29, sp
  4064b8:	stp	x19, x20, [sp, #16]
  4064bc:	mov	x19, x1
  4064c0:	mov	x20, x0
  4064c4:	mov	x0, x1
  4064c8:	bl	4062b8 <ferror@plt+0x4658>
  4064cc:	mov	x2, x19
  4064d0:	mov	x1, x20
  4064d4:	ldp	x19, x20, [sp, #16]
  4064d8:	ldp	x29, x30, [sp], #32
  4064dc:	b	401820 <memcpy@plt>
  4064e0:	stp	x29, x30, [sp, #-32]!
  4064e4:	mov	x29, sp
  4064e8:	str	x19, [sp, #16]
  4064ec:	mov	x19, x0
  4064f0:	bl	401860 <strlen@plt>
  4064f4:	mov	x1, x0
  4064f8:	mov	x0, x19
  4064fc:	add	x1, x1, #0x1
  406500:	ldr	x19, [sp, #16]
  406504:	ldp	x29, x30, [sp], #32
  406508:	b	4064b0 <ferror@plt+0x4850>
  40650c:	nop
  406510:	stp	x29, x30, [sp, #-32]!
  406514:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  406518:	mov	w2, #0x5                   	// #5
  40651c:	mov	x29, sp
  406520:	str	x19, [sp, #16]
  406524:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406528:	ldr	w19, [x0, #584]
  40652c:	add	x1, x1, #0x910
  406530:	mov	x0, #0x0                   	// #0
  406534:	bl	401bd0 <dcgettext@plt>
  406538:	adrp	x2, 408000 <ferror@plt+0x63a0>
  40653c:	mov	x3, x0
  406540:	add	x2, x2, #0xe80
  406544:	mov	w0, w19
  406548:	mov	w1, #0x0                   	// #0
  40654c:	bl	401880 <error@plt>
  406550:	bl	401a40 <abort@plt>
  406554:	nop
  406558:	stp	x29, x30, [sp, #-80]!
  40655c:	mov	x29, sp
  406560:	stp	x19, x20, [sp, #16]
  406564:	mov	w19, w6
  406568:	stp	x21, x22, [sp, #32]
  40656c:	mov	x22, x5
  406570:	mov	x21, x0
  406574:	stp	x23, x24, [sp, #48]
  406578:	mov	x24, x2
  40657c:	mov	x23, x3
  406580:	mov	w2, w1
  406584:	add	x3, sp, #0x48
  406588:	mov	x1, #0x0                   	// #0
  40658c:	bl	406c40 <ferror@plt+0x4fe0>
  406590:	cbnz	w0, 4065c8 <ferror@plt+0x4968>
  406594:	ldr	x20, [sp, #72]
  406598:	cmp	x20, x24
  40659c:	ccmp	x20, x23, #0x2, cs  // cs = hs, nlast
  4065a0:	b.ls	40661c <ferror@plt+0x49bc>  // b.plast
  4065a4:	bl	401c30 <__errno_location@plt>
  4065a8:	mov	x1, #0x3fffffff            	// #1073741823
  4065ac:	cmp	x20, x1
  4065b0:	b.ls	406634 <ferror@plt+0x49d4>  // b.plast
  4065b4:	mov	w20, #0x4b                  	// #75
  4065b8:	str	w20, [x0]
  4065bc:	cbnz	w19, 4065f4 <ferror@plt+0x4994>
  4065c0:	mov	w19, #0x1                   	// #1
  4065c4:	b	4065f4 <ferror@plt+0x4994>
  4065c8:	mov	w20, w0
  4065cc:	bl	401c30 <__errno_location@plt>
  4065d0:	cmp	w20, #0x1
  4065d4:	b.eq	406648 <ferror@plt+0x49e8>  // b.none
  4065d8:	cmp	w20, #0x3
  4065dc:	b.eq	406660 <ferror@plt+0x4a00>  // b.none
  4065e0:	ldr	w20, [x0]
  4065e4:	cmp	w19, #0x0
  4065e8:	csinc	w19, w19, wzr, ne  // ne = any
  4065ec:	cmp	w20, #0x16
  4065f0:	csel	w20, w20, wzr, ne  // ne = any
  4065f4:	mov	x0, x21
  4065f8:	bl	404cd8 <ferror@plt+0x3078>
  4065fc:	mov	w1, w20
  406600:	mov	x4, x0
  406604:	mov	x3, x22
  406608:	mov	w0, w19
  40660c:	adrp	x2, 408000 <ferror@plt+0x63a0>
  406610:	add	x2, x2, #0xdc0
  406614:	bl	401880 <error@plt>
  406618:	ldr	x20, [sp, #72]
  40661c:	mov	x0, x20
  406620:	ldp	x19, x20, [sp, #16]
  406624:	ldp	x21, x22, [sp, #32]
  406628:	ldp	x23, x24, [sp, #48]
  40662c:	ldp	x29, x30, [sp], #80
  406630:	ret
  406634:	mov	w20, #0x22                  	// #34
  406638:	str	w20, [x0]
  40663c:	cbnz	w19, 4065f4 <ferror@plt+0x4994>
  406640:	mov	w19, #0x1                   	// #1
  406644:	b	4065f4 <ferror@plt+0x4994>
  406648:	cmp	w19, #0x0
  40664c:	mov	w1, #0x4b                  	// #75
  406650:	csel	w19, w19, w20, ne  // ne = any
  406654:	mov	w20, w1
  406658:	str	w1, [x0]
  40665c:	b	4065f4 <ferror@plt+0x4994>
  406660:	str	wzr, [x0]
  406664:	mov	w20, #0x0                   	// #0
  406668:	cbnz	w19, 4065f4 <ferror@plt+0x4994>
  40666c:	mov	w20, w19
  406670:	mov	w19, #0x1                   	// #1
  406674:	b	4065f4 <ferror@plt+0x4994>
  406678:	mov	x8, x2
  40667c:	mov	x6, x3
  406680:	mov	x7, x4
  406684:	mov	x2, x1
  406688:	mov	x4, x6
  40668c:	mov	x3, x8
  406690:	mov	w6, w5
  406694:	mov	w1, #0xa                   	// #10
  406698:	mov	x5, x7
  40669c:	b	406558 <ferror@plt+0x48f8>
  4066a0:	stp	x29, x30, [sp, #-112]!
  4066a4:	cmp	w2, #0x24
  4066a8:	mov	x29, sp
  4066ac:	stp	x19, x20, [sp, #16]
  4066b0:	stp	x21, x22, [sp, #32]
  4066b4:	stp	x23, x24, [sp, #48]
  4066b8:	stp	x25, x26, [sp, #64]
  4066bc:	stp	x27, x28, [sp, #80]
  4066c0:	b.hi	406be0 <ferror@plt+0x4f80>  // b.pmore
  4066c4:	cmp	x1, #0x0
  4066c8:	mov	x19, x0
  4066cc:	add	x0, sp, #0x68
  4066d0:	mov	x21, x3
  4066d4:	csel	x25, x0, x1, eq  // eq = none
  4066d8:	mov	w22, w2
  4066dc:	mov	x23, x4
  4066e0:	bl	401c30 <__errno_location@plt>
  4066e4:	str	wzr, [x0]
  4066e8:	mov	x20, x0
  4066ec:	bl	401ad0 <__ctype_b_loc@plt>
  4066f0:	ldrb	w3, [x19]
  4066f4:	mov	x5, x19
  4066f8:	ldr	x1, [x0]
  4066fc:	b	406704 <ferror@plt+0x4aa4>
  406700:	ldrb	w3, [x5, #1]!
  406704:	ubfiz	x4, x3, #1, #8
  406708:	ldrh	w4, [x1, x4]
  40670c:	tbnz	w4, #13, 406700 <ferror@plt+0x4aa0>
  406710:	cmp	w3, #0x2d
  406714:	b.eq	406790 <ferror@plt+0x4b30>  // b.none
  406718:	mov	w2, w22
  40671c:	mov	x1, x25
  406720:	mov	x0, x19
  406724:	bl	401850 <strtoul@plt>
  406728:	ldr	x28, [x25]
  40672c:	mov	x26, x0
  406730:	cmp	x28, x19
  406734:	b.eq	406784 <ferror@plt+0x4b24>  // b.none
  406738:	ldr	w0, [x20]
  40673c:	cbz	w0, 40677c <ferror@plt+0x4b1c>
  406740:	cmp	w0, #0x22
  406744:	mov	w27, #0x1                   	// #1
  406748:	b.ne	406790 <ferror@plt+0x4b30>  // b.any
  40674c:	cbz	x23, 406758 <ferror@plt+0x4af8>
  406750:	ldrb	w24, [x28]
  406754:	cbnz	w24, 406860 <ferror@plt+0x4c00>
  406758:	str	x26, [x21]
  40675c:	mov	w0, w27
  406760:	ldp	x19, x20, [sp, #16]
  406764:	ldp	x21, x22, [sp, #32]
  406768:	ldp	x23, x24, [sp, #48]
  40676c:	ldp	x25, x26, [sp, #64]
  406770:	ldp	x27, x28, [sp, #80]
  406774:	ldp	x29, x30, [sp], #112
  406778:	ret
  40677c:	mov	w27, #0x0                   	// #0
  406780:	b	40674c <ferror@plt+0x4aec>
  406784:	cbz	x23, 406790 <ferror@plt+0x4b30>
  406788:	ldrb	w24, [x19]
  40678c:	cbnz	w24, 4067b4 <ferror@plt+0x4b54>
  406790:	mov	w27, #0x4                   	// #4
  406794:	mov	w0, w27
  406798:	ldp	x19, x20, [sp, #16]
  40679c:	ldp	x21, x22, [sp, #32]
  4067a0:	ldp	x23, x24, [sp, #48]
  4067a4:	ldp	x25, x26, [sp, #64]
  4067a8:	ldp	x27, x28, [sp, #80]
  4067ac:	ldp	x29, x30, [sp], #112
  4067b0:	ret
  4067b4:	mov	w1, w24
  4067b8:	mov	x0, x23
  4067bc:	mov	w27, #0x0                   	// #0
  4067c0:	mov	x26, #0x1                   	// #1
  4067c4:	bl	401b40 <strchr@plt>
  4067c8:	cbz	x0, 406790 <ferror@plt+0x4b30>
  4067cc:	sub	w2, w24, #0x45
  4067d0:	and	w2, w2, #0xff
  4067d4:	cmp	w2, #0x2f
  4067d8:	b.hi	406878 <ferror@plt+0x4c18>  // b.pmore
  4067dc:	mov	x3, #0x8945                	// #35141
  4067e0:	mov	x19, #0x1                   	// #1
  4067e4:	movk	x3, #0x30, lsl #16
  4067e8:	lsl	x2, x19, x2
  4067ec:	movk	x3, #0x8144, lsl #32
  4067f0:	mov	w22, w19
  4067f4:	tst	x2, x3
  4067f8:	mov	x20, #0x400                 	// #1024
  4067fc:	b.ne	4069e0 <ferror@plt+0x4d80>  // b.any
  406800:	cmp	w24, #0x5a
  406804:	b.eq	406b94 <ferror@plt+0x4f34>  // b.none
  406808:	b.hi	406914 <ferror@plt+0x4cb4>  // b.pmore
  40680c:	cmp	w24, #0x4d
  406810:	b.eq	4069bc <ferror@plt+0x4d5c>  // b.none
  406814:	b.hi	4068a8 <ferror@plt+0x4c48>  // b.pmore
  406818:	cmp	w24, #0x45
  40681c:	b.eq	406b3c <ferror@plt+0x4edc>  // b.none
  406820:	b.ls	406884 <ferror@plt+0x4c24>  // b.plast
  406824:	cmp	w24, #0x47
  406828:	b.eq	406930 <ferror@plt+0x4cd0>  // b.none
  40682c:	cmp	w24, #0x4b
  406830:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  406834:	sxtw	x19, w22
  406838:	umulh	x0, x26, x20
  40683c:	cbnz	x0, 4069d4 <ferror@plt+0x4d74>
  406840:	mul	x26, x26, x20
  406844:	add	x0, x28, x19
  406848:	str	x0, [x25]
  40684c:	orr	w0, w27, #0x2
  406850:	ldrb	w1, [x28, x19]
  406854:	cmp	w1, #0x0
  406858:	csel	w27, w0, w27, ne  // ne = any
  40685c:	b	406758 <ferror@plt+0x4af8>
  406860:	mov	w1, w24
  406864:	mov	x0, x23
  406868:	bl	401b40 <strchr@plt>
  40686c:	cbnz	x0, 4067cc <ferror@plt+0x4b6c>
  406870:	orr	w27, w27, #0x2
  406874:	b	406758 <ferror@plt+0x4af8>
  406878:	mov	w22, #0x1                   	// #1
  40687c:	mov	x20, #0x400                 	// #1024
  406880:	b	406800 <ferror@plt+0x4ba0>
  406884:	sxtw	x19, w22
  406888:	cmp	w24, #0x42
  40688c:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  406890:	lsr	x0, x26, #54
  406894:	lsl	x26, x26, #10
  406898:	cmp	x0, #0x0
  40689c:	csinc	w27, w27, wzr, eq  // eq = none
  4068a0:	csinv	x26, x26, xzr, eq  // eq = none
  4068a4:	b	406844 <ferror@plt+0x4be4>
  4068a8:	cmp	w24, #0x54
  4068ac:	b.eq	406b6c <ferror@plt+0x4f0c>  // b.none
  4068b0:	sxtw	x19, w22
  4068b4:	cmp	w24, #0x59
  4068b8:	b.ne	4068e4 <ferror@plt+0x4c84>  // b.any
  4068bc:	mov	w0, #0x8                   	// #8
  4068c0:	mov	w2, #0x0                   	// #0
  4068c4:	nop
  4068c8:	umulh	x1, x26, x20
  4068cc:	cbnz	x1, 406c30 <ferror@plt+0x4fd0>
  4068d0:	mul	x26, x26, x20
  4068d4:	subs	w0, w0, #0x1
  4068d8:	b.ne	4068c8 <ferror@plt+0x4c68>  // b.any
  4068dc:	orr	w27, w27, w2
  4068e0:	b	406844 <ferror@plt+0x4be4>
  4068e4:	sxtw	x19, w22
  4068e8:	cmp	w24, #0x50
  4068ec:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  4068f0:	mov	w0, #0x5                   	// #5
  4068f4:	mov	w2, #0x0                   	// #0
  4068f8:	umulh	x1, x26, x20
  4068fc:	cbnz	x1, 406c24 <ferror@plt+0x4fc4>
  406900:	mul	x26, x26, x20
  406904:	subs	w0, w0, #0x1
  406908:	b.ne	4068f8 <ferror@plt+0x4c98>  // b.any
  40690c:	orr	w27, w27, w2
  406910:	b	406844 <ferror@plt+0x4be4>
  406914:	cmp	w24, #0x6b
  406918:	b.eq	406834 <ferror@plt+0x4bd4>  // b.none
  40691c:	b.hi	406988 <ferror@plt+0x4d28>  // b.pmore
  406920:	cmp	w24, #0x63
  406924:	b.eq	406b64 <ferror@plt+0x4f04>  // b.none
  406928:	cmp	w24, #0x67
  40692c:	b.ne	406964 <ferror@plt+0x4d04>  // b.any
  406930:	sxtw	x19, w22
  406934:	umulh	x0, x26, x20
  406938:	cbnz	x0, 406bd0 <ferror@plt+0x4f70>
  40693c:	mul	x26, x26, x20
  406940:	umulh	x0, x26, x20
  406944:	cbnz	x0, 406bd0 <ferror@plt+0x4f70>
  406948:	mul	x26, x26, x20
  40694c:	umulh	x0, x26, x20
  406950:	cbnz	x0, 406bd0 <ferror@plt+0x4f70>
  406954:	mov	w0, #0x0                   	// #0
  406958:	mul	x26, x26, x20
  40695c:	orr	w27, w27, w0
  406960:	b	406844 <ferror@plt+0x4be4>
  406964:	sxtw	x19, w22
  406968:	cmp	w24, #0x62
  40696c:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  406970:	lsr	x0, x26, #55
  406974:	lsl	x26, x26, #9
  406978:	cmp	x0, #0x0
  40697c:	csinc	w27, w27, wzr, eq  // eq = none
  406980:	csinv	x26, x26, xzr, eq  // eq = none
  406984:	b	406844 <ferror@plt+0x4be4>
  406988:	cmp	w24, #0x74
  40698c:	b.eq	406b6c <ferror@plt+0x4f0c>  // b.none
  406990:	cmp	w24, #0x77
  406994:	sxtw	x19, w22
  406998:	b.ne	4069b4 <ferror@plt+0x4d54>  // b.any
  40699c:	lsr	x0, x26, #63
  4069a0:	lsl	x26, x26, #1
  4069a4:	cmp	x0, #0x0
  4069a8:	csinc	w27, w27, wzr, eq  // eq = none
  4069ac:	csinv	x26, x26, xzr, eq  // eq = none
  4069b0:	b	406844 <ferror@plt+0x4be4>
  4069b4:	cmp	w24, #0x6d
  4069b8:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  4069bc:	sxtw	x19, w22
  4069c0:	umulh	x0, x26, x20
  4069c4:	cbnz	x0, 4069d4 <ferror@plt+0x4d74>
  4069c8:	mul	x26, x26, x20
  4069cc:	umulh	x0, x26, x20
  4069d0:	cbz	x0, 406840 <ferror@plt+0x4be0>
  4069d4:	mov	w27, #0x1                   	// #1
  4069d8:	mov	x26, #0xffffffffffffffff    	// #-1
  4069dc:	b	406844 <ferror@plt+0x4be4>
  4069e0:	mov	x0, x23
  4069e4:	mov	w1, #0x30                  	// #48
  4069e8:	bl	401b40 <strchr@plt>
  4069ec:	cbz	x0, 406800 <ferror@plt+0x4ba0>
  4069f0:	ldrb	w0, [x28, #1]
  4069f4:	cmp	w0, #0x44
  4069f8:	b.eq	406a8c <ferror@plt+0x4e2c>  // b.none
  4069fc:	cmp	w0, #0x69
  406a00:	b.eq	406a4c <ferror@plt+0x4dec>  // b.none
  406a04:	cmp	w0, #0x42
  406a08:	b.eq	406a8c <ferror@plt+0x4e2c>  // b.none
  406a0c:	cmp	w24, #0x5a
  406a10:	b.eq	406a60 <ferror@plt+0x4e00>  // b.none
  406a14:	b.hi	406ab4 <ferror@plt+0x4e54>  // b.pmore
  406a18:	cmp	w24, #0x4d
  406a1c:	b.eq	406aac <ferror@plt+0x4e4c>  // b.none
  406a20:	b.hi	406ae0 <ferror@plt+0x4e80>  // b.pmore
  406a24:	cmp	w24, #0x45
  406a28:	b.eq	406bbc <ferror@plt+0x4f5c>  // b.none
  406a2c:	b.ls	406afc <ferror@plt+0x4e9c>  // b.plast
  406a30:	cmp	w24, #0x47
  406a34:	b.eq	406b9c <ferror@plt+0x4f3c>  // b.none
  406a38:	cmp	w24, #0x4b
  406a3c:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  406a40:	mov	x19, #0x1                   	// #1
  406a44:	mov	x20, #0x400                 	// #1024
  406a48:	b	406838 <ferror@plt+0x4bd8>
  406a4c:	ldrb	w1, [x28, #2]
  406a50:	mov	w0, #0x3                   	// #3
  406a54:	cmp	w1, #0x42
  406a58:	csel	w22, w19, w0, ne  // ne = any
  406a5c:	b	406800 <ferror@plt+0x4ba0>
  406a60:	mov	x20, #0x400                 	// #1024
  406a64:	mov	w0, #0x7                   	// #7
  406a68:	mov	w2, #0x0                   	// #0
  406a6c:	nop
  406a70:	umulh	x1, x26, x20
  406a74:	cbnz	x1, 406c0c <ferror@plt+0x4fac>
  406a78:	mul	x26, x26, x20
  406a7c:	subs	w0, w0, #0x1
  406a80:	b.ne	406a70 <ferror@plt+0x4e10>  // b.any
  406a84:	orr	w27, w27, w2
  406a88:	b	406844 <ferror@plt+0x4be4>
  406a8c:	mov	w22, #0x2                   	// #2
  406a90:	mov	x20, #0x3e8                 	// #1000
  406a94:	b	406800 <ferror@plt+0x4ba0>
  406a98:	cmp	w24, #0x6b
  406a9c:	b.eq	406a40 <ferror@plt+0x4de0>  // b.none
  406aa0:	cmp	w24, #0x6d
  406aa4:	mov	x19, #0x1                   	// #1
  406aa8:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  406aac:	mov	x20, #0x400                 	// #1024
  406ab0:	b	4069c0 <ferror@plt+0x4d60>
  406ab4:	cmp	w24, #0x67
  406ab8:	b.eq	406bc8 <ferror@plt+0x4f68>  // b.none
  406abc:	b.ls	406b10 <ferror@plt+0x4eb0>  // b.plast
  406ac0:	cmp	w24, #0x74
  406ac4:	b.eq	406bb0 <ferror@plt+0x4f50>  // b.none
  406ac8:	b.ls	406a98 <ferror@plt+0x4e38>  // b.plast
  406acc:	cmp	w24, #0x77
  406ad0:	mov	x19, #0x1                   	// #1
  406ad4:	b.eq	40699c <ferror@plt+0x4d3c>  // b.none
  406ad8:	orr	w27, w27, #0x2
  406adc:	b	406758 <ferror@plt+0x4af8>
  406ae0:	cmp	w24, #0x54
  406ae4:	b.eq	406bb0 <ferror@plt+0x4f50>  // b.none
  406ae8:	cmp	w24, #0x59
  406aec:	b.ne	406b28 <ferror@plt+0x4ec8>  // b.any
  406af0:	mov	x19, #0x1                   	// #1
  406af4:	mov	x20, #0x400                 	// #1024
  406af8:	b	4068bc <ferror@plt+0x4c5c>
  406afc:	cmp	w24, #0x42
  406b00:	mov	x19, #0x1                   	// #1
  406b04:	b.eq	406890 <ferror@plt+0x4c30>  // b.none
  406b08:	orr	w27, w27, #0x2
  406b0c:	b	406758 <ferror@plt+0x4af8>
  406b10:	cmp	w24, #0x62
  406b14:	b.eq	406ba8 <ferror@plt+0x4f48>  // b.none
  406b18:	cmp	w24, #0x63
  406b1c:	mov	x19, #0x1                   	// #1
  406b20:	b.eq	406844 <ferror@plt+0x4be4>  // b.none
  406b24:	b	406870 <ferror@plt+0x4c10>
  406b28:	cmp	w24, #0x50
  406b2c:	b.ne	406870 <ferror@plt+0x4c10>  // b.any
  406b30:	mov	x19, #0x1                   	// #1
  406b34:	mov	x20, #0x400                 	// #1024
  406b38:	b	4068f0 <ferror@plt+0x4c90>
  406b3c:	sxtw	x19, w22
  406b40:	mov	w0, #0x6                   	// #6
  406b44:	mov	w2, #0x0                   	// #0
  406b48:	umulh	x1, x26, x20
  406b4c:	cbnz	x1, 406c00 <ferror@plt+0x4fa0>
  406b50:	mul	x26, x26, x20
  406b54:	subs	w0, w0, #0x1
  406b58:	b.ne	406b48 <ferror@plt+0x4ee8>  // b.any
  406b5c:	orr	w27, w27, w2
  406b60:	b	406844 <ferror@plt+0x4be4>
  406b64:	sxtw	x19, w22
  406b68:	b	406844 <ferror@plt+0x4be4>
  406b6c:	sxtw	x19, w22
  406b70:	mov	w0, #0x4                   	// #4
  406b74:	mov	w2, #0x0                   	// #0
  406b78:	umulh	x1, x26, x20
  406b7c:	cbnz	x1, 406c18 <ferror@plt+0x4fb8>
  406b80:	mul	x26, x26, x20
  406b84:	subs	w0, w0, #0x1
  406b88:	b.ne	406b78 <ferror@plt+0x4f18>  // b.any
  406b8c:	orr	w27, w27, w2
  406b90:	b	406844 <ferror@plt+0x4be4>
  406b94:	sxtw	x19, w22
  406b98:	b	406a64 <ferror@plt+0x4e04>
  406b9c:	mov	x19, #0x1                   	// #1
  406ba0:	mov	x20, #0x400                 	// #1024
  406ba4:	b	406934 <ferror@plt+0x4cd4>
  406ba8:	mov	x19, #0x1                   	// #1
  406bac:	b	406970 <ferror@plt+0x4d10>
  406bb0:	mov	x19, #0x1                   	// #1
  406bb4:	mov	x20, #0x400                 	// #1024
  406bb8:	b	406b70 <ferror@plt+0x4f10>
  406bbc:	mov	x19, #0x1                   	// #1
  406bc0:	mov	x20, #0x400                 	// #1024
  406bc4:	b	406b40 <ferror@plt+0x4ee0>
  406bc8:	mov	x20, #0x400                 	// #1024
  406bcc:	b	406934 <ferror@plt+0x4cd4>
  406bd0:	mov	w0, #0x1                   	// #1
  406bd4:	mov	x26, #0xffffffffffffffff    	// #-1
  406bd8:	orr	w27, w27, w0
  406bdc:	b	406844 <ferror@plt+0x4be4>
  406be0:	adrp	x3, 409000 <ferror@plt+0x73a0>
  406be4:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406be8:	adrp	x0, 409000 <ferror@plt+0x73a0>
  406bec:	add	x3, x3, #0x960
  406bf0:	add	x1, x1, #0x928
  406bf4:	add	x0, x0, #0x938
  406bf8:	mov	w2, #0x54                  	// #84
  406bfc:	bl	401c20 <__assert_fail@plt>
  406c00:	mov	w2, #0x1                   	// #1
  406c04:	mov	x26, #0xffffffffffffffff    	// #-1
  406c08:	b	406b54 <ferror@plt+0x4ef4>
  406c0c:	mov	w2, #0x1                   	// #1
  406c10:	mov	x26, #0xffffffffffffffff    	// #-1
  406c14:	b	406a7c <ferror@plt+0x4e1c>
  406c18:	mov	w2, #0x1                   	// #1
  406c1c:	mov	x26, #0xffffffffffffffff    	// #-1
  406c20:	b	406b84 <ferror@plt+0x4f24>
  406c24:	mov	w2, #0x1                   	// #1
  406c28:	mov	x26, #0xffffffffffffffff    	// #-1
  406c2c:	b	406904 <ferror@plt+0x4ca4>
  406c30:	mov	w2, #0x1                   	// #1
  406c34:	mov	x26, #0xffffffffffffffff    	// #-1
  406c38:	b	4068d4 <ferror@plt+0x4c74>
  406c3c:	nop
  406c40:	stp	x29, x30, [sp, #-112]!
  406c44:	cmp	w2, #0x24
  406c48:	mov	x29, sp
  406c4c:	stp	x19, x20, [sp, #16]
  406c50:	stp	x21, x22, [sp, #32]
  406c54:	stp	x23, x24, [sp, #48]
  406c58:	b.hi	407170 <ferror@plt+0x5510>  // b.pmore
  406c5c:	cmp	x1, #0x0
  406c60:	mov	x19, x0
  406c64:	add	x0, sp, #0x68
  406c68:	mov	x21, x3
  406c6c:	csel	x24, x0, x1, eq  // eq = none
  406c70:	mov	w22, w2
  406c74:	mov	x23, x4
  406c78:	stp	x27, x28, [sp, #80]
  406c7c:	bl	401c30 <__errno_location@plt>
  406c80:	str	wzr, [x0]
  406c84:	mov	x20, x0
  406c88:	bl	401ad0 <__ctype_b_loc@plt>
  406c8c:	ldrb	w3, [x19]
  406c90:	mov	x5, x19
  406c94:	ldr	x1, [x0]
  406c98:	b	406ca0 <ferror@plt+0x5040>
  406c9c:	ldrb	w3, [x5, #1]!
  406ca0:	ubfiz	x4, x3, #1, #8
  406ca4:	ldrh	w4, [x1, x4]
  406ca8:	tbnz	w4, #13, 406c9c <ferror@plt+0x503c>
  406cac:	cmp	w3, #0x2d
  406cb0:	b.eq	406d38 <ferror@plt+0x50d8>  // b.none
  406cb4:	mov	w2, w22
  406cb8:	mov	x1, x24
  406cbc:	mov	x0, x19
  406cc0:	mov	w3, #0x0                   	// #0
  406cc4:	stp	x25, x26, [sp, #64]
  406cc8:	bl	4019e0 <__strtoul_internal@plt>
  406ccc:	mov	x26, x0
  406cd0:	ldr	x28, [x24]
  406cd4:	cmp	x28, x19
  406cd8:	b.eq	406d28 <ferror@plt+0x50c8>  // b.none
  406cdc:	ldr	w0, [x20]
  406ce0:	cbz	w0, 406d20 <ferror@plt+0x50c0>
  406ce4:	cmp	w0, #0x22
  406ce8:	mov	w27, #0x1                   	// #1
  406cec:	b.ne	406d34 <ferror@plt+0x50d4>  // b.any
  406cf0:	cbz	x23, 406cfc <ferror@plt+0x509c>
  406cf4:	ldrb	w25, [x28]
  406cf8:	cbnz	w25, 406fd4 <ferror@plt+0x5374>
  406cfc:	str	x26, [x21]
  406d00:	mov	w0, w27
  406d04:	ldp	x19, x20, [sp, #16]
  406d08:	ldp	x21, x22, [sp, #32]
  406d0c:	ldp	x23, x24, [sp, #48]
  406d10:	ldp	x25, x26, [sp, #64]
  406d14:	ldp	x27, x28, [sp, #80]
  406d18:	ldp	x29, x30, [sp], #112
  406d1c:	ret
  406d20:	mov	w27, #0x0                   	// #0
  406d24:	b	406cf0 <ferror@plt+0x5090>
  406d28:	cbz	x23, 406d34 <ferror@plt+0x50d4>
  406d2c:	ldrb	w25, [x19]
  406d30:	cbnz	w25, 406d58 <ferror@plt+0x50f8>
  406d34:	ldp	x25, x26, [sp, #64]
  406d38:	mov	w27, #0x4                   	// #4
  406d3c:	mov	w0, w27
  406d40:	ldp	x19, x20, [sp, #16]
  406d44:	ldp	x21, x22, [sp, #32]
  406d48:	ldp	x23, x24, [sp, #48]
  406d4c:	ldp	x27, x28, [sp, #80]
  406d50:	ldp	x29, x30, [sp], #112
  406d54:	ret
  406d58:	mov	w1, w25
  406d5c:	mov	x0, x23
  406d60:	mov	w27, #0x0                   	// #0
  406d64:	mov	x26, #0x1                   	// #1
  406d68:	bl	401b40 <strchr@plt>
  406d6c:	cbz	x0, 406d34 <ferror@plt+0x50d4>
  406d70:	sub	w2, w25, #0x45
  406d74:	and	w2, w2, #0xff
  406d78:	cmp	w2, #0x2f
  406d7c:	b.hi	406e04 <ferror@plt+0x51a4>  // b.pmore
  406d80:	mov	x3, #0x8945                	// #35141
  406d84:	mov	x19, #0x1                   	// #1
  406d88:	movk	x3, #0x30, lsl #16
  406d8c:	lsl	x2, x19, x2
  406d90:	movk	x3, #0x8144, lsl #32
  406d94:	mov	w22, w19
  406d98:	tst	x2, x3
  406d9c:	mov	x20, #0x400                 	// #1024
  406da0:	b.ne	406f68 <ferror@plt+0x5308>  // b.any
  406da4:	cmp	w25, #0x5a
  406da8:	b.eq	407134 <ferror@plt+0x54d4>  // b.none
  406dac:	b.hi	406e9c <ferror@plt+0x523c>  // b.pmore
  406db0:	cmp	w25, #0x4d
  406db4:	b.eq	406f44 <ferror@plt+0x52e4>  // b.none
  406db8:	b.hi	406e34 <ferror@plt+0x51d4>  // b.pmore
  406dbc:	cmp	w25, #0x45
  406dc0:	b.eq	4070e4 <ferror@plt+0x5484>  // b.none
  406dc4:	b.ls	406e10 <ferror@plt+0x51b0>  // b.plast
  406dc8:	cmp	w25, #0x47
  406dcc:	b.eq	406eb8 <ferror@plt+0x5258>  // b.none
  406dd0:	cmp	w25, #0x4b
  406dd4:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  406dd8:	sxtw	x19, w22
  406ddc:	umulh	x0, x26, x20
  406de0:	cbnz	x0, 406f5c <ferror@plt+0x52fc>
  406de4:	mul	x26, x26, x20
  406de8:	add	x0, x28, x19
  406dec:	str	x0, [x24]
  406df0:	orr	w0, w27, #0x2
  406df4:	ldrb	w1, [x28, x19]
  406df8:	cmp	w1, #0x0
  406dfc:	csel	w27, w0, w27, ne  // ne = any
  406e00:	b	406cfc <ferror@plt+0x509c>
  406e04:	mov	w22, #0x1                   	// #1
  406e08:	mov	x20, #0x400                 	// #1024
  406e0c:	b	406da4 <ferror@plt+0x5144>
  406e10:	sxtw	x19, w22
  406e14:	cmp	w25, #0x42
  406e18:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  406e1c:	lsr	x0, x26, #54
  406e20:	lsl	x26, x26, #10
  406e24:	cmp	x0, #0x0
  406e28:	csinc	w27, w27, wzr, eq  // eq = none
  406e2c:	csinv	x26, x26, xzr, eq  // eq = none
  406e30:	b	406de8 <ferror@plt+0x5188>
  406e34:	cmp	w25, #0x54
  406e38:	b.eq	40710c <ferror@plt+0x54ac>  // b.none
  406e3c:	sxtw	x19, w22
  406e40:	cmp	w25, #0x59
  406e44:	b.ne	406e6c <ferror@plt+0x520c>  // b.any
  406e48:	mov	w0, #0x8                   	// #8
  406e4c:	mov	w2, #0x0                   	// #0
  406e50:	umulh	x1, x26, x20
  406e54:	cbnz	x1, 4071b4 <ferror@plt+0x5554>
  406e58:	mul	x26, x26, x20
  406e5c:	subs	w0, w0, #0x1
  406e60:	b.ne	406e50 <ferror@plt+0x51f0>  // b.any
  406e64:	orr	w27, w27, w2
  406e68:	b	406de8 <ferror@plt+0x5188>
  406e6c:	sxtw	x19, w22
  406e70:	cmp	w25, #0x50
  406e74:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  406e78:	mov	w0, #0x5                   	// #5
  406e7c:	mov	w2, #0x0                   	// #0
  406e80:	umulh	x1, x26, x20
  406e84:	cbnz	x1, 4071a8 <ferror@plt+0x5548>
  406e88:	mul	x26, x26, x20
  406e8c:	subs	w0, w0, #0x1
  406e90:	b.ne	406e80 <ferror@plt+0x5220>  // b.any
  406e94:	orr	w27, w27, w2
  406e98:	b	406de8 <ferror@plt+0x5188>
  406e9c:	cmp	w25, #0x6b
  406ea0:	b.eq	406dd8 <ferror@plt+0x5178>  // b.none
  406ea4:	b.hi	406f10 <ferror@plt+0x52b0>  // b.pmore
  406ea8:	cmp	w25, #0x63
  406eac:	b.eq	4070dc <ferror@plt+0x547c>  // b.none
  406eb0:	cmp	w25, #0x67
  406eb4:	b.ne	406eec <ferror@plt+0x528c>  // b.any
  406eb8:	sxtw	x19, w22
  406ebc:	umulh	x0, x26, x20
  406ec0:	cbnz	x0, 407198 <ferror@plt+0x5538>
  406ec4:	mul	x26, x26, x20
  406ec8:	umulh	x0, x26, x20
  406ecc:	cbnz	x0, 407198 <ferror@plt+0x5538>
  406ed0:	mul	x26, x26, x20
  406ed4:	umulh	x0, x26, x20
  406ed8:	cbnz	x0, 407198 <ferror@plt+0x5538>
  406edc:	mov	w0, #0x0                   	// #0
  406ee0:	mul	x26, x26, x20
  406ee4:	orr	w27, w27, w0
  406ee8:	b	406de8 <ferror@plt+0x5188>
  406eec:	sxtw	x19, w22
  406ef0:	cmp	w25, #0x62
  406ef4:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  406ef8:	lsr	x0, x26, #55
  406efc:	lsl	x26, x26, #9
  406f00:	cmp	x0, #0x0
  406f04:	csinc	w27, w27, wzr, eq  // eq = none
  406f08:	csinv	x26, x26, xzr, eq  // eq = none
  406f0c:	b	406de8 <ferror@plt+0x5188>
  406f10:	cmp	w25, #0x74
  406f14:	b.eq	40710c <ferror@plt+0x54ac>  // b.none
  406f18:	cmp	w25, #0x77
  406f1c:	sxtw	x19, w22
  406f20:	b.ne	406f3c <ferror@plt+0x52dc>  // b.any
  406f24:	lsr	x0, x26, #63
  406f28:	lsl	x26, x26, #1
  406f2c:	cmp	x0, #0x0
  406f30:	csinc	w27, w27, wzr, eq  // eq = none
  406f34:	csinv	x26, x26, xzr, eq  // eq = none
  406f38:	b	406de8 <ferror@plt+0x5188>
  406f3c:	cmp	w25, #0x6d
  406f40:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  406f44:	sxtw	x19, w22
  406f48:	umulh	x0, x26, x20
  406f4c:	cbnz	x0, 406f5c <ferror@plt+0x52fc>
  406f50:	mul	x26, x26, x20
  406f54:	umulh	x0, x26, x20
  406f58:	cbz	x0, 406de4 <ferror@plt+0x5184>
  406f5c:	mov	w27, #0x1                   	// #1
  406f60:	mov	x26, #0xffffffffffffffff    	// #-1
  406f64:	b	406de8 <ferror@plt+0x5188>
  406f68:	mov	x0, x23
  406f6c:	mov	w1, #0x30                  	// #48
  406f70:	bl	401b40 <strchr@plt>
  406f74:	cbz	x0, 406da4 <ferror@plt+0x5144>
  406f78:	ldrb	w0, [x28, #1]
  406f7c:	cmp	w0, #0x44
  406f80:	b.eq	40702c <ferror@plt+0x53cc>  // b.none
  406f84:	cmp	w0, #0x69
  406f88:	b.eq	406fec <ferror@plt+0x538c>  // b.none
  406f8c:	cmp	w0, #0x42
  406f90:	b.eq	40702c <ferror@plt+0x53cc>  // b.none
  406f94:	cmp	w25, #0x5a
  406f98:	b.eq	407000 <ferror@plt+0x53a0>  // b.none
  406f9c:	b.hi	407054 <ferror@plt+0x53f4>  // b.pmore
  406fa0:	cmp	w25, #0x4d
  406fa4:	b.eq	40704c <ferror@plt+0x53ec>  // b.none
  406fa8:	b.hi	407080 <ferror@plt+0x5420>  // b.pmore
  406fac:	cmp	w25, #0x45
  406fb0:	b.eq	40715c <ferror@plt+0x54fc>  // b.none
  406fb4:	b.ls	40709c <ferror@plt+0x543c>  // b.plast
  406fb8:	cmp	w25, #0x47
  406fbc:	b.eq	40713c <ferror@plt+0x54dc>  // b.none
  406fc0:	cmp	w25, #0x4b
  406fc4:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  406fc8:	mov	x19, #0x1                   	// #1
  406fcc:	mov	x20, #0x400                 	// #1024
  406fd0:	b	406ddc <ferror@plt+0x517c>
  406fd4:	mov	w1, w25
  406fd8:	mov	x0, x23
  406fdc:	bl	401b40 <strchr@plt>
  406fe0:	cbnz	x0, 406d70 <ferror@plt+0x5110>
  406fe4:	orr	w27, w27, #0x2
  406fe8:	b	406cfc <ferror@plt+0x509c>
  406fec:	ldrb	w1, [x28, #2]
  406ff0:	mov	w0, #0x3                   	// #3
  406ff4:	cmp	w1, #0x42
  406ff8:	csel	w22, w19, w0, ne  // ne = any
  406ffc:	b	406da4 <ferror@plt+0x5144>
  407000:	mov	x20, #0x400                 	// #1024
  407004:	mov	w0, #0x7                   	// #7
  407008:	mov	w2, #0x0                   	// #0
  40700c:	nop
  407010:	umulh	x1, x26, x20
  407014:	cbnz	x1, 4071cc <ferror@plt+0x556c>
  407018:	mul	x26, x26, x20
  40701c:	subs	w0, w0, #0x1
  407020:	b.ne	407010 <ferror@plt+0x53b0>  // b.any
  407024:	orr	w27, w27, w2
  407028:	b	406de8 <ferror@plt+0x5188>
  40702c:	mov	w22, #0x2                   	// #2
  407030:	mov	x20, #0x3e8                 	// #1000
  407034:	b	406da4 <ferror@plt+0x5144>
  407038:	cmp	w25, #0x6b
  40703c:	b.eq	406fc8 <ferror@plt+0x5368>  // b.none
  407040:	cmp	w25, #0x6d
  407044:	mov	x19, #0x1                   	// #1
  407048:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  40704c:	mov	x20, #0x400                 	// #1024
  407050:	b	406f48 <ferror@plt+0x52e8>
  407054:	cmp	w25, #0x67
  407058:	b.eq	407168 <ferror@plt+0x5508>  // b.none
  40705c:	b.ls	4070b0 <ferror@plt+0x5450>  // b.plast
  407060:	cmp	w25, #0x74
  407064:	b.eq	407150 <ferror@plt+0x54f0>  // b.none
  407068:	b.ls	407038 <ferror@plt+0x53d8>  // b.plast
  40706c:	cmp	w25, #0x77
  407070:	mov	x19, #0x1                   	// #1
  407074:	b.eq	406f24 <ferror@plt+0x52c4>  // b.none
  407078:	orr	w27, w27, #0x2
  40707c:	b	406cfc <ferror@plt+0x509c>
  407080:	cmp	w25, #0x54
  407084:	b.eq	407150 <ferror@plt+0x54f0>  // b.none
  407088:	cmp	w25, #0x59
  40708c:	b.ne	4070c8 <ferror@plt+0x5468>  // b.any
  407090:	mov	x19, #0x1                   	// #1
  407094:	mov	x20, #0x400                 	// #1024
  407098:	b	406e48 <ferror@plt+0x51e8>
  40709c:	cmp	w25, #0x42
  4070a0:	mov	x19, #0x1                   	// #1
  4070a4:	b.eq	406e1c <ferror@plt+0x51bc>  // b.none
  4070a8:	orr	w27, w27, #0x2
  4070ac:	b	406cfc <ferror@plt+0x509c>
  4070b0:	cmp	w25, #0x62
  4070b4:	b.eq	407148 <ferror@plt+0x54e8>  // b.none
  4070b8:	cmp	w25, #0x63
  4070bc:	mov	x19, #0x1                   	// #1
  4070c0:	b.eq	406de8 <ferror@plt+0x5188>  // b.none
  4070c4:	b	406fe4 <ferror@plt+0x5384>
  4070c8:	cmp	w25, #0x50
  4070cc:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  4070d0:	mov	x19, #0x1                   	// #1
  4070d4:	mov	x20, #0x400                 	// #1024
  4070d8:	b	406e78 <ferror@plt+0x5218>
  4070dc:	sxtw	x19, w22
  4070e0:	b	406de8 <ferror@plt+0x5188>
  4070e4:	sxtw	x19, w22
  4070e8:	mov	w0, #0x6                   	// #6
  4070ec:	mov	w2, #0x0                   	// #0
  4070f0:	umulh	x1, x26, x20
  4070f4:	cbnz	x1, 4071c0 <ferror@plt+0x5560>
  4070f8:	mul	x26, x26, x20
  4070fc:	subs	w0, w0, #0x1
  407100:	b.ne	4070f0 <ferror@plt+0x5490>  // b.any
  407104:	orr	w27, w27, w2
  407108:	b	406de8 <ferror@plt+0x5188>
  40710c:	sxtw	x19, w22
  407110:	mov	w0, #0x4                   	// #4
  407114:	mov	w2, #0x0                   	// #0
  407118:	umulh	x1, x26, x20
  40711c:	cbnz	x1, 4071d8 <ferror@plt+0x5578>
  407120:	mul	x26, x26, x20
  407124:	subs	w0, w0, #0x1
  407128:	b.ne	407118 <ferror@plt+0x54b8>  // b.any
  40712c:	orr	w27, w27, w2
  407130:	b	406de8 <ferror@plt+0x5188>
  407134:	sxtw	x19, w22
  407138:	b	407004 <ferror@plt+0x53a4>
  40713c:	mov	x19, #0x1                   	// #1
  407140:	mov	x20, #0x400                 	// #1024
  407144:	b	406ebc <ferror@plt+0x525c>
  407148:	mov	x19, #0x1                   	// #1
  40714c:	b	406ef8 <ferror@plt+0x5298>
  407150:	mov	x19, #0x1                   	// #1
  407154:	mov	x20, #0x400                 	// #1024
  407158:	b	407110 <ferror@plt+0x54b0>
  40715c:	mov	x19, #0x1                   	// #1
  407160:	mov	x20, #0x400                 	// #1024
  407164:	b	4070e8 <ferror@plt+0x5488>
  407168:	mov	x20, #0x400                 	// #1024
  40716c:	b	406ebc <ferror@plt+0x525c>
  407170:	adrp	x3, 409000 <ferror@plt+0x73a0>
  407174:	adrp	x1, 409000 <ferror@plt+0x73a0>
  407178:	adrp	x0, 409000 <ferror@plt+0x73a0>
  40717c:	add	x3, x3, #0x970
  407180:	add	x1, x1, #0x928
  407184:	add	x0, x0, #0x938
  407188:	mov	w2, #0x54                  	// #84
  40718c:	stp	x25, x26, [sp, #64]
  407190:	stp	x27, x28, [sp, #80]
  407194:	bl	401c20 <__assert_fail@plt>
  407198:	mov	w0, #0x1                   	// #1
  40719c:	mov	x26, #0xffffffffffffffff    	// #-1
  4071a0:	orr	w27, w27, w0
  4071a4:	b	406de8 <ferror@plt+0x5188>
  4071a8:	mov	w2, #0x1                   	// #1
  4071ac:	mov	x26, #0xffffffffffffffff    	// #-1
  4071b0:	b	406e8c <ferror@plt+0x522c>
  4071b4:	mov	w2, #0x1                   	// #1
  4071b8:	mov	x26, #0xffffffffffffffff    	// #-1
  4071bc:	b	406e5c <ferror@plt+0x51fc>
  4071c0:	mov	w2, #0x1                   	// #1
  4071c4:	mov	x26, #0xffffffffffffffff    	// #-1
  4071c8:	b	4070fc <ferror@plt+0x549c>
  4071cc:	mov	w2, #0x1                   	// #1
  4071d0:	mov	x26, #0xffffffffffffffff    	// #-1
  4071d4:	b	40701c <ferror@plt+0x53bc>
  4071d8:	mov	w2, #0x1                   	// #1
  4071dc:	mov	x26, #0xffffffffffffffff    	// #-1
  4071e0:	b	407124 <ferror@plt+0x54c4>
  4071e4:	nop
  4071e8:	stp	x29, x30, [sp, #-32]!
  4071ec:	mov	x29, sp
  4071f0:	stp	x19, x20, [sp, #16]
  4071f4:	mov	x19, x0
  4071f8:	bl	4018f0 <fileno@plt>
  4071fc:	tbnz	w0, #31, 407258 <ferror@plt+0x55f8>
  407200:	mov	x0, x19
  407204:	bl	401bf0 <__freading@plt>
  407208:	cbnz	w0, 40723c <ferror@plt+0x55dc>
  40720c:	mov	x0, x19
  407210:	bl	407278 <ferror@plt+0x5618>
  407214:	cbz	w0, 407258 <ferror@plt+0x55f8>
  407218:	bl	401c30 <__errno_location@plt>
  40721c:	mov	x20, x0
  407220:	mov	x0, x19
  407224:	ldr	w19, [x20]
  407228:	bl	401900 <fclose@plt>
  40722c:	cbnz	w19, 407268 <ferror@plt+0x5608>
  407230:	ldp	x19, x20, [sp, #16]
  407234:	ldp	x29, x30, [sp], #32
  407238:	ret
  40723c:	mov	x0, x19
  407240:	bl	4018f0 <fileno@plt>
  407244:	mov	w2, #0x1                   	// #1
  407248:	mov	x1, #0x0                   	// #0
  40724c:	bl	4018c0 <lseek@plt>
  407250:	cmn	x0, #0x1
  407254:	b.ne	40720c <ferror@plt+0x55ac>  // b.any
  407258:	mov	x0, x19
  40725c:	ldp	x19, x20, [sp, #16]
  407260:	ldp	x29, x30, [sp], #32
  407264:	b	401900 <fclose@plt>
  407268:	mov	w0, #0xffffffff            	// #-1
  40726c:	str	w19, [x20]
  407270:	b	407230 <ferror@plt+0x55d0>
  407274:	nop
  407278:	stp	x29, x30, [sp, #-32]!
  40727c:	mov	x29, sp
  407280:	str	x19, [sp, #16]
  407284:	mov	x19, x0
  407288:	cbz	x0, 40729c <ferror@plt+0x563c>
  40728c:	bl	401bf0 <__freading@plt>
  407290:	cbz	w0, 40729c <ferror@plt+0x563c>
  407294:	ldr	w0, [x19]
  407298:	tbnz	w0, #8, 4072ac <ferror@plt+0x564c>
  40729c:	mov	x0, x19
  4072a0:	ldr	x19, [sp, #16]
  4072a4:	ldp	x29, x30, [sp], #32
  4072a8:	b	401b90 <fflush@plt>
  4072ac:	mov	x0, x19
  4072b0:	mov	w2, #0x1                   	// #1
  4072b4:	mov	x1, #0x0                   	// #0
  4072b8:	bl	4072d0 <ferror@plt+0x5670>
  4072bc:	mov	x0, x19
  4072c0:	ldr	x19, [sp, #16]
  4072c4:	ldp	x29, x30, [sp], #32
  4072c8:	b	401b90 <fflush@plt>
  4072cc:	nop
  4072d0:	stp	x29, x30, [sp, #-48]!
  4072d4:	mov	x29, sp
  4072d8:	ldp	x3, x4, [x0, #8]
  4072dc:	str	x19, [sp, #16]
  4072e0:	mov	x19, x0
  4072e4:	cmp	x4, x3
  4072e8:	b.eq	4072fc <ferror@plt+0x569c>  // b.none
  4072ec:	mov	x0, x19
  4072f0:	ldr	x19, [sp, #16]
  4072f4:	ldp	x29, x30, [sp], #48
  4072f8:	b	401ae0 <fseeko@plt>
  4072fc:	ldp	x3, x4, [x0, #32]
  407300:	cmp	x4, x3
  407304:	b.ne	4072ec <ferror@plt+0x568c>  // b.any
  407308:	ldr	x3, [x0, #72]
  40730c:	cbnz	x3, 4072ec <ferror@plt+0x568c>
  407310:	str	x1, [sp, #32]
  407314:	str	w2, [sp, #44]
  407318:	bl	4018f0 <fileno@plt>
  40731c:	ldr	w2, [sp, #44]
  407320:	ldr	x1, [sp, #32]
  407324:	bl	4018c0 <lseek@plt>
  407328:	mov	x1, x0
  40732c:	cmn	x0, #0x1
  407330:	b.eq	407348 <ferror@plt+0x56e8>  // b.none
  407334:	ldr	w2, [x19]
  407338:	mov	w0, #0x0                   	// #0
  40733c:	str	x1, [x19, #144]
  407340:	and	w1, w2, #0xffffffef
  407344:	str	w1, [x19]
  407348:	ldr	x19, [sp, #16]
  40734c:	ldp	x29, x30, [sp], #48
  407350:	ret
  407354:	nop
  407358:	stp	x29, x30, [sp, #-64]!
  40735c:	cmp	x0, #0x0
  407360:	add	x4, sp, #0x3c
  407364:	mov	x29, sp
  407368:	stp	x19, x20, [sp, #16]
  40736c:	csel	x19, x4, x0, eq  // eq = none
  407370:	mov	x20, x2
  407374:	mov	x0, x19
  407378:	str	x21, [sp, #32]
  40737c:	mov	x21, x1
  407380:	bl	401810 <mbrtowc@plt>
  407384:	cmp	x20, #0x0
  407388:	mov	x20, x0
  40738c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407390:	b.hi	4073a8 <ferror@plt+0x5748>  // b.pmore
  407394:	mov	x0, x20
  407398:	ldp	x19, x20, [sp, #16]
  40739c:	ldr	x21, [sp, #32]
  4073a0:	ldp	x29, x30, [sp], #64
  4073a4:	ret
  4073a8:	mov	w0, #0x0                   	// #0
  4073ac:	bl	407510 <ferror@plt+0x58b0>
  4073b0:	tst	w0, #0xff
  4073b4:	b.ne	407394 <ferror@plt+0x5734>  // b.any
  4073b8:	ldrb	w0, [x21]
  4073bc:	mov	x20, #0x1                   	// #1
  4073c0:	str	w0, [x19]
  4073c4:	mov	x0, x20
  4073c8:	ldp	x19, x20, [sp, #16]
  4073cc:	ldr	x21, [sp, #32]
  4073d0:	ldp	x29, x30, [sp], #64
  4073d4:	ret
  4073d8:	stp	x29, x30, [sp, #-32]!
  4073dc:	mov	x29, sp
  4073e0:	stp	x19, x20, [sp, #16]
  4073e4:	mov	x19, x0
  4073e8:	bl	4018d0 <__fpending@plt>
  4073ec:	mov	x20, x0
  4073f0:	mov	x0, x19
  4073f4:	ldr	w19, [x19]
  4073f8:	and	w19, w19, #0x20
  4073fc:	bl	4071e8 <ferror@plt+0x5588>
  407400:	cbnz	w19, 407428 <ferror@plt+0x57c8>
  407404:	cbz	w0, 40741c <ferror@plt+0x57bc>
  407408:	cbnz	x20, 407440 <ferror@plt+0x57e0>
  40740c:	bl	401c30 <__errno_location@plt>
  407410:	ldr	w0, [x0]
  407414:	cmp	w0, #0x9
  407418:	csetm	w0, ne  // ne = any
  40741c:	ldp	x19, x20, [sp, #16]
  407420:	ldp	x29, x30, [sp], #32
  407424:	ret
  407428:	cbnz	w0, 407440 <ferror@plt+0x57e0>
  40742c:	bl	401c30 <__errno_location@plt>
  407430:	mov	x1, x0
  407434:	mov	w0, #0xffffffff            	// #-1
  407438:	str	wzr, [x1]
  40743c:	b	40741c <ferror@plt+0x57bc>
  407440:	mov	w0, #0xffffffff            	// #-1
  407444:	b	40741c <ferror@plt+0x57bc>
  407448:	stp	x29, x30, [sp, #-48]!
  40744c:	mov	x29, sp
  407450:	stp	x19, x20, [sp, #16]
  407454:	mov	x20, x1
  407458:	bl	401930 <fopen@plt>
  40745c:	mov	x19, x0
  407460:	cbz	x0, 407470 <ferror@plt+0x5810>
  407464:	bl	4018f0 <fileno@plt>
  407468:	cmp	w0, #0x2
  40746c:	b.ls	407480 <ferror@plt+0x5820>  // b.plast
  407470:	mov	x0, x19
  407474:	ldp	x19, x20, [sp, #16]
  407478:	ldp	x29, x30, [sp], #48
  40747c:	ret
  407480:	str	x21, [sp, #32]
  407484:	bl	408528 <ferror@plt+0x68c8>
  407488:	mov	w21, w0
  40748c:	tbnz	w0, #31, 4074e8 <ferror@plt+0x5888>
  407490:	mov	x0, x19
  407494:	bl	4071e8 <ferror@plt+0x5588>
  407498:	cbnz	w0, 4074c4 <ferror@plt+0x5864>
  40749c:	mov	x1, x20
  4074a0:	mov	w0, w21
  4074a4:	bl	4019c0 <fdopen@plt>
  4074a8:	mov	x19, x0
  4074ac:	cbz	x0, 4074c4 <ferror@plt+0x5864>
  4074b0:	mov	x0, x19
  4074b4:	ldp	x19, x20, [sp, #16]
  4074b8:	ldr	x21, [sp, #32]
  4074bc:	ldp	x29, x30, [sp], #48
  4074c0:	ret
  4074c4:	bl	401c30 <__errno_location@plt>
  4074c8:	mov	x20, x0
  4074cc:	mov	w0, w21
  4074d0:	mov	x19, #0x0                   	// #0
  4074d4:	ldr	w21, [x20]
  4074d8:	bl	401a10 <close@plt>
  4074dc:	str	w21, [x20]
  4074e0:	ldr	x21, [sp, #32]
  4074e4:	b	407470 <ferror@plt+0x5810>
  4074e8:	bl	401c30 <__errno_location@plt>
  4074ec:	mov	x20, x0
  4074f0:	mov	x0, x19
  4074f4:	mov	x19, #0x0                   	// #0
  4074f8:	ldr	w21, [x20]
  4074fc:	bl	4071e8 <ferror@plt+0x5588>
  407500:	str	w21, [x20]
  407504:	ldr	x21, [sp, #32]
  407508:	b	407470 <ferror@plt+0x5810>
  40750c:	nop
  407510:	stp	x29, x30, [sp, #-16]!
  407514:	mov	x1, #0x0                   	// #0
  407518:	mov	x29, sp
  40751c:	bl	401c50 <setlocale@plt>
  407520:	mov	w1, #0x1                   	// #1
  407524:	cbz	x0, 407548 <ferror@plt+0x58e8>
  407528:	ldrb	w1, [x0]
  40752c:	cmp	w1, #0x43
  407530:	b.eq	407554 <ferror@plt+0x58f4>  // b.none
  407534:	adrp	x1, 409000 <ferror@plt+0x73a0>
  407538:	add	x1, x1, #0x980
  40753c:	bl	401ac0 <strcmp@plt>
  407540:	cmp	w0, #0x0
  407544:	cset	w1, ne  // ne = any
  407548:	mov	w0, w1
  40754c:	ldp	x29, x30, [sp], #16
  407550:	ret
  407554:	ldrb	w2, [x0, #1]
  407558:	mov	w1, #0x0                   	// #0
  40755c:	cbnz	w2, 407534 <ferror@plt+0x58d4>
  407560:	mov	w0, w1
  407564:	ldp	x29, x30, [sp], #16
  407568:	ret
  40756c:	nop
  407570:	ror	x2, x0, #3
  407574:	udiv	x0, x2, x1
  407578:	msub	x0, x0, x1, x2
  40757c:	ret
  407580:	cmp	x1, x0
  407584:	cset	w0, eq  // eq = none
  407588:	ret
  40758c:	nop
  407590:	stp	x29, x30, [sp, #-32]!
  407594:	mov	x29, sp
  407598:	str	x19, [sp, #16]
  40759c:	mov	x19, x0
  4075a0:	mov	x0, x1
  4075a4:	ldr	x1, [x19, #16]
  4075a8:	ldr	x2, [x19, #48]
  4075ac:	blr	x2
  4075b0:	ldr	x1, [x19, #16]
  4075b4:	cmp	x1, x0
  4075b8:	b.ls	4075d0 <ferror@plt+0x5970>  // b.plast
  4075bc:	ldr	x1, [x19]
  4075c0:	ldr	x19, [sp, #16]
  4075c4:	add	x0, x1, x0, lsl #4
  4075c8:	ldp	x29, x30, [sp], #32
  4075cc:	ret
  4075d0:	bl	401a40 <abort@plt>
  4075d4:	nop
  4075d8:	stp	x29, x30, [sp, #-64]!
  4075dc:	mov	x29, sp
  4075e0:	str	x23, [sp, #48]
  4075e4:	mov	x23, x2
  4075e8:	stp	x19, x20, [sp, #16]
  4075ec:	mov	x20, x1
  4075f0:	stp	x21, x22, [sp, #32]
  4075f4:	and	w22, w3, #0xff
  4075f8:	mov	x21, x0
  4075fc:	bl	407590 <ferror@plt+0x5930>
  407600:	str	x0, [x23]
  407604:	ldr	x1, [x0]
  407608:	cbz	x1, 407694 <ferror@plt+0x5a34>
  40760c:	mov	x19, x0
  407610:	cmp	x1, x20
  407614:	b.eq	4076ec <ferror@plt+0x5a8c>  // b.none
  407618:	ldr	x2, [x21, #56]
  40761c:	mov	x0, x20
  407620:	blr	x2
  407624:	tst	w0, #0xff
  407628:	b.eq	40768c <ferror@plt+0x5a2c>  // b.none
  40762c:	ldr	x0, [x19]
  407630:	cbz	w22, 407698 <ferror@plt+0x5a38>
  407634:	ldr	x1, [x19, #8]
  407638:	cbz	x1, 4076e4 <ferror@plt+0x5a84>
  40763c:	ldp	x2, x3, [x1]
  407640:	stp	x2, x3, [x19]
  407644:	str	xzr, [x1]
  407648:	ldp	x19, x20, [sp, #16]
  40764c:	ldr	x2, [x21, #72]
  407650:	str	x2, [x1, #8]
  407654:	str	x1, [x21, #72]
  407658:	ldp	x21, x22, [sp, #32]
  40765c:	ldr	x23, [sp, #48]
  407660:	ldp	x29, x30, [sp], #64
  407664:	ret
  407668:	ldr	x1, [x2]
  40766c:	mov	x0, x20
  407670:	cmp	x1, x20
  407674:	b.eq	4076ac <ferror@plt+0x5a4c>  // b.none
  407678:	ldr	x2, [x21, #56]
  40767c:	blr	x2
  407680:	tst	w0, #0xff
  407684:	b.ne	4076ac <ferror@plt+0x5a4c>  // b.any
  407688:	ldr	x19, [x19, #8]
  40768c:	ldr	x2, [x19, #8]
  407690:	cbnz	x2, 407668 <ferror@plt+0x5a08>
  407694:	mov	x0, #0x0                   	// #0
  407698:	ldp	x19, x20, [sp, #16]
  40769c:	ldp	x21, x22, [sp, #32]
  4076a0:	ldr	x23, [sp, #48]
  4076a4:	ldp	x29, x30, [sp], #64
  4076a8:	ret
  4076ac:	ldr	x1, [x19, #8]
  4076b0:	ldr	x0, [x1]
  4076b4:	cbz	w22, 407698 <ferror@plt+0x5a38>
  4076b8:	ldr	x2, [x1, #8]
  4076bc:	str	x2, [x19, #8]
  4076c0:	str	xzr, [x1]
  4076c4:	ldp	x19, x20, [sp, #16]
  4076c8:	ldr	x2, [x21, #72]
  4076cc:	str	x2, [x1, #8]
  4076d0:	str	x1, [x21, #72]
  4076d4:	ldp	x21, x22, [sp, #32]
  4076d8:	ldr	x23, [sp, #48]
  4076dc:	ldp	x29, x30, [sp], #64
  4076e0:	ret
  4076e4:	str	xzr, [x19]
  4076e8:	b	407698 <ferror@plt+0x5a38>
  4076ec:	mov	x0, x1
  4076f0:	b	407630 <ferror@plt+0x59d0>
  4076f4:	nop
  4076f8:	ldr	x3, [x0]
  4076fc:	adrp	x2, 409000 <ferror@plt+0x73a0>
  407700:	add	x2, x2, #0x9f8
  407704:	mov	x1, x0
  407708:	cmp	x3, x2
  40770c:	b.eq	407794 <ferror@plt+0x5b34>  // b.none
  407710:	mov	w0, #0xcccd                	// #52429
  407714:	ldr	s1, [x3, #8]
  407718:	movk	w0, #0x3dcc, lsl #16
  40771c:	fmov	s0, w0
  407720:	fcmpe	s1, s0
  407724:	b.le	407788 <ferror@plt+0x5b28>
  407728:	mov	w0, #0x6666                	// #26214
  40772c:	movk	w0, #0x3f66, lsl #16
  407730:	fmov	s2, w0
  407734:	fcmpe	s1, s2
  407738:	b.pl	407788 <ferror@plt+0x5b28>  // b.nfrst
  40773c:	mov	w0, #0xcccd                	// #52429
  407740:	ldr	s3, [x3, #12]
  407744:	movk	w0, #0x3f8c, lsl #16
  407748:	fmov	s2, w0
  40774c:	fcmpe	s3, s2
  407750:	b.le	407788 <ferror@plt+0x5b28>
  407754:	ldr	s2, [x3]
  407758:	fcmpe	s2, #0.0
  40775c:	b.lt	407788 <ferror@plt+0x5b28>  // b.tstop
  407760:	fadd	s0, s2, s0
  407764:	ldr	s2, [x3, #4]
  407768:	fcmpe	s0, s2
  40776c:	b.pl	407788 <ferror@plt+0x5b28>  // b.nfrst
  407770:	fmov	s3, #1.000000000000000000e+00
  407774:	fcmpe	s2, s3
  407778:	b.hi	407788 <ferror@plt+0x5b28>  // b.pmore
  40777c:	fcmpe	s1, s0
  407780:	mov	w0, #0x1                   	// #1
  407784:	b.gt	407790 <ferror@plt+0x5b30>
  407788:	mov	w0, #0x0                   	// #0
  40778c:	str	x2, [x1]
  407790:	ret
  407794:	mov	w0, #0x1                   	// #1
  407798:	ret
  40779c:	nop
  4077a0:	tst	w1, #0xff
  4077a4:	b.ne	4077c8 <ferror@plt+0x5b68>  // b.any
  4077a8:	ucvtf	s1, x0
  4077ac:	mov	w0, #0x5f800000            	// #1602224128
  4077b0:	fmov	s2, w0
  4077b4:	mov	x0, #0x0                   	// #0
  4077b8:	fdiv	s0, s1, s0
  4077bc:	fcmpe	s0, s2
  4077c0:	b.ge	407848 <ferror@plt+0x5be8>  // b.tcont
  4077c4:	fcvtzu	x0, s0
  4077c8:	cmp	x0, #0xa
  4077cc:	mov	x1, #0xa                   	// #10
  4077d0:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4077d4:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4077d8:	orr	x0, x0, #0x1
  4077dc:	movk	x5, #0xaaab
  4077e0:	cmn	x0, #0x1
  4077e4:	b.eq	407844 <ferror@plt+0x5be4>  // b.none
  4077e8:	umulh	x1, x0, x5
  4077ec:	cmp	x0, #0x9
  4077f0:	and	x2, x1, #0xfffffffffffffffe
  4077f4:	add	x1, x2, x1, lsr #1
  4077f8:	sub	x1, x0, x1
  4077fc:	b.ls	407834 <ferror@plt+0x5bd4>  // b.plast
  407800:	cbz	x1, 407838 <ferror@plt+0x5bd8>
  407804:	mov	x4, #0x10                  	// #16
  407808:	mov	x3, #0x9                   	// #9
  40780c:	mov	x2, #0x3                   	// #3
  407810:	b	407818 <ferror@plt+0x5bb8>
  407814:	cbz	x1, 407838 <ferror@plt+0x5bd8>
  407818:	add	x2, x2, #0x2
  40781c:	add	x3, x3, x4
  407820:	cmp	x0, x3
  407824:	add	x4, x4, #0x8
  407828:	udiv	x1, x0, x2
  40782c:	msub	x1, x1, x2, x0
  407830:	b.hi	407814 <ferror@plt+0x5bb4>  // b.pmore
  407834:	cbnz	x1, 40784c <ferror@plt+0x5bec>
  407838:	add	x0, x0, #0x2
  40783c:	cmn	x0, #0x1
  407840:	b.ne	4077e8 <ferror@plt+0x5b88>  // b.any
  407844:	mov	x0, #0x0                   	// #0
  407848:	ret
  40784c:	cmp	xzr, x0, lsr #61
  407850:	cset	x1, ne  // ne = any
  407854:	tbnz	x0, #60, 407844 <ferror@plt+0x5be4>
  407858:	cbnz	x1, 407844 <ferror@plt+0x5be4>
  40785c:	ret
  407860:	stp	x29, x30, [sp, #-64]!
  407864:	mov	x29, sp
  407868:	stp	x19, x20, [sp, #16]
  40786c:	mov	x20, x0
  407870:	stp	x21, x22, [sp, #32]
  407874:	ldp	x22, x0, [x1]
  407878:	stp	x23, x24, [sp, #48]
  40787c:	mov	x23, x1
  407880:	and	w24, w2, #0xff
  407884:	cmp	x22, x0
  407888:	b.cc	40789c <ferror@plt+0x5c3c>  // b.lo, b.ul, b.last
  40788c:	b	4078fc <ferror@plt+0x5c9c>
  407890:	add	x22, x22, #0x10
  407894:	cmp	x0, x22
  407898:	b.ls	4078fc <ferror@plt+0x5c9c>  // b.plast
  40789c:	ldr	x21, [x22]
  4078a0:	cbz	x21, 407890 <ferror@plt+0x5c30>
  4078a4:	ldr	x19, [x22, #8]
  4078a8:	cbz	x19, 4078e4 <ferror@plt+0x5c84>
  4078ac:	nop
  4078b0:	ldr	x21, [x19]
  4078b4:	mov	x0, x20
  4078b8:	mov	x1, x21
  4078bc:	bl	407590 <ferror@plt+0x5930>
  4078c0:	ldr	x3, [x0]
  4078c4:	mov	x2, x19
  4078c8:	ldr	x19, [x19, #8]
  4078cc:	cbz	x3, 407918 <ferror@plt+0x5cb8>
  4078d0:	ldr	x1, [x0, #8]
  4078d4:	str	x1, [x2, #8]
  4078d8:	str	x2, [x0, #8]
  4078dc:	cbnz	x19, 4078b0 <ferror@plt+0x5c50>
  4078e0:	ldr	x21, [x22]
  4078e4:	str	xzr, [x22, #8]
  4078e8:	cbz	w24, 407940 <ferror@plt+0x5ce0>
  4078ec:	ldr	x0, [x23, #8]
  4078f0:	add	x22, x22, #0x10
  4078f4:	cmp	x0, x22
  4078f8:	b.hi	40789c <ferror@plt+0x5c3c>  // b.pmore
  4078fc:	mov	w24, #0x1                   	// #1
  407900:	mov	w0, w24
  407904:	ldp	x19, x20, [sp, #16]
  407908:	ldp	x21, x22, [sp, #32]
  40790c:	ldp	x23, x24, [sp, #48]
  407910:	ldp	x29, x30, [sp], #64
  407914:	ret
  407918:	ldr	x1, [x20, #24]
  40791c:	str	x21, [x0]
  407920:	add	x1, x1, #0x1
  407924:	str	x1, [x20, #24]
  407928:	str	xzr, [x2]
  40792c:	ldr	x0, [x20, #72]
  407930:	str	x0, [x2, #8]
  407934:	str	x2, [x20, #72]
  407938:	cbnz	x19, 4078b0 <ferror@plt+0x5c50>
  40793c:	b	4078e0 <ferror@plt+0x5c80>
  407940:	mov	x1, x21
  407944:	mov	x0, x20
  407948:	bl	407590 <ferror@plt+0x5930>
  40794c:	mov	x19, x0
  407950:	ldr	x0, [x0]
  407954:	cbz	x0, 40798c <ferror@plt+0x5d2c>
  407958:	ldr	x0, [x20, #72]
  40795c:	cbz	x0, 4079a0 <ferror@plt+0x5d40>
  407960:	ldr	x1, [x0, #8]
  407964:	str	x1, [x20, #72]
  407968:	ldr	x1, [x19, #8]
  40796c:	stp	x21, x1, [x0]
  407970:	str	x0, [x19, #8]
  407974:	ldr	x1, [x23, #24]
  407978:	str	xzr, [x22]
  40797c:	sub	x1, x1, #0x1
  407980:	str	x1, [x23, #24]
  407984:	ldr	x0, [x23, #8]
  407988:	b	407890 <ferror@plt+0x5c30>
  40798c:	ldr	x0, [x20, #24]
  407990:	str	x21, [x19]
  407994:	add	x0, x0, #0x1
  407998:	str	x0, [x20, #24]
  40799c:	b	407974 <ferror@plt+0x5d14>
  4079a0:	mov	x0, #0x10                  	// #16
  4079a4:	bl	401940 <malloc@plt>
  4079a8:	cbnz	x0, 407968 <ferror@plt+0x5d08>
  4079ac:	mov	w0, w24
  4079b0:	ldp	x19, x20, [sp, #16]
  4079b4:	ldp	x21, x22, [sp, #32]
  4079b8:	ldp	x23, x24, [sp, #48]
  4079bc:	ldp	x29, x30, [sp], #64
  4079c0:	ret
  4079c4:	nop
  4079c8:	ldr	x0, [x0, #16]
  4079cc:	ret
  4079d0:	ldr	x0, [x0, #24]
  4079d4:	ret
  4079d8:	ldr	x0, [x0, #32]
  4079dc:	ret
  4079e0:	ldp	x3, x4, [x0]
  4079e4:	mov	x0, #0x0                   	// #0
  4079e8:	cmp	x3, x4
  4079ec:	b.cc	407a00 <ferror@plt+0x5da0>  // b.lo, b.ul, b.last
  4079f0:	b	407a38 <ferror@plt+0x5dd8>
  4079f4:	add	x3, x3, #0x10
  4079f8:	cmp	x3, x4
  4079fc:	b.cs	407a38 <ferror@plt+0x5dd8>  // b.hs, b.nlast
  407a00:	ldr	x1, [x3]
  407a04:	cbz	x1, 4079f4 <ferror@plt+0x5d94>
  407a08:	ldr	x1, [x3, #8]
  407a0c:	mov	x2, #0x1                   	// #1
  407a10:	cbz	x1, 407a24 <ferror@plt+0x5dc4>
  407a14:	nop
  407a18:	ldr	x1, [x1, #8]
  407a1c:	add	x2, x2, #0x1
  407a20:	cbnz	x1, 407a18 <ferror@plt+0x5db8>
  407a24:	cmp	x0, x2
  407a28:	add	x3, x3, #0x10
  407a2c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407a30:	cmp	x3, x4
  407a34:	b.cc	407a00 <ferror@plt+0x5da0>  // b.lo, b.ul, b.last
  407a38:	ret
  407a3c:	nop
  407a40:	ldp	x3, x4, [x0]
  407a44:	mov	x6, x0
  407a48:	mov	x2, #0x0                   	// #0
  407a4c:	mov	x5, #0x0                   	// #0
  407a50:	cmp	x3, x4
  407a54:	b.cc	407a68 <ferror@plt+0x5e08>  // b.lo, b.ul, b.last
  407a58:	b	407a98 <ferror@plt+0x5e38>
  407a5c:	add	x3, x3, #0x10
  407a60:	cmp	x3, x4
  407a64:	b.cs	407a98 <ferror@plt+0x5e38>  // b.hs, b.nlast
  407a68:	ldr	x1, [x3]
  407a6c:	cbz	x1, 407a5c <ferror@plt+0x5dfc>
  407a70:	ldr	x1, [x3, #8]
  407a74:	add	x5, x5, #0x1
  407a78:	add	x2, x2, #0x1
  407a7c:	cbz	x1, 407a5c <ferror@plt+0x5dfc>
  407a80:	ldr	x1, [x1, #8]
  407a84:	add	x2, x2, #0x1
  407a88:	cbnz	x1, 407a80 <ferror@plt+0x5e20>
  407a8c:	add	x3, x3, #0x10
  407a90:	cmp	x3, x4
  407a94:	b.cc	407a68 <ferror@plt+0x5e08>  // b.lo, b.ul, b.last
  407a98:	ldr	x1, [x6, #24]
  407a9c:	mov	w0, #0x0                   	// #0
  407aa0:	cmp	x1, x5
  407aa4:	b.eq	407aac <ferror@plt+0x5e4c>  // b.none
  407aa8:	ret
  407aac:	ldr	x0, [x6, #32]
  407ab0:	cmp	x0, x2
  407ab4:	cset	w0, eq  // eq = none
  407ab8:	ret
  407abc:	nop
  407ac0:	stp	x29, x30, [sp, #-48]!
  407ac4:	mov	x29, sp
  407ac8:	ldp	x4, x5, [x0]
  407acc:	stp	x19, x20, [sp, #16]
  407ad0:	mov	x20, x1
  407ad4:	stp	x21, x22, [sp, #32]
  407ad8:	mov	x19, #0x0                   	// #0
  407adc:	ldp	x21, x22, [x0, #16]
  407ae0:	cmp	x4, x5
  407ae4:	ldr	x3, [x0, #32]
  407ae8:	b.cc	407afc <ferror@plt+0x5e9c>  // b.lo, b.ul, b.last
  407aec:	b	407b30 <ferror@plt+0x5ed0>
  407af0:	add	x4, x4, #0x10
  407af4:	cmp	x4, x5
  407af8:	b.cs	407b30 <ferror@plt+0x5ed0>  // b.hs, b.nlast
  407afc:	ldr	x0, [x4]
  407b00:	cbz	x0, 407af0 <ferror@plt+0x5e90>
  407b04:	ldr	x0, [x4, #8]
  407b08:	mov	x2, #0x1                   	// #1
  407b0c:	cbz	x0, 407b1c <ferror@plt+0x5ebc>
  407b10:	ldr	x0, [x0, #8]
  407b14:	add	x2, x2, #0x1
  407b18:	cbnz	x0, 407b10 <ferror@plt+0x5eb0>
  407b1c:	cmp	x19, x2
  407b20:	add	x4, x4, #0x10
  407b24:	csel	x19, x19, x2, cs  // cs = hs, nlast
  407b28:	cmp	x4, x5
  407b2c:	b.cc	407afc <ferror@plt+0x5e9c>  // b.lo, b.ul, b.last
  407b30:	mov	x0, x20
  407b34:	mov	w1, #0x1                   	// #1
  407b38:	adrp	x2, 409000 <ferror@plt+0x73a0>
  407b3c:	add	x2, x2, #0x988
  407b40:	bl	401ab0 <__fprintf_chk@plt>
  407b44:	mov	x3, x21
  407b48:	mov	x0, x20
  407b4c:	mov	w1, #0x1                   	// #1
  407b50:	adrp	x2, 409000 <ferror@plt+0x73a0>
  407b54:	add	x2, x2, #0x9a0
  407b58:	bl	401ab0 <__fprintf_chk@plt>
  407b5c:	ucvtf	d1, x22
  407b60:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  407b64:	fmov	d2, x0
  407b68:	ucvtf	d0, x21
  407b6c:	mov	x3, x22
  407b70:	mov	x0, x20
  407b74:	mov	w1, #0x1                   	// #1
  407b78:	adrp	x2, 409000 <ferror@plt+0x73a0>
  407b7c:	fmul	d1, d1, d2
  407b80:	add	x2, x2, #0x9b8
  407b84:	fdiv	d0, d1, d0
  407b88:	bl	401ab0 <__fprintf_chk@plt>
  407b8c:	mov	x3, x19
  407b90:	mov	x0, x20
  407b94:	ldp	x19, x20, [sp, #16]
  407b98:	adrp	x2, 409000 <ferror@plt+0x73a0>
  407b9c:	ldp	x21, x22, [sp, #32]
  407ba0:	add	x2, x2, #0x9e0
  407ba4:	ldp	x29, x30, [sp], #48
  407ba8:	mov	w1, #0x1                   	// #1
  407bac:	b	401ab0 <__fprintf_chk@plt>
  407bb0:	stp	x29, x30, [sp, #-48]!
  407bb4:	mov	x29, sp
  407bb8:	stp	x19, x20, [sp, #16]
  407bbc:	mov	x20, x1
  407bc0:	str	x21, [sp, #32]
  407bc4:	mov	x21, x0
  407bc8:	bl	407590 <ferror@plt+0x5930>
  407bcc:	ldr	x1, [x0]
  407bd0:	cbz	x1, 407c04 <ferror@plt+0x5fa4>
  407bd4:	mov	x19, x0
  407bd8:	b	407be0 <ferror@plt+0x5f80>
  407bdc:	ldr	x1, [x19]
  407be0:	mov	x0, x20
  407be4:	cmp	x1, x20
  407be8:	b.eq	407c1c <ferror@plt+0x5fbc>  // b.none
  407bec:	ldr	x2, [x21, #56]
  407bf0:	blr	x2
  407bf4:	tst	w0, #0xff
  407bf8:	b.ne	407c18 <ferror@plt+0x5fb8>  // b.any
  407bfc:	ldr	x19, [x19, #8]
  407c00:	cbnz	x19, 407bdc <ferror@plt+0x5f7c>
  407c04:	mov	x0, #0x0                   	// #0
  407c08:	ldp	x19, x20, [sp, #16]
  407c0c:	ldr	x21, [sp, #32]
  407c10:	ldp	x29, x30, [sp], #48
  407c14:	ret
  407c18:	ldr	x20, [x19]
  407c1c:	mov	x0, x20
  407c20:	ldp	x19, x20, [sp, #16]
  407c24:	ldr	x21, [sp, #32]
  407c28:	ldp	x29, x30, [sp], #48
  407c2c:	ret
  407c30:	ldr	x1, [x0, #32]
  407c34:	cbz	x1, 407c60 <ferror@plt+0x6000>
  407c38:	ldp	x1, x2, [x0]
  407c3c:	cmp	x1, x2
  407c40:	b.cc	407c54 <ferror@plt+0x5ff4>  // b.lo, b.ul, b.last
  407c44:	b	407c68 <ferror@plt+0x6008>
  407c48:	add	x1, x1, #0x10
  407c4c:	cmp	x1, x2
  407c50:	b.cs	407c68 <ferror@plt+0x6008>  // b.hs, b.nlast
  407c54:	ldr	x0, [x1]
  407c58:	cbz	x0, 407c48 <ferror@plt+0x5fe8>
  407c5c:	ret
  407c60:	mov	x0, #0x0                   	// #0
  407c64:	ret
  407c68:	stp	x29, x30, [sp, #-16]!
  407c6c:	mov	x29, sp
  407c70:	bl	401a40 <abort@plt>
  407c74:	nop
  407c78:	stp	x29, x30, [sp, #-32]!
  407c7c:	mov	x29, sp
  407c80:	stp	x19, x20, [sp, #16]
  407c84:	mov	x20, x0
  407c88:	mov	x19, x1
  407c8c:	bl	407590 <ferror@plt+0x5930>
  407c90:	mov	x3, x0
  407c94:	mov	x2, x0
  407c98:	b	407ca0 <ferror@plt+0x6040>
  407c9c:	cbz	x2, 407cb0 <ferror@plt+0x6050>
  407ca0:	ldp	x4, x2, [x2]
  407ca4:	cmp	x4, x19
  407ca8:	b.ne	407c9c <ferror@plt+0x603c>  // b.any
  407cac:	cbnz	x2, 407cdc <ferror@plt+0x607c>
  407cb0:	ldr	x1, [x20, #8]
  407cb4:	b	407cc0 <ferror@plt+0x6060>
  407cb8:	ldr	x0, [x3]
  407cbc:	cbnz	x0, 407cd0 <ferror@plt+0x6070>
  407cc0:	add	x3, x3, #0x10
  407cc4:	cmp	x1, x3
  407cc8:	b.hi	407cb8 <ferror@plt+0x6058>  // b.pmore
  407ccc:	mov	x0, #0x0                   	// #0
  407cd0:	ldp	x19, x20, [sp, #16]
  407cd4:	ldp	x29, x30, [sp], #32
  407cd8:	ret
  407cdc:	ldr	x0, [x2]
  407ce0:	ldp	x19, x20, [sp, #16]
  407ce4:	ldp	x29, x30, [sp], #32
  407ce8:	ret
  407cec:	nop
  407cf0:	ldp	x5, x3, [x0]
  407cf4:	mov	x6, x0
  407cf8:	cmp	x3, x5
  407cfc:	b.ls	407d4c <ferror@plt+0x60ec>  // b.plast
  407d00:	sub	x4, x1, #0x8
  407d04:	mov	x0, #0x0                   	// #0
  407d08:	ldr	x1, [x5]
  407d0c:	cbnz	x1, 407d20 <ferror@plt+0x60c0>
  407d10:	add	x5, x5, #0x10
  407d14:	cmp	x3, x5
  407d18:	b.hi	407d08 <ferror@plt+0x60a8>  // b.pmore
  407d1c:	ret
  407d20:	mov	x1, x5
  407d24:	nop
  407d28:	cmp	x2, x0
  407d2c:	b.ls	407d1c <ferror@plt+0x60bc>  // b.plast
  407d30:	add	x0, x0, #0x1
  407d34:	ldr	x3, [x1]
  407d38:	str	x3, [x4, x0, lsl #3]
  407d3c:	ldr	x1, [x1, #8]
  407d40:	cbnz	x1, 407d28 <ferror@plt+0x60c8>
  407d44:	ldr	x3, [x6, #8]
  407d48:	b	407d10 <ferror@plt+0x60b0>
  407d4c:	mov	x0, #0x0                   	// #0
  407d50:	ret
  407d54:	nop
  407d58:	stp	x29, x30, [sp, #-64]!
  407d5c:	mov	x29, sp
  407d60:	stp	x21, x22, [sp, #32]
  407d64:	mov	x21, x1
  407d68:	stp	x23, x24, [sp, #48]
  407d6c:	ldp	x23, x1, [x0]
  407d70:	stp	x19, x20, [sp, #16]
  407d74:	cmp	x1, x23
  407d78:	b.ls	407de4 <ferror@plt+0x6184>  // b.plast
  407d7c:	mov	x24, x0
  407d80:	mov	x22, x2
  407d84:	mov	x20, #0x0                   	// #0
  407d88:	ldr	x0, [x23]
  407d8c:	cbnz	x0, 407db4 <ferror@plt+0x6154>
  407d90:	add	x23, x23, #0x10
  407d94:	cmp	x1, x23
  407d98:	b.hi	407d88 <ferror@plt+0x6128>  // b.pmore
  407d9c:	mov	x0, x20
  407da0:	ldp	x19, x20, [sp, #16]
  407da4:	ldp	x21, x22, [sp, #32]
  407da8:	ldp	x23, x24, [sp, #48]
  407dac:	ldp	x29, x30, [sp], #64
  407db0:	ret
  407db4:	mov	x19, x23
  407db8:	b	407dc0 <ferror@plt+0x6160>
  407dbc:	ldr	x0, [x19]
  407dc0:	mov	x1, x22
  407dc4:	blr	x21
  407dc8:	tst	w0, #0xff
  407dcc:	b.eq	407d9c <ferror@plt+0x613c>  // b.none
  407dd0:	ldr	x19, [x19, #8]
  407dd4:	add	x20, x20, #0x1
  407dd8:	cbnz	x19, 407dbc <ferror@plt+0x615c>
  407ddc:	ldr	x1, [x24, #8]
  407de0:	b	407d90 <ferror@plt+0x6130>
  407de4:	mov	x20, #0x0                   	// #0
  407de8:	b	407d9c <ferror@plt+0x613c>
  407dec:	nop
  407df0:	ldrb	w4, [x0]
  407df4:	mov	x2, #0x0                   	// #0
  407df8:	cbz	w4, 407e1c <ferror@plt+0x61bc>
  407dfc:	nop
  407e00:	lsl	x3, x2, #5
  407e04:	sub	x2, x3, x2
  407e08:	add	x2, x2, w4, uxtb
  407e0c:	ldrb	w4, [x0, #1]!
  407e10:	udiv	x3, x2, x1
  407e14:	msub	x2, x3, x1, x2
  407e18:	cbnz	w4, 407e00 <ferror@plt+0x61a0>
  407e1c:	mov	x0, x2
  407e20:	ret
  407e24:	nop
  407e28:	adrp	x1, 409000 <ferror@plt+0x73a0>
  407e2c:	add	x1, x1, #0x9f8
  407e30:	ldp	x2, x3, [x1]
  407e34:	stp	x2, x3, [x0]
  407e38:	ldr	w1, [x1, #16]
  407e3c:	str	w1, [x0, #16]
  407e40:	ret
  407e44:	nop
  407e48:	stp	x29, x30, [sp, #-64]!
  407e4c:	cmp	x2, #0x0
  407e50:	mov	x29, sp
  407e54:	stp	x21, x22, [sp, #32]
  407e58:	mov	x22, x2
  407e5c:	adrp	x2, 407000 <ferror@plt+0x53a0>
  407e60:	add	x2, x2, #0x570
  407e64:	stp	x19, x20, [sp, #16]
  407e68:	csel	x22, x2, x22, eq  // eq = none
  407e6c:	cmp	x3, #0x0
  407e70:	adrp	x2, 407000 <ferror@plt+0x53a0>
  407e74:	add	x2, x2, #0x580
  407e78:	mov	x20, x1
  407e7c:	csel	x21, x2, x3, eq  // eq = none
  407e80:	stp	x23, x24, [sp, #48]
  407e84:	mov	x24, x0
  407e88:	mov	x23, x4
  407e8c:	mov	x0, #0x50                  	// #80
  407e90:	bl	401940 <malloc@plt>
  407e94:	mov	x19, x0
  407e98:	cbz	x0, 407efc <ferror@plt+0x629c>
  407e9c:	cmp	x20, #0x0
  407ea0:	adrp	x1, 409000 <ferror@plt+0x73a0>
  407ea4:	add	x1, x1, #0x9f8
  407ea8:	csel	x20, x1, x20, eq  // eq = none
  407eac:	str	x20, [x0, #40]!
  407eb0:	bl	4076f8 <ferror@plt+0x5a98>
  407eb4:	tst	w0, #0xff
  407eb8:	b.eq	407f14 <ferror@plt+0x62b4>  // b.none
  407ebc:	ldrb	w1, [x20, #16]
  407ec0:	mov	x0, x24
  407ec4:	ldr	s0, [x20, #8]
  407ec8:	bl	4077a0 <ferror@plt+0x5b40>
  407ecc:	str	x0, [x19, #16]
  407ed0:	mov	x20, x0
  407ed4:	cbz	x0, 407f14 <ferror@plt+0x62b4>
  407ed8:	mov	x1, #0x10                  	// #16
  407edc:	bl	4019f0 <calloc@plt>
  407ee0:	str	x0, [x19]
  407ee4:	cbz	x0, 407f14 <ferror@plt+0x62b4>
  407ee8:	add	x20, x0, x20, lsl #4
  407eec:	str	x20, [x19, #8]
  407ef0:	stp	xzr, xzr, [x19, #24]
  407ef4:	stp	x22, x21, [x19, #48]
  407ef8:	stp	x23, xzr, [x19, #64]
  407efc:	mov	x0, x19
  407f00:	ldp	x19, x20, [sp, #16]
  407f04:	ldp	x21, x22, [sp, #32]
  407f08:	ldp	x23, x24, [sp, #48]
  407f0c:	ldp	x29, x30, [sp], #64
  407f10:	ret
  407f14:	mov	x0, x19
  407f18:	mov	x19, #0x0                   	// #0
  407f1c:	bl	401b00 <free@plt>
  407f20:	mov	x0, x19
  407f24:	ldp	x19, x20, [sp, #16]
  407f28:	ldp	x21, x22, [sp, #32]
  407f2c:	ldp	x23, x24, [sp, #48]
  407f30:	ldp	x29, x30, [sp], #64
  407f34:	ret
  407f38:	stp	x29, x30, [sp, #-48]!
  407f3c:	mov	x29, sp
  407f40:	ldr	x1, [x0, #8]
  407f44:	str	x21, [sp, #32]
  407f48:	ldr	x21, [x0]
  407f4c:	stp	x19, x20, [sp, #16]
  407f50:	mov	x20, x0
  407f54:	cmp	x21, x1
  407f58:	b.cc	407f6c <ferror@plt+0x630c>  // b.lo, b.ul, b.last
  407f5c:	b	407fc8 <ferror@plt+0x6368>
  407f60:	add	x21, x21, #0x10
  407f64:	cmp	x1, x21
  407f68:	b.ls	407fc8 <ferror@plt+0x6368>  // b.plast
  407f6c:	ldr	x0, [x21]
  407f70:	cbz	x0, 407f60 <ferror@plt+0x6300>
  407f74:	ldr	x19, [x21, #8]
  407f78:	ldr	x1, [x20, #64]
  407f7c:	cbz	x19, 407fa8 <ferror@plt+0x6348>
  407f80:	cbz	x1, 407f90 <ferror@plt+0x6330>
  407f84:	ldr	x0, [x19]
  407f88:	blr	x1
  407f8c:	ldr	x1, [x20, #64]
  407f90:	ldr	x0, [x19, #8]
  407f94:	ldr	x2, [x20, #72]
  407f98:	stp	xzr, x2, [x19]
  407f9c:	str	x19, [x20, #72]
  407fa0:	mov	x19, x0
  407fa4:	cbnz	x0, 407f80 <ferror@plt+0x6320>
  407fa8:	cbz	x1, 407fb4 <ferror@plt+0x6354>
  407fac:	ldr	x0, [x21]
  407fb0:	blr	x1
  407fb4:	stp	xzr, xzr, [x21]
  407fb8:	add	x21, x21, #0x10
  407fbc:	ldr	x1, [x20, #8]
  407fc0:	cmp	x1, x21
  407fc4:	b.hi	407f6c <ferror@plt+0x630c>  // b.pmore
  407fc8:	ldr	x21, [sp, #32]
  407fcc:	stp	xzr, xzr, [x20, #24]
  407fd0:	ldp	x19, x20, [sp, #16]
  407fd4:	ldp	x29, x30, [sp], #48
  407fd8:	ret
  407fdc:	nop
  407fe0:	stp	x29, x30, [sp, #-48]!
  407fe4:	mov	x29, sp
  407fe8:	str	x21, [sp, #32]
  407fec:	mov	x21, x0
  407ff0:	ldr	x0, [x0, #64]
  407ff4:	stp	x19, x20, [sp, #16]
  407ff8:	ldp	x20, x1, [x21]
  407ffc:	cbz	x0, 408058 <ferror@plt+0x63f8>
  408000:	ldr	x0, [x21, #32]
  408004:	cbz	x0, 408058 <ferror@plt+0x63f8>
  408008:	cmp	x20, x1
  40800c:	b.cc	408020 <ferror@plt+0x63c0>  // b.lo, b.ul, b.last
  408010:	b	408088 <ferror@plt+0x6428>
  408014:	add	x20, x20, #0x10
  408018:	cmp	x1, x20
  40801c:	b.ls	408054 <ferror@plt+0x63f4>  // b.plast
  408020:	ldr	x0, [x20]
  408024:	cbz	x0, 408014 <ferror@plt+0x63b4>
  408028:	mov	x19, x20
  40802c:	b	408034 <ferror@plt+0x63d4>
  408030:	ldr	x0, [x19]
  408034:	ldr	x1, [x21, #64]
  408038:	blr	x1
  40803c:	ldr	x19, [x19, #8]
  408040:	cbnz	x19, 408030 <ferror@plt+0x63d0>
  408044:	ldr	x1, [x21, #8]
  408048:	add	x20, x20, #0x10
  40804c:	cmp	x1, x20
  408050:	b.hi	408020 <ferror@plt+0x63c0>  // b.pmore
  408054:	ldr	x20, [x21]
  408058:	cmp	x20, x1
  40805c:	b.cs	408088 <ferror@plt+0x6428>  // b.hs, b.nlast
  408060:	ldr	x19, [x20, #8]
  408064:	cbz	x19, 40807c <ferror@plt+0x641c>
  408068:	mov	x0, x19
  40806c:	ldr	x19, [x19, #8]
  408070:	bl	401b00 <free@plt>
  408074:	cbnz	x19, 408068 <ferror@plt+0x6408>
  408078:	ldr	x1, [x21, #8]
  40807c:	add	x20, x20, #0x10
  408080:	cmp	x1, x20
  408084:	b.hi	408060 <ferror@plt+0x6400>  // b.pmore
  408088:	ldr	x19, [x21, #72]
  40808c:	cbz	x19, 4080a0 <ferror@plt+0x6440>
  408090:	mov	x0, x19
  408094:	ldr	x19, [x19, #8]
  408098:	bl	401b00 <free@plt>
  40809c:	cbnz	x19, 408090 <ferror@plt+0x6430>
  4080a0:	ldr	x0, [x21]
  4080a4:	bl	401b00 <free@plt>
  4080a8:	mov	x0, x21
  4080ac:	ldp	x19, x20, [sp, #16]
  4080b0:	ldr	x21, [sp, #32]
  4080b4:	ldp	x29, x30, [sp], #48
  4080b8:	b	401b00 <free@plt>
  4080bc:	nop
  4080c0:	stp	x29, x30, [sp, #-128]!
  4080c4:	mov	x29, sp
  4080c8:	stp	x19, x20, [sp, #16]
  4080cc:	mov	x19, x0
  4080d0:	mov	x0, x1
  4080d4:	str	x21, [sp, #32]
  4080d8:	ldr	x21, [x19, #40]
  4080dc:	ldrb	w1, [x21, #16]
  4080e0:	ldr	s0, [x21, #8]
  4080e4:	bl	4077a0 <ferror@plt+0x5b40>
  4080e8:	cbz	x0, 4081b0 <ferror@plt+0x6550>
  4080ec:	ldr	x1, [x19, #16]
  4080f0:	mov	x20, x0
  4080f4:	cmp	x1, x0
  4080f8:	b.eq	408198 <ferror@plt+0x6538>  // b.none
  4080fc:	mov	x1, #0x10                  	// #16
  408100:	bl	4019f0 <calloc@plt>
  408104:	str	x0, [sp, #48]
  408108:	cbz	x0, 4081b0 <ferror@plt+0x6550>
  40810c:	ldp	x7, x6, [x19, #48]
  408110:	add	x3, x0, x20, lsl #4
  408114:	ldp	x5, x4, [x19, #64]
  408118:	add	x0, sp, #0x30
  40811c:	mov	x1, x19
  408120:	mov	w2, #0x0                   	// #0
  408124:	stp	x3, x20, [sp, #56]
  408128:	stp	xzr, xzr, [sp, #72]
  40812c:	stp	x21, x7, [sp, #88]
  408130:	stp	x6, x5, [sp, #104]
  408134:	str	x4, [sp, #120]
  408138:	bl	407860 <ferror@plt+0x5c00>
  40813c:	ands	w20, w0, #0xff
  408140:	b.ne	4081c8 <ferror@plt+0x6568>  // b.any
  408144:	ldr	x0, [sp, #120]
  408148:	str	x0, [x19, #72]
  40814c:	add	x1, sp, #0x30
  408150:	mov	x0, x19
  408154:	mov	w2, #0x1                   	// #1
  408158:	bl	407860 <ferror@plt+0x5c00>
  40815c:	tst	w0, #0xff
  408160:	b.eq	40820c <ferror@plt+0x65ac>  // b.none
  408164:	add	x1, sp, #0x30
  408168:	mov	x0, x19
  40816c:	mov	w2, #0x0                   	// #0
  408170:	bl	407860 <ferror@plt+0x5c00>
  408174:	tst	w0, #0xff
  408178:	b.eq	40820c <ferror@plt+0x65ac>  // b.none
  40817c:	ldr	x0, [sp, #48]
  408180:	bl	401b00 <free@plt>
  408184:	mov	w0, w20
  408188:	ldp	x19, x20, [sp, #16]
  40818c:	ldr	x21, [sp, #32]
  408190:	ldp	x29, x30, [sp], #128
  408194:	ret
  408198:	mov	w20, #0x1                   	// #1
  40819c:	mov	w0, w20
  4081a0:	ldp	x19, x20, [sp, #16]
  4081a4:	ldr	x21, [sp, #32]
  4081a8:	ldp	x29, x30, [sp], #128
  4081ac:	ret
  4081b0:	mov	w20, #0x0                   	// #0
  4081b4:	mov	w0, w20
  4081b8:	ldp	x19, x20, [sp, #16]
  4081bc:	ldr	x21, [sp, #32]
  4081c0:	ldp	x29, x30, [sp], #128
  4081c4:	ret
  4081c8:	ldr	x0, [x19]
  4081cc:	bl	401b00 <free@plt>
  4081d0:	ldr	x0, [sp, #48]
  4081d4:	str	x0, [x19]
  4081d8:	ldr	x0, [sp, #56]
  4081dc:	str	x0, [x19, #8]
  4081e0:	ldr	x0, [sp, #64]
  4081e4:	str	x0, [x19, #16]
  4081e8:	ldr	x0, [sp, #72]
  4081ec:	str	x0, [x19, #24]
  4081f0:	ldr	x0, [sp, #120]
  4081f4:	str	x0, [x19, #72]
  4081f8:	mov	w0, w20
  4081fc:	ldp	x19, x20, [sp, #16]
  408200:	ldr	x21, [sp, #32]
  408204:	ldp	x29, x30, [sp], #128
  408208:	ret
  40820c:	bl	401a40 <abort@plt>
  408210:	stp	x29, x30, [sp, #-64]!
  408214:	mov	x29, sp
  408218:	stp	x19, x20, [sp, #16]
  40821c:	str	x21, [sp, #32]
  408220:	cbz	x1, 40839c <ferror@plt+0x673c>
  408224:	mov	w3, #0x0                   	// #0
  408228:	mov	x20, x2
  40822c:	mov	x19, x0
  408230:	mov	x21, x1
  408234:	add	x2, sp, #0x38
  408238:	bl	4075d8 <ferror@plt+0x5978>
  40823c:	mov	x3, x0
  408240:	cbz	x0, 408260 <ferror@plt+0x6600>
  408244:	mov	w0, #0x0                   	// #0
  408248:	cbz	x20, 408250 <ferror@plt+0x65f0>
  40824c:	str	x3, [x20]
  408250:	ldp	x19, x20, [sp, #16]
  408254:	ldr	x21, [sp, #32]
  408258:	ldp	x29, x30, [sp], #64
  40825c:	ret
  408260:	ldr	x0, [x19, #16]
  408264:	ldr	x1, [x19, #40]
  408268:	ucvtf	s0, x0
  40826c:	ldr	x0, [x19, #24]
  408270:	ldr	s2, [x1, #8]
  408274:	ucvtf	s1, x0
  408278:	fmul	s0, s0, s2
  40827c:	fcmpe	s1, s0
  408280:	b.gt	4082cc <ferror@plt+0x666c>
  408284:	ldr	x20, [sp, #56]
  408288:	ldr	x0, [x20]
  40828c:	cbz	x0, 40832c <ferror@plt+0x66cc>
  408290:	ldr	x0, [x19, #72]
  408294:	cbz	x0, 408354 <ferror@plt+0x66f4>
  408298:	ldr	x1, [x0, #8]
  40829c:	str	x1, [x19, #72]
  4082a0:	ldr	x2, [x20, #8]
  4082a4:	ldr	x1, [x19, #32]
  4082a8:	stp	x21, x2, [x0]
  4082ac:	str	x0, [x20, #8]
  4082b0:	add	x1, x1, #0x1
  4082b4:	str	x1, [x19, #32]
  4082b8:	mov	w0, #0x1                   	// #1
  4082bc:	ldp	x19, x20, [sp, #16]
  4082c0:	ldr	x21, [sp, #32]
  4082c4:	ldp	x29, x30, [sp], #64
  4082c8:	ret
  4082cc:	add	x0, x19, #0x28
  4082d0:	bl	4076f8 <ferror@plt+0x5a98>
  4082d4:	ldr	x0, [x19, #16]
  4082d8:	ldr	x1, [x19, #40]
  4082dc:	ucvtf	s0, x0
  4082e0:	ldr	x0, [x19, #24]
  4082e4:	ldr	s2, [x1, #8]
  4082e8:	ucvtf	s1, x0
  4082ec:	fmul	s3, s2, s0
  4082f0:	fcmpe	s1, s3
  4082f4:	b.le	408284 <ferror@plt+0x6624>
  4082f8:	ldrb	w0, [x1, #16]
  4082fc:	ldr	s1, [x1, #12]
  408300:	fmul	s0, s0, s1
  408304:	cbz	w0, 408368 <ferror@plt+0x6708>
  408308:	mov	w0, #0x5f800000            	// #1602224128
  40830c:	fmov	s1, w0
  408310:	fcmpe	s0, s1
  408314:	b.lt	408370 <ferror@plt+0x6710>  // b.tstop
  408318:	mov	w0, #0xffffffff            	// #-1
  40831c:	ldp	x19, x20, [sp, #16]
  408320:	ldr	x21, [sp, #32]
  408324:	ldp	x29, x30, [sp], #64
  408328:	ret
  40832c:	ldp	x2, x1, [x19, #24]
  408330:	str	x21, [x20]
  408334:	mov	w0, #0x1                   	// #1
  408338:	ldr	x21, [sp, #32]
  40833c:	add	x2, x2, #0x1
  408340:	add	x1, x1, #0x1
  408344:	stp	x2, x1, [x19, #24]
  408348:	ldp	x19, x20, [sp, #16]
  40834c:	ldp	x29, x30, [sp], #64
  408350:	ret
  408354:	mov	x0, #0x10                  	// #16
  408358:	bl	401940 <malloc@plt>
  40835c:	cbnz	x0, 4082a0 <ferror@plt+0x6640>
  408360:	mov	w0, #0xffffffff            	// #-1
  408364:	b	40831c <ferror@plt+0x66bc>
  408368:	fmul	s0, s0, s2
  40836c:	b	408308 <ferror@plt+0x66a8>
  408370:	fcvtzu	x1, s0
  408374:	mov	x0, x19
  408378:	bl	4080c0 <ferror@plt+0x6460>
  40837c:	tst	w0, #0xff
  408380:	b.eq	408318 <ferror@plt+0x66b8>  // b.none
  408384:	add	x2, sp, #0x38
  408388:	mov	x1, x21
  40838c:	mov	x0, x19
  408390:	mov	w3, #0x0                   	// #0
  408394:	bl	4075d8 <ferror@plt+0x5978>
  408398:	cbz	x0, 408284 <ferror@plt+0x6624>
  40839c:	bl	401a40 <abort@plt>
  4083a0:	stp	x29, x30, [sp, #-48]!
  4083a4:	mov	x29, sp
  4083a8:	add	x2, sp, #0x28
  4083ac:	str	x19, [sp, #16]
  4083b0:	mov	x19, x1
  4083b4:	bl	408210 <ferror@plt+0x65b0>
  4083b8:	cmn	w0, #0x1
  4083bc:	b.eq	4083d8 <ferror@plt+0x6778>  // b.none
  4083c0:	ldr	x1, [sp, #40]
  4083c4:	cmp	w0, #0x0
  4083c8:	csel	x0, x1, x19, eq  // eq = none
  4083cc:	ldr	x19, [sp, #16]
  4083d0:	ldp	x29, x30, [sp], #48
  4083d4:	ret
  4083d8:	mov	x0, #0x0                   	// #0
  4083dc:	ldr	x19, [sp, #16]
  4083e0:	ldp	x29, x30, [sp], #48
  4083e4:	ret
  4083e8:	stp	x29, x30, [sp, #-64]!
  4083ec:	mov	w3, #0x1                   	// #1
  4083f0:	mov	x29, sp
  4083f4:	add	x2, sp, #0x38
  4083f8:	stp	x19, x20, [sp, #16]
  4083fc:	mov	x19, x0
  408400:	bl	4075d8 <ferror@plt+0x5978>
  408404:	mov	x20, x0
  408408:	cbz	x0, 408424 <ferror@plt+0x67c4>
  40840c:	ldr	x1, [sp, #56]
  408410:	ldr	x0, [x19, #32]
  408414:	ldr	x1, [x1]
  408418:	sub	x0, x0, #0x1
  40841c:	str	x0, [x19, #32]
  408420:	cbz	x1, 408434 <ferror@plt+0x67d4>
  408424:	mov	x0, x20
  408428:	ldp	x19, x20, [sp, #16]
  40842c:	ldp	x29, x30, [sp], #64
  408430:	ret
  408434:	ldr	x0, [x19, #16]
  408438:	ldr	x1, [x19, #40]
  40843c:	ucvtf	s1, x0
  408440:	ldr	x0, [x19, #24]
  408444:	ldr	s0, [x1]
  408448:	sub	x0, x0, #0x1
  40844c:	str	x0, [x19, #24]
  408450:	fmul	s1, s1, s0
  408454:	ucvtf	s0, x0
  408458:	fcmpe	s0, s1
  40845c:	b.pl	408424 <ferror@plt+0x67c4>  // b.nfrst
  408460:	add	x0, x19, #0x28
  408464:	bl	4076f8 <ferror@plt+0x5a98>
  408468:	ldr	x0, [x19, #16]
  40846c:	ldr	x1, [x19, #40]
  408470:	ucvtf	s0, x0
  408474:	ldr	x0, [x19, #24]
  408478:	ldr	s1, [x1]
  40847c:	ucvtf	s2, x0
  408480:	fmul	s1, s0, s1
  408484:	fcmpe	s2, s1
  408488:	b.pl	408424 <ferror@plt+0x67c4>  // b.nfrst
  40848c:	ldrb	w0, [x1, #16]
  408490:	ldr	s1, [x1, #4]
  408494:	fmul	s0, s0, s1
  408498:	cbnz	w0, 4084a4 <ferror@plt+0x6844>
  40849c:	ldr	s1, [x1, #8]
  4084a0:	fmul	s0, s0, s1
  4084a4:	fcvtzu	x1, s0
  4084a8:	mov	x0, x19
  4084ac:	bl	4080c0 <ferror@plt+0x6460>
  4084b0:	tst	w0, #0xff
  4084b4:	b.ne	408424 <ferror@plt+0x67c4>  // b.any
  4084b8:	str	x21, [sp, #32]
  4084bc:	ldr	x21, [x19, #72]
  4084c0:	cbz	x21, 4084d8 <ferror@plt+0x6878>
  4084c4:	nop
  4084c8:	mov	x0, x21
  4084cc:	ldr	x21, [x21, #8]
  4084d0:	bl	401b00 <free@plt>
  4084d4:	cbnz	x21, 4084c8 <ferror@plt+0x6868>
  4084d8:	ldr	x21, [sp, #32]
  4084dc:	str	xzr, [x19, #72]
  4084e0:	b	408424 <ferror@plt+0x67c4>
  4084e4:	nop
  4084e8:	stp	x29, x30, [sp, #-16]!
  4084ec:	mov	w0, #0xe                   	// #14
  4084f0:	mov	x29, sp
  4084f4:	bl	401920 <nl_langinfo@plt>
  4084f8:	cbz	x0, 408518 <ferror@plt+0x68b8>
  4084fc:	ldrb	w2, [x0]
  408500:	adrp	x1, 409000 <ferror@plt+0x73a0>
  408504:	add	x1, x1, #0xa10
  408508:	cmp	w2, #0x0
  40850c:	csel	x0, x1, x0, eq  // eq = none
  408510:	ldp	x29, x30, [sp], #16
  408514:	ret
  408518:	ldp	x29, x30, [sp], #16
  40851c:	adrp	x0, 409000 <ferror@plt+0x73a0>
  408520:	add	x0, x0, #0xa10
  408524:	ret
  408528:	mov	w2, #0x3                   	// #3
  40852c:	mov	w1, #0x0                   	// #0
  408530:	b	408538 <ferror@plt+0x68d8>
  408534:	nop
  408538:	stp	x29, x30, [sp, #-112]!
  40853c:	mov	w6, #0xffffffe0            	// #-32
  408540:	mov	x29, sp
  408544:	add	x7, sp, #0x50
  408548:	stp	x19, x20, [sp, #16]
  40854c:	str	x7, [sp, #64]
  408550:	stp	w6, wzr, [sp, #72]
  408554:	stp	x2, x3, [sp, #80]
  408558:	add	x2, sp, #0x70
  40855c:	stp	x2, x2, [sp, #48]
  408560:	stp	x4, x5, [sp, #96]
  408564:	cbz	w1, 408624 <ferror@plt+0x69c4>
  408568:	mov	w20, w0
  40856c:	mov	w3, w1
  408570:	cmp	w1, #0x406
  408574:	b.eq	408640 <ferror@plt+0x69e0>  // b.none
  408578:	cmp	w1, #0xb
  40857c:	b.gt	4085c8 <ferror@plt+0x6968>
  408580:	cmp	w1, #0x0
  408584:	b.le	4085f4 <ferror@plt+0x6994>
  408588:	mov	x1, #0x1                   	// #1
  40858c:	mov	x2, #0x514                 	// #1300
  408590:	lsl	x1, x1, x3
  408594:	tst	x1, x2
  408598:	b.ne	4086bc <ferror@plt+0x6a5c>  // b.any
  40859c:	mov	x2, #0xa0a                 	// #2570
  4085a0:	tst	x1, x2
  4085a4:	b.eq	4085f4 <ferror@plt+0x6994>  // b.none
  4085a8:	mov	w1, w3
  4085ac:	mov	w0, w20
  4085b0:	bl	401b70 <fcntl@plt>
  4085b4:	mov	w19, w0
  4085b8:	mov	w0, w19
  4085bc:	ldp	x19, x20, [sp, #16]
  4085c0:	ldp	x29, x30, [sp], #112
  4085c4:	ret
  4085c8:	sub	w0, w1, #0x400
  4085cc:	cmp	w0, #0xa
  4085d0:	b.hi	4085f4 <ferror@plt+0x6994>  // b.pmore
  4085d4:	mov	x1, #0x1                   	// #1
  4085d8:	mov	x2, #0x2c5                 	// #709
  4085dc:	lsl	x1, x1, x0
  4085e0:	tst	x1, x2
  4085e4:	b.ne	4086bc <ferror@plt+0x6a5c>  // b.any
  4085e8:	mov	x2, #0x502                 	// #1282
  4085ec:	tst	x1, x2
  4085f0:	b.ne	4085a8 <ferror@plt+0x6948>  // b.any
  4085f4:	ldr	w0, [sp, #72]
  4085f8:	ldr	x1, [sp, #48]
  4085fc:	tbnz	w0, #31, 408768 <ferror@plt+0x6b08>
  408600:	ldr	x2, [x1]
  408604:	mov	w0, w20
  408608:	mov	w1, w3
  40860c:	bl	401b70 <fcntl@plt>
  408610:	mov	w19, w0
  408614:	mov	w0, w19
  408618:	ldp	x19, x20, [sp, #16]
  40861c:	ldp	x29, x30, [sp], #112
  408620:	ret
  408624:	ldr	w2, [sp, #80]
  408628:	bl	401b70 <fcntl@plt>
  40862c:	mov	w19, w0
  408630:	mov	w0, w19
  408634:	ldp	x19, x20, [sp, #16]
  408638:	ldp	x29, x30, [sp], #112
  40863c:	ret
  408640:	stp	x21, x22, [sp, #32]
  408644:	adrp	x21, 41c000 <ferror@plt+0x1a3a0>
  408648:	mov	w2, #0xffffffe8            	// #-24
  40864c:	str	w2, [sp, #72]
  408650:	ldr	w2, [x21, #1080]
  408654:	ldr	w22, [sp, #80]
  408658:	tbnz	w2, #31, 408688 <ferror@plt+0x6a28>
  40865c:	mov	w2, w22
  408660:	bl	401b70 <fcntl@plt>
  408664:	mov	w19, w0
  408668:	tbnz	w0, #31, 4086ec <ferror@plt+0x6a8c>
  40866c:	mov	w0, #0x1                   	// #1
  408670:	str	w0, [x21, #1080]
  408674:	mov	w0, w19
  408678:	ldp	x19, x20, [sp, #16]
  40867c:	ldp	x21, x22, [sp, #32]
  408680:	ldp	x29, x30, [sp], #112
  408684:	ret
  408688:	mov	w2, w22
  40868c:	mov	w1, #0x0                   	// #0
  408690:	bl	401b70 <fcntl@plt>
  408694:	mov	w19, w0
  408698:	tbnz	w0, #31, 4086a8 <ferror@plt+0x6a48>
  40869c:	ldr	w0, [x21, #1080]
  4086a0:	cmn	w0, #0x1
  4086a4:	b.eq	40871c <ferror@plt+0x6abc>  // b.none
  4086a8:	mov	w0, w19
  4086ac:	ldp	x19, x20, [sp, #16]
  4086b0:	ldp	x21, x22, [sp, #32]
  4086b4:	ldp	x29, x30, [sp], #112
  4086b8:	ret
  4086bc:	ldr	w0, [sp, #72]
  4086c0:	ldr	x1, [sp, #48]
  4086c4:	tbnz	w0, #31, 40877c <ferror@plt+0x6b1c>
  4086c8:	ldr	w2, [x1]
  4086cc:	mov	w0, w20
  4086d0:	mov	w1, w3
  4086d4:	bl	401b70 <fcntl@plt>
  4086d8:	mov	w19, w0
  4086dc:	mov	w0, w19
  4086e0:	ldp	x19, x20, [sp, #16]
  4086e4:	ldp	x29, x30, [sp], #112
  4086e8:	ret
  4086ec:	bl	401c30 <__errno_location@plt>
  4086f0:	ldr	w0, [x0]
  4086f4:	cmp	w0, #0x16
  4086f8:	b.ne	40866c <ferror@plt+0x6a0c>  // b.any
  4086fc:	mov	w2, w22
  408700:	mov	w0, w20
  408704:	mov	w1, #0x0                   	// #0
  408708:	bl	401b70 <fcntl@plt>
  40870c:	mov	w19, w0
  408710:	tbnz	w0, #31, 4086a8 <ferror@plt+0x6a48>
  408714:	mov	w0, #0xffffffff            	// #-1
  408718:	str	w0, [x21, #1080]
  40871c:	mov	w0, w19
  408720:	mov	w1, #0x1                   	// #1
  408724:	bl	401b70 <fcntl@plt>
  408728:	tbnz	w0, #31, 408744 <ferror@plt+0x6ae4>
  40872c:	orr	w2, w0, #0x1
  408730:	mov	w1, #0x2                   	// #2
  408734:	mov	w0, w19
  408738:	bl	401b70 <fcntl@plt>
  40873c:	cmn	w0, #0x1
  408740:	b.ne	4086a8 <ferror@plt+0x6a48>  // b.any
  408744:	bl	401c30 <__errno_location@plt>
  408748:	mov	x20, x0
  40874c:	mov	w0, w19
  408750:	mov	w19, #0xffffffff            	// #-1
  408754:	ldr	w21, [x20]
  408758:	bl	401a10 <close@plt>
  40875c:	str	w21, [x20]
  408760:	ldp	x21, x22, [sp, #32]
  408764:	b	4085b8 <ferror@plt+0x6958>
  408768:	cmn	w0, #0x7
  40876c:	b.ge	408600 <ferror@plt+0x69a0>  // b.tcont
  408770:	ldr	x1, [sp, #56]
  408774:	add	x1, x1, w0, sxtw
  408778:	b	408600 <ferror@plt+0x69a0>
  40877c:	cmn	w0, #0x7
  408780:	b.ge	4086c8 <ferror@plt+0x6a68>  // b.tcont
  408784:	ldr	x1, [sp, #56]
  408788:	add	x1, x1, w0, sxtw
  40878c:	b	4086c8 <ferror@plt+0x6a68>
  408790:	stp	x29, x30, [sp, #-64]!
  408794:	mov	x29, sp
  408798:	stp	x19, x20, [sp, #16]
  40879c:	adrp	x20, 41b000 <ferror@plt+0x193a0>
  4087a0:	add	x20, x20, #0xdf0
  4087a4:	stp	x21, x22, [sp, #32]
  4087a8:	adrp	x21, 41b000 <ferror@plt+0x193a0>
  4087ac:	add	x21, x21, #0xde8
  4087b0:	sub	x20, x20, x21
  4087b4:	mov	w22, w0
  4087b8:	stp	x23, x24, [sp, #48]
  4087bc:	mov	x23, x1
  4087c0:	mov	x24, x2
  4087c4:	bl	4017d8 <mbrtowc@plt-0x38>
  4087c8:	cmp	xzr, x20, asr #3
  4087cc:	b.eq	4087f8 <ferror@plt+0x6b98>  // b.none
  4087d0:	asr	x20, x20, #3
  4087d4:	mov	x19, #0x0                   	// #0
  4087d8:	ldr	x3, [x21, x19, lsl #3]
  4087dc:	mov	x2, x24
  4087e0:	add	x19, x19, #0x1
  4087e4:	mov	x1, x23
  4087e8:	mov	w0, w22
  4087ec:	blr	x3
  4087f0:	cmp	x20, x19
  4087f4:	b.ne	4087d8 <ferror@plt+0x6b78>  // b.any
  4087f8:	ldp	x19, x20, [sp, #16]
  4087fc:	ldp	x21, x22, [sp, #32]
  408800:	ldp	x23, x24, [sp, #48]
  408804:	ldp	x29, x30, [sp], #64
  408808:	ret
  40880c:	nop
  408810:	ret
  408814:	nop
  408818:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  40881c:	mov	x1, #0x0                   	// #0
  408820:	ldr	x2, [x2, #568]
  408824:	b	4018a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408828 <.fini>:
  408828:	stp	x29, x30, [sp, #-16]!
  40882c:	mov	x29, sp
  408830:	ldp	x29, x30, [sp], #16
  408834:	ret
