Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 21 16:47:18 2023
| Host         : LAPTOP-QH5R4UL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_control_module_timing_summary_routed.rpt -pb my_control_module_timing_summary_routed.pb -rpx my_control_module_timing_summary_routed.rpx -warn_on_violation
| Design       : my_control_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.483        0.000                      0                  436        0.224        0.000                      0                  436        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.483        0.000                      0                  436        0.224        0.000                      0                  436        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.712ns (21.851%)  route 6.123ns (78.148%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.888    11.338    led_reg[7]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    11.462 r  count[0]_i_5/O
                         net (fo=1, routed)           0.433    11.895    count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.019 r  count[0]_i_1/O
                         net (fo=32, routed)          0.974    12.993    count[0]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.506    14.847    CLOCK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.476    count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.712ns (21.851%)  route 6.123ns (78.148%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.888    11.338    led_reg[7]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    11.462 r  count[0]_i_5/O
                         net (fo=1, routed)           0.433    11.895    count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.019 r  count[0]_i_1/O
                         net (fo=32, routed)          0.974    12.993    count[0]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.506    14.847    CLOCK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.476    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.712ns (21.851%)  route 6.123ns (78.148%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.888    11.338    led_reg[7]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    11.462 r  count[0]_i_5/O
                         net (fo=1, routed)           0.433    11.895    count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.019 r  count[0]_i_1/O
                         net (fo=32, routed)          0.974    12.993    count[0]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.506    14.847    CLOCK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.476    count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.712ns (21.851%)  route 6.123ns (78.148%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.888    11.338    led_reg[7]_i_1_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.124    11.462 r  count[0]_i_5/O
                         net (fo=1, routed)           0.433    11.895    count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124    12.019 r  count[0]_i_1/O
                         net (fo=32, routed)          0.974    12.993    count[0]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.506    14.847    CLOCK_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.476    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 1.712ns (21.906%)  route 6.103ns (78.094%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.628    11.078    led_reg[7]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.202 r  count[0]_i_2/O
                         net (fo=34, routed)          0.911    12.113    count
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.237 r  sw_mode[31]_i_1/O
                         net (fo=31, routed)          0.736    12.974    sw_mode[31]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.504    14.845    CLOCK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[25]/C
                         clock pessimism              0.188    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.474    sw_mode_reg[25]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 1.712ns (21.906%)  route 6.103ns (78.094%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.628    11.078    led_reg[7]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.202 r  count[0]_i_2/O
                         net (fo=34, routed)          0.911    12.113    count
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.237 r  sw_mode[31]_i_1/O
                         net (fo=31, routed)          0.736    12.974    sw_mode[31]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.504    14.845    CLOCK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[26]/C
                         clock pessimism              0.188    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.474    sw_mode_reg[26]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 1.712ns (21.906%)  route 6.103ns (78.094%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.628    11.078    led_reg[7]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.202 r  count[0]_i_2/O
                         net (fo=34, routed)          0.911    12.113    count
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.237 r  sw_mode[31]_i_1/O
                         net (fo=31, routed)          0.736    12.974    sw_mode[31]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.504    14.845    CLOCK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[27]/C
                         clock pessimism              0.188    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.474    sw_mode_reg[27]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 1.712ns (21.906%)  route 6.103ns (78.094%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.628    11.078    led_reg[7]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.202 r  count[0]_i_2/O
                         net (fo=34, routed)          0.911    12.113    count
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.237 r  sw_mode[31]_i_1/O
                         net (fo=31, routed)          0.736    12.974    sw_mode[31]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.504    14.845    CLOCK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[28]/C
                         clock pessimism              0.188    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.474    sw_mode_reg[28]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.712ns (22.040%)  route 6.056ns (77.960%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.628    11.078    led_reg[7]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.202 r  count[0]_i_2/O
                         net (fo=34, routed)          0.911    12.113    count
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.237 r  sw_mode[31]_i_1/O
                         net (fo=31, routed)          0.689    12.926    sw_mode[31]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.505    14.846    CLOCK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[21]/C
                         clock pessimism              0.188    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.475    sw_mode_reg[21]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.712ns (22.040%)  route 6.056ns (77.960%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.637     5.158    CLOCK_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.828     6.443    init_count_reg[2]
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.567 r  led[7]_i_41/O
                         net (fo=1, routed)           0.000     6.567    led[7]_i_41_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.100 r  led_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.100    led_reg[7]_i_27_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  led_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.217    led_reg[7]_i_15_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  led_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.334    led_reg[7]_i_3_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 f  led_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          3.628    11.078    led_reg[7]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.202 r  count[0]_i_2/O
                         net (fo=34, routed)          0.911    12.113    count
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    12.237 r  sw_mode[31]_i_1/O
                         net (fo=31, routed)          0.689    12.926    sw_mode[31]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.505    14.846    CLOCK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[22]/C
                         clock pessimism              0.188    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.475    sw_mode_reg[22]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  1.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_onehot_btn_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unlocked_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.788%)  route 0.142ns (43.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.472    CLOCK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  FSM_onehot_btn_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_onehot_btn_mode_reg[2]/Q
                         net (fo=7, routed)           0.142     1.755    btn_mode__0[2]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  unlocked[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    unlocked[0]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  unlocked_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     1.984    CLOCK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  unlocked_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.091     1.576    unlocked_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.785%)  route 0.136ns (42.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.591     1.474    CLOCK_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  led_reg[0]/Q
                         net (fo=3, routed)           0.136     1.751    led_OBUF[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    led[0]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.861     1.988    CLOCK_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.092     1.566    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_btn_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_btn_mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.472    CLOCK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  FSM_onehot_btn_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_onehot_btn_mode_reg[2]/Q
                         net (fo=7, routed)           0.168     1.781    btn_mode__0[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  FSM_onehot_btn_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    FSM_onehot_btn_mode[2]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  FSM_onehot_btn_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.858     1.985    CLOCK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  FSM_onehot_btn_mode_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.092     1.564    FSM_onehot_btn_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_mode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.587     1.470    CLOCK_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sw_mode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  sw_mode_reg[11]/Q
                         net (fo=2, routed)           0.125     1.760    sw_mode[11]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  sw_mode_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    p_1_in[11]
    SLICE_X2Y19          FDRE                                         r  sw_mode_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.856     1.983    CLOCK_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  sw_mode_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    sw_mode_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_mode_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.585     1.468    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  sw_mode_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  sw_mode_reg[19]/Q
                         net (fo=2, routed)           0.125     1.758    sw_mode[19]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  sw_mode_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    p_1_in[19]
    SLICE_X2Y21          FDRE                                         r  sw_mode_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.854     1.981    CLOCK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  sw_mode_reg[19]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.602    sw_mode_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_mode_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.583     1.466    CLOCK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sw_mode_reg[27]/Q
                         net (fo=2, routed)           0.125     1.756    sw_mode[27]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  sw_mode_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    p_1_in[27]
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.851     1.978    CLOCK_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sw_mode_reg[27]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134     1.600    sw_mode_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_mode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.588     1.471    CLOCK_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  sw_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sw_mode_reg[7]/Q
                         net (fo=2, routed)           0.125     1.761    sw_mode[7]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  sw_mode_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    p_1_in[7]
    SLICE_X2Y18          FDRE                                         r  sw_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     1.984    CLOCK_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  sw_mode_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    sw_mode_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_mode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.586     1.469    CLOCK_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  sw_mode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  sw_mode_reg[15]/Q
                         net (fo=2, routed)           0.125     1.759    sw_mode[15]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  sw_mode_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    p_1_in[15]
    SLICE_X2Y20          FDRE                                         r  sw_mode_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.855     1.982    CLOCK_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  sw_mode_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    sw_mode_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sw_mode_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.585     1.468    CLOCK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  sw_mode_reg[23]/Q
                         net (fo=2, routed)           0.126     1.758    sw_mode[23]
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  sw_mode_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    p_1_in[23]
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.853     1.980    CLOCK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  sw_mode_reg[23]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.602    sw_mode_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sw_mode_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_mode_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.582     1.465    CLOCK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  sw_mode_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sw_mode_reg[31]/Q
                         net (fo=2, routed)           0.127     1.756    sw_mode[31]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  sw_mode_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.866    p_1_in[31]
    SLICE_X2Y24          FDRE                                         r  sw_mode_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.850     1.977    CLOCK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  sw_mode_reg[31]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134     1.599    sw_mode_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    FSM_onehot_btn_mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    FSM_onehot_btn_mode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    FSM_onehot_btn_mode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y20   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    count_interval_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    count_interval_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    count_interval_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    count_interval_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    count_interval_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    count_interval_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    count_interval_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    count_interval_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    count_interval_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    FSM_onehot_btn_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    FSM_onehot_btn_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    FSM_onehot_btn_mode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    count_interval_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    count_interval_reg[17]/C



