//------------------------------------------------------------------------------
// Copyright (c) 2012 by Silicon Laboratories. 
// All rights reserved. This program and the accompanying materials
// are made available under the terms of the Silicon Laboratories End User 
// License Agreement which accompanies this distribution, and is available at
// http://developer.silabs.com/legal/version/v10/License_Agreement_v10.htm
// Original content and implementation provided by Silicon Laboratories.
//------------------------------------------------------------------------------
/// @file SI32_PBCFG_A_Type.h
//
// This file applies to the SIM3C1XX_PBCFG_A module
//
// Script: 0.58
// HAL Source: 0.1
// Version: 1

#ifndef __SI32_PBCFG_A_TYPE_H__
#define __SI32_PBCFG_A_TYPE_H__

// compiler dependencies
#include <stdbool.h>
#include "si32WideTypes.h"

// register definitions
#include "SI32_SIM3C1XX_PBCFG_A_Registers.h"

// support definitions
#include "SI32_PBCFG_A_Support.h"

#ifdef __cplusplus
extern "C" {
#endif


/// @fn _SI32_PBCFG_A_initialize(SI32_PBCFG_A_Type* basePointer,
///      uint32_t control0,
///      uint32_t control1,
///      uint32_t xbar0l,
///      uint32_t xbar0h,
///      uint32_t xbar1,
///      uint32_t pbkey)
///
/// @brief
/// Writes to PBCFG registers.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  control0
///  Valid range is 32 bits.
///
/// @param[in]
///  control1
///  Valid range is 32 bits.
///
/// @param[in]
///  xbar0l
///  Valid range is 32 bits.
///
/// @param[in]
///  xbar0h
///  Valid range is 32 bits.
///
/// @param[in]
///  xbar1
///  Valid range is 32 bits.
///
/// @param[in]
///  pbkey
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_initialize(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t, /*control0*/
   uint32_t, /*control1*/
   uint32_t, /*xbar0l*/
   uint32_t, /*xbar0h*/
   uint32_t, /*xbar1*/
   uint32_t /*pbkey*/);
///
/// @def SI32_PBCFG_A_initialize(basePointer, control0, control1, xbar0l, xbar0h, xbar1, pbkey)
#define SI32_PBCFG_A_initialize(basePointer, control0, control1, xbar0l, xbar0h, xbar1, pbkey) do{  \
   basePointer->CONTROL0.U32 = control0;\
   basePointer->CONTROL1.U32 = control1;\
   basePointer->XBAR0L.U32   = xbar0l;\
   basePointer->XBAR0H.U32   = xbar0h;\
   basePointer->XBAR1.U32    = xbar1;\
   basePointer->PBKEY.U32    = pbkey;\
} while(0)


/// @fn _SI32_PBCFG_A_write_control0(SI32_PBCFG_A_Type* basePointer,
///      uint32_t control0)
///
/// @brief
/// Writes CONTROL0 register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  control0
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_write_control0(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*control0*/);
///
/// @def SI32_PBCFG_A_write_control0(basePointer, control0)
#define SI32_PBCFG_A_write_control0(basePointer, control0) \
   (basePointer->CONTROL0.U32 = control0)


/// @fn _SI32_PBCFG_A_read_control0(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Reads CONTROL0 register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_read_control0(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_read_control0(basePointer)
#define SI32_PBCFG_A_read_control0(basePointer) \
(basePointer->CONTROL0.U32)


/// @fn _SI32_PBCFG_A_select_interrupt_0_pin(SI32_PBCFG_A_Type* basePointer,
///      uint32_t source)
///
/// @brief
/// Selects external pin to use as INT0.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  source
///  Valid range is 4 bits.
///  Pin to use as INT0 (0 = INT0.0, ..., 15 = INT0.15).
///
void
_SI32_PBCFG_A_select_interrupt_0_pin(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*source*/);
///
/// @def SI32_PBCFG_A_select_interrupt_0_pin(basePointer, source)
#define SI32_PBCFG_A_select_interrupt_0_pin(basePointer, source) do{  \
   basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT0SEL_MASK;\
   basePointer->CONTROL0_SET =\
      source << SI32_PBCFG_A_CONTROL0_INT0SEL_SHIFT;\
} while(0)


/// @fn _SI32_PBCFG_A_set_interrupt_0_polarity_low(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_set_interrupt_0_polarity_low(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_set_interrupt_0_polarity_low(basePointer)
#define SI32_PBCFG_A_set_interrupt_0_polarity_low(basePointer) \
   (basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT0POL_MASK)


/// @fn _SI32_PBCFG_A_set_interrupt_0_polarity_high(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_set_interrupt_0_polarity_high(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_set_interrupt_0_polarity_high(basePointer)
#define SI32_PBCFG_A_set_interrupt_0_polarity_high(basePointer) \
   (basePointer->CONTROL0_SET = SI32_PBCFG_A_CONTROL0_INT0POL_MASK)


/// @fn _SI32_PBCFG_A_select_interrupt_0_sensitivity_level(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_interrupt_0_sensitivity_level(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_interrupt_0_sensitivity_level(basePointer)
#define SI32_PBCFG_A_select_interrupt_0_sensitivity_level(basePointer) \
   (basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT0MD_MASK)


/// @fn _SI32_PBCFG_A_select_interrupt_0_sensitivity_edge(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_interrupt_0_sensitivity_edge(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_interrupt_0_sensitivity_edge(basePointer)
#define SI32_PBCFG_A_select_interrupt_0_sensitivity_edge(basePointer) \
   (basePointer->CONTROL0_SET = SI32_PBCFG_A_CONTROL0_INT0MD_MASK)


/// @fn _SI32_PBCFG_A_enable_interrupt_0(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_interrupt_0(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_interrupt_0(basePointer)
#define SI32_PBCFG_A_enable_interrupt_0(basePointer) \
   (basePointer->CONTROL0_SET = SI32_PBCFG_A_CONTROL0_INT0EN_MASK)


/// @fn _SI32_PBCFG_A_disable_interrupt_0(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_interrupt_0(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_interrupt_0(basePointer)
#define SI32_PBCFG_A_disable_interrupt_0(basePointer) \
   (basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT0EN_MASK)


/// @fn _SI32_PBCFG_A_select_interrupt_1_pin(SI32_PBCFG_A_Type* basePointer,
///      uint32_t source)
///
/// @brief
/// Selects external pin to use as INT1.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  source
///  Valid range is 4 bits.
///  Pin to use as INT1 (0 = INT1.0, ..., 15 = INT1.15).
///
void
_SI32_PBCFG_A_select_interrupt_1_pin(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*source*/);
///
/// @def SI32_PBCFG_A_select_interrupt_1_pin(basePointer, source)
#define SI32_PBCFG_A_select_interrupt_1_pin(basePointer, source) do{  \
   basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT1SEL_MASK;\
   basePointer->CONTROL0_SET =\
      source << SI32_PBCFG_A_CONTROL0_INT1SEL_SHIFT;\
} while(0)


/// @fn _SI32_PBCFG_A_set_interrupt_1_polarity_low(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_set_interrupt_1_polarity_low(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_set_interrupt_1_polarity_low(basePointer)
#define SI32_PBCFG_A_set_interrupt_1_polarity_low(basePointer) \
   (basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT1POL_MASK)


/// @fn _SI32_PBCFG_A_set_interrupt_1_polarity_high(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_set_interrupt_1_polarity_high(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_set_interrupt_1_polarity_high(basePointer)
#define SI32_PBCFG_A_set_interrupt_1_polarity_high(basePointer) \
   (basePointer->CONTROL0_SET = SI32_PBCFG_A_CONTROL0_INT1POL_MASK)


/// @fn _SI32_PBCFG_A_select_interrupt_1_sensitivity_level(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_interrupt_1_sensitivity_level(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_interrupt_1_sensitivity_level(basePointer)
#define SI32_PBCFG_A_select_interrupt_1_sensitivity_level(basePointer) \
   (basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT1MD_MASK)


/// @fn _SI32_PBCFG_A_select_interrupt_1_sensitivity_edge(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_interrupt_1_sensitivity_edge(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_interrupt_1_sensitivity_edge(basePointer)
#define SI32_PBCFG_A_select_interrupt_1_sensitivity_edge(basePointer) \
   (basePointer->CONTROL0_SET = SI32_PBCFG_A_CONTROL0_INT1MD_MASK)


/// @fn _SI32_PBCFG_A_enable_interrupt_1(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_interrupt_1(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_interrupt_1(basePointer)
#define SI32_PBCFG_A_enable_interrupt_1(basePointer) \
   (basePointer->CONTROL0_SET = SI32_PBCFG_A_CONTROL0_INT1EN_MASK)


/// @fn _SI32_PBCFG_A_disable_interrupt_1(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_interrupt_1(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_interrupt_1(basePointer)
#define SI32_PBCFG_A_disable_interrupt_1(basePointer) \
   (basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_INT1EN_MASK)


/// @fn _SI32_PBCFG_A_set_pulse_generator_timer(SI32_PBCFG_A_Type* basePointer,
///      uint32_t timer)
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  timer
///  Valid range is 5 bits.
///
void
_SI32_PBCFG_A_set_pulse_generator_timer(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*timer*/);
///
/// @def SI32_PBCFG_A_set_pulse_generator_timer(basePointer, timer)
#define SI32_PBCFG_A_set_pulse_generator_timer(basePointer, timer) do{  \
   basePointer->CONTROL0_CLR = SI32_PBCFG_A_CONTROL0_PGTIMER_MASK;\
   basePointer->CONTROL0_SET =\
      timer << SI32_PBCFG_A_CONTROL0_PGTIMER_SHIFT;\
} while(0)


/// @fn _SI32_PBCFG_A_get_pulse_generator_timer(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_get_pulse_generator_timer(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_get_pulse_generator_timer(basePointer)
#define SI32_PBCFG_A_get_pulse_generator_timer(basePointer) \
(basePointer->CONTROL0.PGTIMER)


/// @fn _SI32_PBCFG_A_is_pulse_generator_timer_done(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PBCFG_A_is_pulse_generator_timer_done(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_is_pulse_generator_timer_done(basePointer)
#define SI32_PBCFG_A_is_pulse_generator_timer_done(basePointer) \
((bool)(basePointer->CONTROL0.PGDONEF))


/// @fn _SI32_PBCFG_A_write_control1(SI32_PBCFG_A_Type* basePointer,
///      uint32_t control1)
///
/// @brief
/// Writes CONTROL1 register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  control1
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_write_control1(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*control1*/);
///
/// @def SI32_PBCFG_A_write_control1(basePointer, control1)
#define SI32_PBCFG_A_write_control1(basePointer, control1) \
   (basePointer->CONTROL1.U32 = control1)


/// @fn _SI32_PBCFG_A_read_control1(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Reads CONTROL1 register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_read_control1(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_read_control1(basePointer)
#define SI32_PBCFG_A_read_control1(basePointer) \
(basePointer->CONTROL1.U32)


/// @fn _SI32_PBCFG_A_enable_jtag(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_jtag(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_jtag(basePointer)
#define SI32_PBCFG_A_enable_jtag(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_JTAGEN_MASK)


/// @fn _SI32_PBCFG_A_disable_jtag(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_jtag(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_jtag(basePointer)
#define SI32_PBCFG_A_disable_jtag(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_JTAGEN_MASK)


/// @fn _SI32_PBCFG_A_enable_etm(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_etm(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_etm(basePointer)
#define SI32_PBCFG_A_enable_etm(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_ETMEN_MASK)


/// @fn _SI32_PBCFG_A_disable_etm(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_etm(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_etm(basePointer)
#define SI32_PBCFG_A_disable_etm(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_ETMEN_MASK)


/// @fn _SI32_PBCFG_A_enable_emif_be0_pin(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_emif_be0_pin(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_emif_be0_pin(basePointer)
#define SI32_PBCFG_A_enable_emif_be0_pin(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_EMIFBE0BEN_MASK)


/// @fn _SI32_PBCFG_A_disable_emif_be0_pin(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_emif_be0_pin(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_emif_be0_pin(basePointer)
#define SI32_PBCFG_A_disable_emif_be0_pin(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_EMIFBE0BEN_MASK)


/// @fn _SI32_PBCFG_A_enable_emif_cs1_pin(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_emif_cs1_pin(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_emif_cs1_pin(basePointer)
#define SI32_PBCFG_A_enable_emif_cs1_pin(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_EMIFCS1EN_MASK)


/// @fn _SI32_PBCFG_A_disable_emif_cs1_pin(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_emif_cs1_pin(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_emif_cs1_pin(basePointer)
#define SI32_PBCFG_A_disable_emif_cs1_pin(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_EMIFCS1EN_MASK)


/// @fn _SI32_PBCFG_A_enable_emif(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_emif(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_emif(basePointer)
#define SI32_PBCFG_A_enable_emif(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_EMIFEN_MASK)


/// @fn _SI32_PBCFG_A_disable_emif(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_emif(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_emif(basePointer)
#define SI32_PBCFG_A_disable_emif(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_EMIFEN_MASK)


/// @fn _SI32_PBCFG_A_set_emif_width(SI32_PBCFG_A_Type* basePointer,
///      uint32_t addrwidth)
///
/// @brief
/// Sets the total address lines to addrwidth + 8. 0 = 8 lines, 1 = 9
/// lines, 2 = 10 lines, etc.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  addrwidth
///  Valid range is 0 to 16.
///  Range is 8 to 24 address lines.
///
void
_SI32_PBCFG_A_set_emif_width(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*addrwidth*/);
///
/// @def SI32_PBCFG_A_set_emif_width(basePointer, addrwidth)
#define SI32_PBCFG_A_set_emif_width(basePointer, addrwidth) do{  \
   basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_EMIFWIDTH_MASK;\
   basePointer->CONTROL1_SET =\
      (addrwidth) << SI32_PBCFG_A_CONTROL1_EMIFWIDTH_SHIFT;\
} while(0)


/// @fn _SI32_PBCFG_A_get_emif_width(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Returns the number of additional pins allocated to EMIF.
///
/// @return
///  Range is 8 to 24 address lines.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_get_emif_width(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_get_emif_width(basePointer)
#define SI32_PBCFG_A_get_emif_width(basePointer) \
(basePointer->CONTROL1.EMIFWIDTH + 8)


/// @fn _SI32_PBCFG_A_select_port_match_mode_pin_match(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_port_match_mode_pin_match(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_port_match_mode_pin_match(basePointer)
#define SI32_PBCFG_A_select_port_match_mode_pin_match(basePointer) do{  \
   basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_MATMD_MASK;\
   basePointer->CONTROL1_SET =\
      SI32_PBCFG_A_CONTROL1_MATMD_PINMATCH_U32;\
} while(0)


/// @fn _SI32_PBCFG_A_select_port_match_mode_capsense_tx(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_port_match_mode_capsense_tx(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_port_match_mode_capsense_tx(basePointer)
#define SI32_PBCFG_A_select_port_match_mode_capsense_tx(basePointer) do{  \
   basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_MATMD_MASK;\
   basePointer->CONTROL1_SET =\
      SI32_PBCFG_A_CONTROL1_MATMD_CAPSENSE_TX_U32;\
} while(0)


/// @fn _SI32_PBCFG_A_select_port_match_mode_capsense_rx(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_port_match_mode_capsense_rx(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_port_match_mode_capsense_rx(basePointer)
#define SI32_PBCFG_A_select_port_match_mode_capsense_rx(basePointer) do{  \
   basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_MATMD_MASK;\
   basePointer->CONTROL1_SET =\
      SI32_PBCFG_A_CONTROL1_MATMD_CAPSENSE_RX_U32;\
} while(0)


/// @fn _SI32_PBCFG_A_select_external_regulator_reset_from_all_sources(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_external_regulator_reset_from_all_sources(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_external_regulator_reset_from_all_sources(basePointer)
#define SI32_PBCFG_A_select_external_regulator_reset_from_all_sources(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_EVREGRMD_MASK)


/// @fn _SI32_PBCFG_A_select_external_regulator_reset_from_power_on(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_select_external_regulator_reset_from_power_on(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_select_external_regulator_reset_from_power_on(basePointer)
#define SI32_PBCFG_A_select_external_regulator_reset_from_power_on(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_EVREGRMD_MASK)


/// @fn _SI32_PBCFG_A_unlock_port_registers(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Unlocks write access to CONTROL1, XBAR0L, XBAR0H, XBAR1, and PBSKIP
/// registers.
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_unlock_port_registers(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_unlock_port_registers(basePointer)
#define SI32_PBCFG_A_unlock_port_registers(basePointer) \
   (basePointer->CONTROL1_CLR = SI32_PBCFG_A_CONTROL1_LOCK_MASK)


/// @fn _SI32_PBCFG_A_lock_port_registers(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Locks write access to CONTROL1, XBAR0L, XBAR0H, XBAR1, and PBSKIP
/// registers.
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_lock_port_registers(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_lock_port_registers(basePointer)
#define SI32_PBCFG_A_lock_port_registers(basePointer) \
   (basePointer->CONTROL1_SET = SI32_PBCFG_A_CONTROL1_LOCK_MASK)


/// @fn _SI32_PBCFG_A_write_xbar0l(SI32_PBCFG_A_Type* basePointer,
///      uint32_t xbar0l)
///
/// @brief
/// Writes XBAR0L register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  xbar0l
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_write_xbar0l(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*xbar0l*/);
///
/// @def SI32_PBCFG_A_write_xbar0l(basePointer, xbar0l)
#define SI32_PBCFG_A_write_xbar0l(basePointer, xbar0l) \
   (basePointer->XBAR0L.U32 = xbar0l)


/// @fn _SI32_PBCFG_A_read_xbar0l(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Reads XBAR0L register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_read_xbar0l(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_read_xbar0l(basePointer)
#define SI32_PBCFG_A_read_xbar0l(basePointer) \
(basePointer->XBAR0L.U32)


/// @fn _SI32_PBCFG_A_enable_xbar0l_peripherals(SI32_PBCFG_A_Type* basePointer,
///      uint32_t mask)
///
/// @brief
/// See Support.h for peripheral definitions.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  mask
///  Valid range is 32 bits.
///  Peripherals to enable.
///
void
_SI32_PBCFG_A_enable_xbar0l_peripherals(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*mask*/);
///
/// @def SI32_PBCFG_A_enable_xbar0l_peripherals(basePointer, mask)
#define SI32_PBCFG_A_enable_xbar0l_peripherals(basePointer, mask) \
   (basePointer->XBAR0L_SET = mask)


/// @fn _SI32_PBCFG_A_disable_xbar0l_peripherals(SI32_PBCFG_A_Type* basePointer,
///      uint32_t mask)
///
/// @brief
/// See Support.h for peripheral definitions.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  mask
///  Valid range is 32 bits.
///  Peripherals to disable.
///
void
_SI32_PBCFG_A_disable_xbar0l_peripherals(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*mask*/);
///
/// @def SI32_PBCFG_A_disable_xbar0l_peripherals(basePointer, mask)
#define SI32_PBCFG_A_disable_xbar0l_peripherals(basePointer, mask) \
   (basePointer->XBAR0L_CLR = mask)


/// @fn _SI32_PBCFG_A_enable_xbar0_signal(SI32_PBCFG_A_Type* basePointer,
///      SI32_PBCFG_A_XBAR0_Enum_Type signal)
///
/// @brief
/// Enables a signal on crossbar 0.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  signal
///  Valid range is 8 bits.
///  See Support.h for signal definitions.
///
void
_SI32_PBCFG_A_enable_xbar0_signal(SI32_PBCFG_A_Type* /*basePointer*/,
   SI32_PBCFG_A_XBAR0_Enum_Type /*signal*/);
///
/// @def SI32_PBCFG_A_enable_xbar0_signal(basePointer, signal)
#define SI32_PBCFG_A_enable_xbar0_signal(basePointer, signal) \
   _SI32_PBCFG_A_enable_xbar0_signal(basePointer, signal)


/// @fn _SI32_PBCFG_A_disable_xbar0_signal(SI32_PBCFG_A_Type* basePointer,
///      SI32_PBCFG_A_XBAR0_Enum_Type signal)
///
/// @brief
/// Disables a signal on crossbar 0.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  signal
///  Valid range is 8 bits.
///  See Support.h for signal definitions.
///
void
_SI32_PBCFG_A_disable_xbar0_signal(SI32_PBCFG_A_Type* /*basePointer*/,
   SI32_PBCFG_A_XBAR0_Enum_Type /*signal*/);
///
/// @def SI32_PBCFG_A_disable_xbar0_signal(basePointer, signal)
#define SI32_PBCFG_A_disable_xbar0_signal(basePointer, signal) \
   _SI32_PBCFG_A_disable_xbar0_signal(basePointer, signal)


/// @fn _SI32_PBCFG_A_write_xbar0h(SI32_PBCFG_A_Type* basePointer,
///      uint32_t xbar0h)
///
/// @brief
/// Writes XBAR0H register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  xbar0h
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_write_xbar0h(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*xbar0h*/);
///
/// @def SI32_PBCFG_A_write_xbar0h(basePointer, xbar0h)
#define SI32_PBCFG_A_write_xbar0h(basePointer, xbar0h) \
   (basePointer->XBAR0H.U32 = xbar0h)


/// @fn _SI32_PBCFG_A_read_xbar0h(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Reads XBAR0H register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_read_xbar0h(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_read_xbar0h(basePointer)
#define SI32_PBCFG_A_read_xbar0h(basePointer) \
(basePointer->XBAR0H.U32)


/// @fn _SI32_PBCFG_A_enable_xbar0h_peripherals(SI32_PBCFG_A_Type* basePointer,
///      uint32_t mask)
///
/// @brief
/// See Support.h for peripheral definitions.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  mask
///  Valid range is 32 bits.
///  Peripherals to enable.
///
void
_SI32_PBCFG_A_enable_xbar0h_peripherals(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*mask*/);
///
/// @def SI32_PBCFG_A_enable_xbar0h_peripherals(basePointer, mask)
#define SI32_PBCFG_A_enable_xbar0h_peripherals(basePointer, mask) \
   (basePointer->XBAR0H_SET = mask)


/// @fn _SI32_PBCFG_A_disable_xbar0h_peripherals(SI32_PBCFG_A_Type* basePointer,
///      uint32_t mask)
///
/// @brief
/// See Support.h for peripheral definitions.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  mask
///  Valid range is 32 bits.
///  Peripherals to disable.
///
void
_SI32_PBCFG_A_disable_xbar0h_peripherals(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*mask*/);
///
/// @def SI32_PBCFG_A_disable_xbar0h_peripherals(basePointer, mask)
#define SI32_PBCFG_A_disable_xbar0h_peripherals(basePointer, mask) \
   (basePointer->XBAR0H_CLR = mask)


/// @fn _SI32_PBCFG_A_enable_crossbar_0(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_crossbar_0(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_crossbar_0(basePointer)
#define SI32_PBCFG_A_enable_crossbar_0(basePointer) \
   (basePointer->XBAR0H_SET = SI32_PBCFG_A_XBAR0H_XBAR0EN_MASK)


/// @fn _SI32_PBCFG_A_disable_crossbar_0(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_crossbar_0(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_crossbar_0(basePointer)
#define SI32_PBCFG_A_disable_crossbar_0(basePointer) \
   (basePointer->XBAR0H_CLR = SI32_PBCFG_A_XBAR0H_XBAR0EN_MASK)


/// @fn _SI32_PBCFG_A_write_xbar1(SI32_PBCFG_A_Type* basePointer,
///      uint32_t xbar1)
///
/// @brief
/// Writes XBAR1 register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  xbar1
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_write_xbar1(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*xbar1*/);
///
/// @def SI32_PBCFG_A_write_xbar1(basePointer, xbar1)
#define SI32_PBCFG_A_write_xbar1(basePointer, xbar1) \
   (basePointer->XBAR1.U32 = xbar1)


/// @fn _SI32_PBCFG_A_read_xbar1(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Reads XBAR1 register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_read_xbar1(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_read_xbar1(basePointer)
#define SI32_PBCFG_A_read_xbar1(basePointer) \
(basePointer->XBAR1.U32)


/// @fn _SI32_PBCFG_A_enable_xbar1_peripherals(SI32_PBCFG_A_Type* basePointer,
///      uint32_t mask)
///
/// @brief
/// See Support.h for peripheral definitions.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  mask
///  Valid range is 32 bits.
///  Peripherals to enable.
///
void
_SI32_PBCFG_A_enable_xbar1_peripherals(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*mask*/);
///
/// @def SI32_PBCFG_A_enable_xbar1_peripherals(basePointer, mask)
#define SI32_PBCFG_A_enable_xbar1_peripherals(basePointer, mask) \
   (basePointer->XBAR1_SET = mask)


/// @fn _SI32_PBCFG_A_disable_xbar1_peripherals(SI32_PBCFG_A_Type* basePointer,
///      uint32_t mask)
///
/// @brief
/// See Support.h for peripheral definitions.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  mask
///  Valid range is 32 bits.
///  Peripherals to disable.
///
void
_SI32_PBCFG_A_disable_xbar1_peripherals(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*mask*/);
///
/// @def SI32_PBCFG_A_disable_xbar1_peripherals(basePointer, mask)
#define SI32_PBCFG_A_disable_xbar1_peripherals(basePointer, mask) \
   (basePointer->XBAR1_CLR = mask)


/// @fn _SI32_PBCFG_A_enable_xbar1_signal(SI32_PBCFG_A_Type* basePointer,
///      SI32_PBCFG_A_XBAR1_Enum_Type signal)
///
/// @brief
/// Enables a signal on crossbar 1.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  signal
///  Valid range is 8 bits.
///  See Support.h for signal definitions.
///
void
_SI32_PBCFG_A_enable_xbar1_signal(SI32_PBCFG_A_Type* /*basePointer*/,
   SI32_PBCFG_A_XBAR1_Enum_Type /*signal*/);
///
/// @def SI32_PBCFG_A_enable_xbar1_signal(basePointer, signal)
#define SI32_PBCFG_A_enable_xbar1_signal(basePointer, signal) \
   _SI32_PBCFG_A_enable_xbar1_signal(basePointer, signal)


/// @fn _SI32_PBCFG_A_disable_xbar1_signal(SI32_PBCFG_A_Type* basePointer,
///      SI32_PBCFG_A_XBAR1_Enum_Type signal)
///
/// @brief
/// Disables a signal on crossbar 1.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  signal
///  Valid range is 8 bits.
///  See Support.h for signal definitions.
///
void
_SI32_PBCFG_A_disable_xbar1_signal(SI32_PBCFG_A_Type* /*basePointer*/,
   SI32_PBCFG_A_XBAR1_Enum_Type /*signal*/);
///
/// @def SI32_PBCFG_A_disable_xbar1_signal(basePointer, signal)
#define SI32_PBCFG_A_disable_xbar1_signal(basePointer, signal) \
   _SI32_PBCFG_A_disable_xbar1_signal(basePointer, signal)


/// @fn _SI32_PBCFG_A_enable_crossbar_1(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_enable_crossbar_1(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_enable_crossbar_1(basePointer)
#define SI32_PBCFG_A_enable_crossbar_1(basePointer) \
   (basePointer->XBAR1_SET = SI32_PBCFG_A_XBAR1_XBAR1EN_MASK)


/// @fn _SI32_PBCFG_A_disable_crossbar_1(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_disable_crossbar_1(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_disable_crossbar_1(basePointer)
#define SI32_PBCFG_A_disable_crossbar_1(basePointer) \
   (basePointer->XBAR1_CLR = SI32_PBCFG_A_XBAR1_XBAR1EN_MASK)


/// @fn _SI32_PBCFG_A_write_pbkey(SI32_PBCFG_A_Type* basePointer,
///      uint32_t pbkey)
///
/// @brief
/// Writes PBKEY register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  pbkey
///  Valid range is 32 bits.
///
void
_SI32_PBCFG_A_write_pbkey(SI32_PBCFG_A_Type* /*basePointer*/,
   uint32_t /*pbkey*/);
///
/// @def SI32_PBCFG_A_write_pbkey(basePointer, pbkey)
#define SI32_PBCFG_A_write_pbkey(basePointer, pbkey) \
   (basePointer->PBKEY.U32 = pbkey)


/// @fn _SI32_PBCFG_A_read_pbkey(SI32_PBCFG_A_Type* basePointer)
///
/// @brief
/// Reads PBKEY register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PBCFG_A_read_pbkey(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_read_pbkey(basePointer)
#define SI32_PBCFG_A_read_pbkey(basePointer) \
(basePointer->PBKEY.U32)


/// @fn _SI32_PBCFG_A_unlock_ports(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_unlock_ports(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_unlock_ports(basePointer)
#define SI32_PBCFG_A_unlock_ports(basePointer) \
   _SI32_PBCFG_A_unlock_ports(basePointer)


/// @fn _SI32_PBCFG_A_lock_ports(SI32_PBCFG_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PBCFG_A_lock_ports(SI32_PBCFG_A_Type* /*basePointer*/);
///
/// @def SI32_PBCFG_A_lock_ports(basePointer)
#define SI32_PBCFG_A_lock_ports(basePointer) \
   (basePointer->PBKEY.U32 = 0x00)



#ifdef __cplusplus
}
#endif

#endif // __SI32_PBCFG_A_TYPE_H__

//-eof--------------------------------------------------------------------------
