
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032715                       # Number of seconds simulated
sim_ticks                                 32714948121                       # Number of ticks simulated
final_tick                               604217871240                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151644                       # Simulator instruction rate (inst/s)
host_op_rate                                   197401                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2174501                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892704                       # Number of bytes of host memory used
host_seconds                                 15044.80                       # Real time elapsed on the host
sim_insts                                  2281448346                       # Number of instructions simulated
sim_ops                                    2969858770                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2024064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       833152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2861824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       799104                       # Number of bytes written to this memory
system.physmem.bytes_written::total            799104                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15813                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6509                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22358                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6243                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6243                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61869699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        78252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25467013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                87477565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        78252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140853                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24426265                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24426265                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24426265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61869699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        78252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25467013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              111903830                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78453114                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28439195                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24867383                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801429                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14155570                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13672536                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044578                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56666                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158209234                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28439195                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15717114                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8851048                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3916654                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526302                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77047521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.363853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44480112     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615110      2.10%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950067      3.83%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766826      3.59%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557351      5.91%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746650      6.16%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125727      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849153      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13956525     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77047521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362499                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016609                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34583173                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3785253                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519374                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125539                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7034172                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094182                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177022958                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7034172                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36039519                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1343739                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       426795                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30177048                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2026239                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172364474                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690917                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       822778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228856440                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784514262                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784514262                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79960229                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5406293                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26522127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760781                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97885                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2059989                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163143948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137686412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182463                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48952538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134431576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77047521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26666637     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14345513     18.62%     53.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12609516     16.37%     69.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669078      9.95%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8010142     10.40%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725055      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2084216      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555418      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381946      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77047521                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541315     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176148     21.55%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100080     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108005899     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085566      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23696292     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4888734      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137686412                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.755015                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817543                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353420345                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212116771                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133195823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138503955                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       341017                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7592056                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          759                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407426                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7034172                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         742255                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        60148                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163163813                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26522127                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760781                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          202                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021439                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135114888                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22776493                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571518                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547795                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20420821                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771302                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722237                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133344953                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133195823                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81844336                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199755779                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697776                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409722                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49552838                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806188                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70013349                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32206503     46.00%     46.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842293     21.20%     67.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8299684     11.85%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813205      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2699475      3.86%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127912      1.61%     88.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3012049      4.30%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877268      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4134960      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70013349                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4134960                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229042813                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333368742                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1405593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.784531                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.784531                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.274647                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.274647                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624996414                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174594770                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182442925                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78453114                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29485629                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24061913                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962192                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12188791                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11624733                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3041100                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86126                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30497751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             160178844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29485629                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14665833                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34724372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10246249                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4688984                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14846483                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       754519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78178883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.337108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43454511     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2841071      3.63%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4279638      5.47%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2954979      3.78%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2081975      2.66%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2021589      2.59%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1206318      1.54%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2617914      3.35%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16720888     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78178883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375838                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041714                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31371284                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4899911                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33154130                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       486207                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8267338                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4962822                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          933                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191786393                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2408                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8267338                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33123174                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         464960                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1900047                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31853044                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2570309                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186074311                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1077449                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260876364                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    866069160                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    866069160                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160790035                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100086291                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33533                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16007                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7640370                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17080870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8745102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110032                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2078257                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173476270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138661441                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278545                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57777901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176575122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78178883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922541                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28062825     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15788940     20.20%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10962916     14.02%     70.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7457914      9.54%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7669846      9.81%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3627627      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3245137      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       624838      0.80%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       738840      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78178883                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         752841     70.59%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150052     14.07%     84.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163651     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115934699     83.61%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1756140      1.27%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15952      0.01%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13631406      9.83%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7323244      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138661441                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767443                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1066551                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007692                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    356846859                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231286533                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134825004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139727992                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       436144                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6617119                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5971                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          408                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2096972                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8267338                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         241516                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46126                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173508231                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       597740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17080870                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8745102                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16007                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          408                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1189419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1074683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2264102                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136112162                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12745233                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2549277                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19881051                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19344181                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7135818                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734949                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134883256                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134825004                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87328345                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        248016431                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718542                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93514706                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115266705                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58241713                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1977781                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69911544                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26800160     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19996604     28.60%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7571613     10.83%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4238900      6.06%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3544522      5.07%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1589806      2.27%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1513843      2.17%     93.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1048769      1.50%     94.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3607327      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69911544                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93514706                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115266705                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17111881                       # Number of memory references committed
system.switch_cpus1.commit.loads             10463751                       # Number of loads committed
system.switch_cpus1.commit.membars              15952                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16717898                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103770207                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2381623                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3607327                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           239812635                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          355289534                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 274231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93514706                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115266705                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93514706                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838939                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838939                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191982                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191982                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       611357836                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187427186                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176385615                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31904                       # number of misc regfile writes
system.l2.replacements                          22358                       # number of replacements
system.l2.tagsinuse                       8191.896882                       # Cycle average of tags in use
system.l2.total_refs                           337448                       # Total number of references to valid blocks.
system.l2.sampled_refs                          30550                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.045761                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           112.081635                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.561694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3956.115433                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.862586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1644.879519                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1474.275807                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            995.120209                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013682                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.482924                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000594                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.200791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.179965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.121475                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999987                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33654                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        24527                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   58181                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15658                       # number of Writeback hits
system.l2.Writeback_hits::total                 15658                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33654                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        24527                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58181                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33654                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        24527                       # number of overall hits
system.l2.overall_hits::total                   58181                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15813                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6490                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22339                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15813                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6509                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22358                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15813                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6509                       # number of overall misses
system.l2.overall_misses::total                 22358                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       835947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    980462582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1158491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    413889117                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1396346137                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1059734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1059734                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       835947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    980462582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1158491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    414948851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1397405871                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       835947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    980462582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1158491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    414948851                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1397405871                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        31017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               80520                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15658                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15658                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        31036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80539                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        31036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80539                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.319668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.209240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.277434                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.319668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.209724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277605                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.319668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.209724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277605                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52246.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62003.578195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57924.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63773.361633                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62507.101347                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 55775.473684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55775.473684                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52246.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62003.578195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57924.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63750.015517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62501.380759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52246.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62003.578195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57924.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63750.015517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62501.380759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6243                       # number of writebacks
system.l2.writebacks::total                      6243                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15813                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6490                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22339                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22358                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       745202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    888786202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1043848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    376362598                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1266937850                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       950726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       950726                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       745202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    888786202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1043848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    377313324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1267888576                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       745202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    888786202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1043848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    377313324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1267888576                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.319668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.209240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.277434                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.209724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.209724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277605                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46575.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56206.045785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52192.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57991.155316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56714.170285                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 50038.210526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50038.210526                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46575.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56206.045785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52192.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57967.940390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56708.497003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46575.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56206.045785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52192.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57967.940390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56708.497003                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.948753                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872114.911602                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.948753                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025559                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526283                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526283                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526283                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1018516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1018516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1018516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1018516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1018516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1018516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526302                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53606.105263                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53606.105263                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53606.105263                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53606.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53606.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53606.105263                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       855574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       855574                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       855574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       855574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       855574                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       855574                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53473.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53473.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53473.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49467                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452835                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49723                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4956.515798                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.431560                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.568440                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670062                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25003554                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25003554                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25003554                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25003554                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       161718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       161718                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       161718                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        161718                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       161718                       # number of overall misses
system.cpu0.dcache.overall_misses::total       161718                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7579824997                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7579824997                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7579824997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7579824997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7579824997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7579824997                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165272                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165272                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165272                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165272                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007763                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007763                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006426                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006426                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006426                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46870.632811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46870.632811                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46870.632811                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46870.632811                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46870.632811                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46870.632811                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8708                       # number of writebacks
system.cpu0.dcache.writebacks::total             8708                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112251                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112251                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112251                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112251                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112251                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112251                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49467                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49467                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49467                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1241885800                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1241885800                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1241885800                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1241885800                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1241885800                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1241885800                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001966                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001966                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25105.338913                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25105.338913                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25105.338913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25105.338913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25105.338913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25105.338913                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.747386                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102787746                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2366497.309013                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.747386                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028441                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743185                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14846459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14846459                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14846459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14846459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14846459                       # number of overall hits
system.cpu1.icache.overall_hits::total       14846459                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1523644                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1523644                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1523644                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1523644                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1523644                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1523644                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14846483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14846483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14846483                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14846483                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14846483                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14846483                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63485.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63485.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63485.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63485.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63485.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63485.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1182320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1182320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1182320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1182320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1182320                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1182320                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        59116                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        59116                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        59116                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        59116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        59116                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        59116                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31036                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175938571                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31292                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5622.477662                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.888396                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.111604                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901908                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098092                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9705140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9705140                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6615824                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6615824                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15986                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15986                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15952                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16320964                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16320964                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16320964                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16320964                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62817                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        62949                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62949                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        62949                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62949                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1920134822                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1920134822                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8713243                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8713243                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1928848065                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1928848065                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1928848065                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1928848065                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9767957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9767957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6615956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6615956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16383913                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16383913                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16383913                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16383913                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006431                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003842                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003842                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003842                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003842                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30567.120716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30567.120716                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66009.416667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66009.416667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30641.440928                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30641.440928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30641.440928                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30641.440928                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6950                       # number of writebacks
system.cpu1.dcache.writebacks::total             6950                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31800                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31913                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31913                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31913                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31913                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31017                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31036                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31036                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31036                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    612596982                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    612596982                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1100935                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1100935                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    613697917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    613697917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    613697917                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    613697917                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19750.362124                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19750.362124                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 57943.947368                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57943.947368                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19773.743943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19773.743943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19773.743943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19773.743943                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
