{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651859050968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651859050971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:44:10 2022 " "Processing started: Fri May 06 12:44:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651859050971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859050971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859050971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651859052004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651859052004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/loading_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/loading_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_Screen " "Found entity 1: Loading_Screen" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 HZ.sv(182) " "Verilog HDL Expression warning at HZ.sv(182): truncated literal to match 10 bits" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HZ " "Found entity 1: HZ" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 CheeseCoin.sv(148) " "Verilog HDL Expression warning at CheeseCoin.sv(148): truncated literal to match 10 bits" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/cheesecoin.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/cheesecoin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheeseCoin " "Found entity 1: CheeseCoin" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/start_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/start_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Start_Screen " "Found entity 1: Start_Screen" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "SVs/FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/death_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/death_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Death_Screen " "Found entity 1: Death_Screen" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/heart.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/heart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart " "Found entity 1: heart" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058604 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 One_UP.sv(174) " "Verilog HDL Expression warning at One_UP.sv(174): truncated literal to match 10 bits" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 174 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/one_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/one_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 One_UP " "Found entity 1: One_UP" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058608 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "29 Star.sv(65) " "Verilog HDL Expression warning at Star.sv(65): truncated literal to match 29 bits" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058610 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "29 Star.sv(107) " "Verilog HDL Expression warning at Star.sv(107): truncated literal to match 29 bits" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058610 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Star.sv(162) " "Verilog HDL Expression warning at Star.sv(162): truncated literal to match 10 bits" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/star.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/star.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Star " "Found entity 1: Star" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Smart_Tom.sv(182) " "Verilog HDL Expression warning at Smart_Tom.sv(182): truncated literal to match 10 bits" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/smart_tom.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/smart_tom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Smart_Tom " "Found entity 1: Smart_Tom" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "SVs/TestBench.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/max8.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/max8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "SVs/Max8.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Max8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "300hz-1.sv(12) " "Verilog HDL information at 300hz-1.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651859058626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "300hz-1.sv(42) " "Verilog HDL information at 300hz-1.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651859058626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/300hz-1.sv 2 2 " "Found 2 design units, including 2 entities, in source file svs/300hz-1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreClk " "Found entity 1: scoreClk" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058630 ""} { "Info" "ISGN_ENTITY_NAME" "2 SmartTomClk " "Found entity 2: SmartTomClk" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk score-1.sv(2) " "Verilog HDL Declaration information at score-1.sv(2): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/score-1.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/score-1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058635 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Background.sv(19) " "Verilog HDL Expression warning at Background.sv(19): truncated literal to match 10 bits" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058637 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Background.sv(20) " "Verilog HDL Expression warning at Background.sv(20): truncated literal to match 10 bits" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058637 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Background.sv(22) " "Verilog HDL Expression warning at Background.sv(22): truncated literal to match 10 bits" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058639 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Dumb_Tom.sv(140) " "Verilog HDL Expression warning at Dumb_Tom.sv(140): truncated literal to match 10 bits" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1651859058641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/dumb_tom.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/dumb_tom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dumb_Tom " "Found entity 1: Dumb_Tom" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vram_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vram_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM_Reader " "Found entity 1: VRAM_Reader" {  } { { "SVs/VRAM_Reader.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VRAM_Reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vram_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vram_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vram_driver " "Found entity 1: vram_driver" {  } { { "SVs/vram_driver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vram_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/jerry.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/jerry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jerry " "Found entity 1: Jerry" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "background Background game.sv(16) " "Verilog HDL Declaration information at game.sv(16): object \"background\" differs only in case from object \"Background\" in the same scope" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/game.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/entities.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/entities.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entities " "Found entity 1: entities" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red Red vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"red\" differs only in case from object \"Red\" in the same scope" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green Green vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"green\" differs only in case from object \"Green\" in the same scope" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue Blue vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"blue\" differs only in case from object \"Blue\" in the same scope" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/vga_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/vga_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avl_interface " "Found entity 1: vga_avl_interface" {  } { { "SVs/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/vga_avl_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/final.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1 " "Found entity 1: final_soc_mm_interconnect_1" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_avalon_st_adapter_006 " "Found entity 1: final_soc_mm_interconnect_1_avalon_st_adapter_006" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_1_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_rsp_mux " "Found entity 1: final_soc_mm_interconnect_1_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058745 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_rsp_demux " "Found entity 1: final_soc_mm_interconnect_1_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_cmd_mux " "Found entity 1: final_soc_mm_interconnect_1_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_cmd_demux " "Found entity 1: final_soc_mm_interconnect_1_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058766 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058766 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058766 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058766 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_1_router_008.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_1_router_008.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_router_008_default_decode " "Found entity 1: final_soc_mm_interconnect_1_router_008_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058787 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_1_router_008 " "Found entity 2: final_soc_mm_interconnect_1_router_008" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_1_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058791 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_1_router_002 " "Found entity 2: final_soc_mm_interconnect_1_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_1_router_default_decode " "Found entity 1: final_soc_mm_interconnect_1_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058795 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_1_router " "Found entity 2: final_soc_mm_interconnect_1_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_usb_rst " "Found entity 1: final_soc_usb_rst" {  } { { "final_soc/synthesis/submodules/final_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_timer_0 " "Found entity 1: final_soc_timer_0" {  } { { "final_soc/synthesis/submodules/final_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys_0 " "Found entity 1: final_soc_sysid_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_spi_0 " "Found entity 1: final_soc_spi_0" {  } { { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058837 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058837 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_vg92 " "Found entity 3: final_soc_sdram_pll_altpll_vg92" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058837 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_leds_pio " "Found entity 1: final_soc_leds_pio" {  } { { "final_soc/synthesis/submodules/final_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_keycode " "Found entity 1: final_soc_keycode" {  } { { "final_soc/synthesis/submodules/final_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_key " "Found entity 1: final_soc_key" {  } { { "final_soc/synthesis/submodules/final_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058910 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_soc_jtag_uart_0_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058910 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058910 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_soc_jtag_uart_0_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058910 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart_0 " "Found entity 5: final_soc_jtag_uart_0" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_i2cslave_to_avlmm_bridge " "Found entity 1: altera_i2cslave_to_avlmm_bridge" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_avl_mst_intf_gen " "Found entity 1: altr_i2c_avl_mst_intf_gen" {  } { { "final_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_clk_cnt " "Found entity 1: altr_i2c_clk_cnt" {  } { { "final_soc/synthesis/submodules/altr_i2c_clk_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_clk_cnt.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_condt_det.v(164) " "Verilog HDL warning at altr_i2c_condt_det.v(164): extended using \"x\" or \"z\"" {  } { { "final_soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_condt_det.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651859058924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altr_i2c_condt_det.v(39) " "Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "final_soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_condt_det.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_condt_det " "Found entity 1: altr_i2c_condt_det" {  } { { "final_soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_condt_det.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_databuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_databuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_databuffer " "Found entity 1: altr_i2c_databuffer" {  } { { "final_soc/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_databuffer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_rxshifter.v(264) " "Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using \"x\" or \"z\"" {  } { { "final_soc/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_rxshifter.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651859058931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_rxshifter " "Found entity 1: altr_i2c_rxshifter" {  } { { "final_soc/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_rxshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_slvfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_slvfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_slvfsm " "Found entity 1: altr_i2c_slvfsm" {  } { { "final_soc/synthesis/submodules/altr_i2c_slvfsm.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_slvfsm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_spksupp " "Found entity 1: altr_i2c_spksupp" {  } { { "final_soc/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_spksupp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txout " "Found entity 1: altr_i2c_txout" {  } { { "final_soc/synthesis/submodules/altr_i2c_txout.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_txout.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058943 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_txshifter.v(224) " "Verilog HDL warning at altr_i2c_txshifter.v(224): extended using \"x\" or \"z\"" {  } { { "final_soc/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_txshifter.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651859058946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altr_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altr_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txshifter " "Found entity 1: altr_i2c_txshifter" {  } { { "final_soc/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_txshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_hex_digits_pio " "Found entity 1: final_soc_hex_digits_pio" {  } { { "final_soc/synthesis/submodules/final_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "final_soc/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "final_soc/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_audio_0 " "Found entity 1: final_soc_audio_0" {  } { { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_acc " "Found entity 1: final_soc_acc" {  } { { "final_soc/synthesis/submodules/final_soc_acc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_acc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red Red vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"red\" differs only in case from object \"Red\" in the same scope" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green Green vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"green\" differs only in case from object \"Green\" in the same scope" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue Blue vga_avl_interface.sv(22) " "Verilog HDL Declaration information at vga_avl_interface.sv(22): object \"blue\" differs only in case from object \"Blue\" in the same scope" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651859058981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/vga_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/vga_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avl_interface " "Found entity 1: vga_avl_interface" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_SDRAM_input_efifo_module " "Found entity 1: final_soc_SDRAM_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058989 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_SDRAM " "Found entity 2: final_soc_SDRAM" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "SVs/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651859058991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "SVs/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859058995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859058995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "SVs/Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859059000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859059000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svs/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file svs/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "SVs/ball.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859059005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859059005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859059010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859059010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859059016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859059016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "st1indx1 Entities.sv(157) " "Verilog HDL Implicit Net warning at Entities.sv(157): created implicit net for \"st1indx1\"" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stindy1st1indx1 Entities.sv(160) " "Verilog HDL Implicit Net warning at Entities.sv(160): created implicit net for \"stindy1st1indx1\"" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059016 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Star.sv(180) " "Verilog HDL or VHDL warning at Star.sv(180): conditional expression evaluates to a constant" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 180 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059020 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Dumb_Tom.sv(158) " "Verilog HDL or VHDL warning at Dumb_Tom.sv(158): conditional expression evaluates to a constant" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 158 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059023 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(318) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059026 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(328) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059026 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(338) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059027 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_SDRAM.v(682) " "Verilog HDL or VHDL warning at final_soc_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059027 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at final_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651859059044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651859059352 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "aud_mclk_ctr Final.sv(122) " "Verilog HDL warning at Final.sv(122): object aud_mclk_ctr used but never assigned" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651859059353 "|Final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_serial_scl_in Final.sv(123) " "Verilog HDL or VHDL warning at Final.sv(123): object \"i2c_serial_scl_in\" assigned a value but never read" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651859059353 "|Final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_serial_sda_in Final.sv(123) " "Verilog HDL or VHDL warning at Final.sv(123): object \"i2c_serial_sda_in\" assigned a value but never read" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651859059353 "|Final"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i2c_serial_scl_oe Final.sv(123) " "Verilog HDL warning at Final.sv(123): object i2c_serial_scl_oe used but never assigned" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651859059353 "|Final"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i2c_serial_sda_oe Final.sv(123) " "Verilog HDL warning at Final.sv(123): object i2c_serial_sda_oe used but never assigned" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651859059353 "|Final"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "aud_mclk_ctr\[1\] 0 Final.sv(122) " "Net \"aud_mclk_ctr\[1\]\" at Final.sv(122) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859059354 "|Final"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_serial_scl_oe 0 Final.sv(123) " "Net \"i2c_serial_scl_oe\" at Final.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859059354 "|Final"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_serial_sda_oe 0 Final.sv(123) " "Net \"i2c_serial_sda_oe\" at Final.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859059354 "|Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "SVs/Final.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:u0 " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:u0\"" {  } { { "SVs/Final.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_SDRAM final_soc:u0\|final_soc_SDRAM:sdram " "Elaborating entity \"final_soc_SDRAM\" for hierarchy \"final_soc:u0\|final_soc_SDRAM:sdram\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_SDRAM_input_efifo_module final_soc:u0\|final_soc_SDRAM:sdram\|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module " "Elaborating entity \"final_soc_SDRAM_input_efifo_module\" for hierarchy \"final_soc:u0\|final_soc_SDRAM:sdram\|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module\"" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "the_final_soc_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avl_interface final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0 " "Elaborating entity \"vga_avl_interface\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\"" {  } { { "final_soc/synthesis/final_soc.v" "vga_avl_mode_interface_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059471 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_avl_interface.sv(19) " "Output port \"AVL_READDATA\" at vga_avl_interface.sv(19) has no driver" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651859059476 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM_Reader final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read " "Elaborating entity \"VRAM_Reader\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "VRAM_Read" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\"" {  } { { "SVs/VRAM_Reader.sv" "vga_ctrl" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VRAM_Reader.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859059489 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859059489 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0 " "Elaborating entity \"game\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "g0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059496 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ColorStart game.sv(10) " "Output port \"ColorStart\" at game.sv(10) has no driver" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651859059561 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ColorDeath game.sv(11) " "Output port \"ColorDeath\" at game.sv(11) has no driver" {  } { { "SVs/game.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651859059561 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0 " "Elaborating entity \"Background\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\"" {  } { { "SVs/game.sv" "b0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Background.sv(26) " "Verilog HDL assignment warning at Background.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859059571 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Background.sv(37) " "Verilog HDL assignment warning at Background.sv(37): truncated value with size 32 to match size of target (25)" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859059571 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Background.sv(88) " "Verilog HDL assignment warning at Background.sv(88): truncated value with size 32 to match size of target (19)" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859059571 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|Background:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0 " "Elaborating entity \"rom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\"" {  } { { "SVs/Background.sv" "rom_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Backgroun.mif " "Parameter \"init_file\" = \"Backgroun.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859059664 ""}  } { { "rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859059664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akd1 " "Found entity 1: altsyncram_akd1" {  } { { "db/altsyncram_akd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859059705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859059705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akd1 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated " "Elaborating entity \"altsyncram_akd1\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8f2 " "Found entity 1: altsyncram_k8f2" {  } { { "db/altsyncram_k8f2.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859059763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859059763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8f2 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1 " "Elaborating entity \"altsyncram_k8f2\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\"" {  } { { "db/altsyncram_akd1.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859059768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/decode_79a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859061074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859061074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_79a:decode4 " "Elaborating entity \"decode_79a\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_79a:decode4\"" {  } { { "db/altsyncram_k8f2.tdf" "decode4" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859061080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859061132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859061132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_0l9:rden_decode_a " "Elaborating entity \"decode_0l9\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|decode_0l9:rden_decode_a\"" {  } { { "db/altsyncram_k8f2.tdf" "rden_decode_a" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859061140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j3b " "Found entity 1: mux_j3b" {  } { { "db/mux_j3b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/mux_j3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859061194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859061194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j3b final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|mux_j3b:mux6 " "Elaborating entity \"mux_j3b\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|altsyncram_k8f2:altsyncram1\|mux_j3b:mux6\"" {  } { { "db/altsyncram_k8f2.tdf" "mux6" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_k8f2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859061201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akd1.tdf" "mgl_prim2" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859061934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859061944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905073 " "Parameter \"NODE_NAME\" = \"1919905073\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 307200 " "Parameter \"NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 19 " "Parameter \"WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859061944 ""}  } { { "db/altsyncram_akd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_akd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859061944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859062032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859062128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|rom:rom_0\|altsyncram:altsyncram_component\|altsyncram_akd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859062219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entities final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0 " "Elaborating entity \"entities\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\"" {  } { { "SVs/game.sv" "e0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859062258 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stindy1 Entities.sv(23) " "Verilog HDL warning at Entities.sv(23): object stindy1 used but never assigned" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651859062318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Entities.sv(157) " "Verilog HDL or VHDL warning at the Entities.sv(157): index expression is not wide enough to address all of the elements in the array" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 157 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1651859062340 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Entities.sv(158) " "Verilog HDL or VHDL warning at the Entities.sv(158): index expression is not wide enough to address all of the elements in the array" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 158 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1651859062340 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KilledJerry\[48..12\] 0 Entities.sv(18) " "Net \"KilledJerry\[48..12\]\" at Entities.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859063550 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KilledJerry\[9..6\] 0 Entities.sv(18) " "Net \"KilledJerry\[9..6\]\" at Entities.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859063550 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "StarBoost\[10..2\] 0 Entities.sv(21) " "Net \"StarBoost\[10..2\]\" at Entities.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859063550 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stindy1\[5..0\] 0 Entities.sv(23) " "Net \"stindy1\[5..0\]\" at Entities.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859063550 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "One_Up\[9..2\] 0 Entities.sv(25) " "Net \"One_Up\[9..2\]\" at Entities.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859063550 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CheeseCoin\[49..5\] 0 Entities.sv(26) " "Net \"CheeseCoin\[49..5\]\" at Entities.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "SVs/Entities.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651859063550 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jerry final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Jerry:j0 " "Elaborating entity \"Jerry\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Jerry:j0\"" {  } { { "SVs/Entities.sv" "j0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Jerry.sv(104) " "Verilog HDL assignment warning at Jerry.sv(104): truncated value with size 32 to match size of target (26)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069223 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Jerry.sv(112) " "Verilog HDL assignment warning at Jerry.sv(112): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069223 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Jerry.sv(113) " "Verilog HDL assignment warning at Jerry.sv(113): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069223 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(396) " "Verilog HDL assignment warning at Jerry.sv(396): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069247 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(402) " "Verilog HDL assignment warning at Jerry.sv(402): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069248 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(410) " "Verilog HDL assignment warning at Jerry.sv(410): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069248 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Jerry.sv(416) " "Verilog HDL assignment warning at Jerry.sv(416): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069248 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Jerry:j0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|heart:h0 " "Elaborating entity \"heart\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|heart:h0\"" {  } { { "SVs/Entities.sv" "h0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 heart.sv(31) " "Verilog HDL assignment warning at heart.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069305 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 heart.sv(44) " "Verilog HDL assignment warning at heart.sv(44): truncated value with size 32 to match size of target (3)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069305 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(60) " "Verilog HDL assignment warning at heart.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069305 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(73) " "Verilog HDL assignment warning at heart.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069306 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(84) " "Verilog HDL assignment warning at heart.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069306 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(95) " "Verilog HDL assignment warning at heart.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069306 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 heart.sv(106) " "Verilog HDL assignment warning at heart.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069306 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|heart:h0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smart_Tom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0 " "Elaborating entity \"Smart_Tom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0\"" {  } { { "SVs/Entities.sv" "st0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Smart_Tom.sv(73) " "Verilog HDL assignment warning at Smart_Tom.sv(73): truncated value with size 32 to match size of target (26)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069316 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Smart_Tom.sv(105) " "Verilog HDL assignment warning at Smart_Tom.sv(105): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069316 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Smart_Tom.sv(106) " "Verilog HDL assignment warning at Smart_Tom.sv(106): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069316 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(123) " "Verilog HDL assignment warning at Smart_Tom.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069316 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(124) " "Verilog HDL assignment warning at Smart_Tom.sv(124): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(141) " "Verilog HDL assignment warning at Smart_Tom.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(142) " "Verilog HDL assignment warning at Smart_Tom.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(146) " "Verilog HDL assignment warning at Smart_Tom.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(147) " "Verilog HDL assignment warning at Smart_Tom.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Smart_Tom.sv(148) " "Verilog HDL assignment warning at Smart_Tom.sv(148): truncated value with size 32 to match size of target (11)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(177) " "Verilog HDL assignment warning at Smart_Tom.sv(177): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(178) " "Verilog HDL assignment warning at Smart_Tom.sv(178): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(207) " "Verilog HDL assignment warning at Smart_Tom.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(211) " "Verilog HDL assignment warning at Smart_Tom.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069317 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(219) " "Verilog HDL assignment warning at Smart_Tom.sv(219): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(223) " "Verilog HDL assignment warning at Smart_Tom.sv(223): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(226) " "Verilog HDL assignment warning at Smart_Tom.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(227) " "Verilog HDL assignment warning at Smart_Tom.sv(227): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(230) " "Verilog HDL assignment warning at Smart_Tom.sv(230): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(234) " "Verilog HDL assignment warning at Smart_Tom.sv(234): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Smart_Tom.sv(235) " "Verilog HDL assignment warning at Smart_Tom.sv(235): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069318 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Smart_Tom:st0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0\|Max:max " "Elaborating entity \"Max\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Smart_Tom:st0\|Max:max\"" {  } { { "SVs/Smart_Tom.sv" "max" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dumb_Tom final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt0 " "Elaborating entity \"Dumb_Tom\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt0\"" {  } { { "SVs/Entities.sv" "dt0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Dumb_Tom.sv(71) " "Verilog HDL assignment warning at Dumb_Tom.sv(71): truncated value with size 32 to match size of target (26)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069341 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Dumb_Tom.sv(105) " "Verilog HDL assignment warning at Dumb_Tom.sv(105): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069341 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 Dumb_Tom.sv(106) " "Verilog HDL assignment warning at Dumb_Tom.sv(106): truncated value with size 10 to match size of target (7)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069341 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Dumb_Tom.sv(136) " "Verilog HDL assignment warning at Dumb_Tom.sv(136): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069341 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Dumb_Tom.sv(137) " "Verilog HDL assignment warning at Dumb_Tom.sv(137): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069341 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Dumb_Tom:dt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Star final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star0 " "Elaborating entity \"Star\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star0\"" {  } { { "SVs/Entities.sv" "star0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 Star.sv(108) " "Verilog HDL assignment warning at Star.sv(108): truncated value with size 32 to match size of target (29)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069358 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Star.sv(129) " "Verilog HDL assignment warning at Star.sv(129): truncated value with size 10 to match size of target (8)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069358 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Star.sv(130) " "Verilog HDL assignment warning at Star.sv(130): truncated value with size 10 to match size of target (8)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069358 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Star.sv(158) " "Verilog HDL assignment warning at Star.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069358 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Star.sv(159) " "Verilog HDL assignment warning at Star.sv(159): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069358 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|Star:star0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_UP final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|One_UP:up0 " "Elaborating entity \"One_UP\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|One_UP:up0\"" {  } { { "SVs/Entities.sv" "up0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 One_UP.sv(97) " "Verilog HDL assignment warning at One_UP.sv(97): truncated value with size 10 to match size of target (7)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069370 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 One_UP.sv(98) " "Verilog HDL assignment warning at One_UP.sv(98): truncated value with size 10 to match size of target (7)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069370 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(115) " "Verilog HDL assignment warning at One_UP.sv(115): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069370 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(116) " "Verilog HDL assignment warning at One_UP.sv(116): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069370 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(133) " "Verilog HDL assignment warning at One_UP.sv(133): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069370 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(134) " "Verilog HDL assignment warning at One_UP.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069370 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(138) " "Verilog HDL assignment warning at One_UP.sv(138): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(139) " "Verilog HDL assignment warning at One_UP.sv(139): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 One_UP.sv(140) " "Verilog HDL assignment warning at One_UP.sv(140): truncated value with size 32 to match size of target (11)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(169) " "Verilog HDL assignment warning at One_UP.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(170) " "Verilog HDL assignment warning at One_UP.sv(170): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(198) " "Verilog HDL assignment warning at One_UP.sv(198): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(202) " "Verilog HDL assignment warning at One_UP.sv(202): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(210) " "Verilog HDL assignment warning at One_UP.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(214) " "Verilog HDL assignment warning at One_UP.sv(214): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069371 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(217) " "Verilog HDL assignment warning at One_UP.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069372 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(218) " "Verilog HDL assignment warning at One_UP.sv(218): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069372 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(221) " "Verilog HDL assignment warning at One_UP.sv(221): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069372 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(225) " "Verilog HDL assignment warning at One_UP.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069372 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 One_UP.sv(226) " "Verilog HDL assignment warning at One_UP.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069372 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|One_UP:up0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheeseCoin final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0 " "Elaborating entity \"CheeseCoin\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\"" {  } { { "SVs/Entities.sv" "coin0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "movement_counter CheeseCoin.sv(128) " "Verilog HDL or VHDL warning at CheeseCoin.sv(128): object \"movement_counter\" assigned a value but never read" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651859069389 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 CheeseCoin.sv(69) " "Verilog HDL assignment warning at CheeseCoin.sv(69): truncated value with size 32 to match size of target (29)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069389 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 CheeseCoin.sv(114) " "Verilog HDL assignment warning at CheeseCoin.sv(114): truncated value with size 10 to match size of target (7)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069389 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 CheeseCoin.sv(115) " "Verilog HDL assignment warning at CheeseCoin.sv(115): truncated value with size 10 to match size of target (7)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069389 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CheeseCoin.sv(143) " "Verilog HDL assignment warning at CheeseCoin.sv(143): truncated value with size 32 to match size of target (10)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069390 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CheeseCoin.sv(144) " "Verilog HDL assignment warning at CheeseCoin.sv(144): truncated value with size 32 to match size of target (10)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069390 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CheeseCoin.sv(167) " "Verilog HDL assignment warning at CheeseCoin.sv(167): truncated value with size 32 to match size of target (10)" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069390 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HZ final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|HZ:hz0 " "Elaborating entity \"HZ\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|HZ:hz0\"" {  } { { "SVs/Entities.sv" "hz0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 HZ.sv(74) " "Verilog HDL assignment warning at HZ.sv(74): truncated value with size 32 to match size of target (26)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069403 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 HZ.sv(105) " "Verilog HDL assignment warning at HZ.sv(105): truncated value with size 10 to match size of target (8)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069403 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 HZ.sv(106) " "Verilog HDL assignment warning at HZ.sv(106): truncated value with size 10 to match size of target (8)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069403 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(123) " "Verilog HDL assignment warning at HZ.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(124) " "Verilog HDL assignment warning at HZ.sv(124): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(141) " "Verilog HDL assignment warning at HZ.sv(141): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(142) " "Verilog HDL assignment warning at HZ.sv(142): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(146) " "Verilog HDL assignment warning at HZ.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(147) " "Verilog HDL assignment warning at HZ.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 HZ.sv(148) " "Verilog HDL assignment warning at HZ.sv(148): truncated value with size 32 to match size of target (11)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069404 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(177) " "Verilog HDL assignment warning at HZ.sv(177): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(178) " "Verilog HDL assignment warning at HZ.sv(178): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(206) " "Verilog HDL assignment warning at HZ.sv(206): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(210) " "Verilog HDL assignment warning at HZ.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(218) " "Verilog HDL assignment warning at HZ.sv(218): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(222) " "Verilog HDL assignment warning at HZ.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(225) " "Verilog HDL assignment warning at HZ.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(226) " "Verilog HDL assignment warning at HZ.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(229) " "Verilog HDL assignment warning at HZ.sv(229): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(233) " "Verilog HDL assignment warning at HZ.sv(233): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069405 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HZ.sv(234) " "Verilog HDL assignment warning at HZ.sv(234): truncated value with size 32 to match size of target (10)" {  } { { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069406 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|HZ:hz0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0 " "Elaborating entity \"score\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\"" {  } { { "SVs/game.sv" "score0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 score-1.sv(44) " "Verilog HDL assignment warning at score-1.sv(44): truncated value with size 32 to match size of target (26)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069425 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 score-1.sv(50) " "Verilog HDL assignment warning at score-1.sv(50): truncated value with size 32 to match size of target (26)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069425 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 score-1.sv(59) " "Verilog HDL assignment warning at score-1.sv(59): truncated value with size 32 to match size of target (20)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069426 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 score-1.sv(62) " "Verilog HDL assignment warning at score-1.sv(62): truncated value with size 32 to match size of target (20)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069426 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(84) " "Verilog HDL assignment warning at score-1.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069426 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(125) " "Verilog HDL assignment warning at score-1.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069430 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(166) " "Verilog HDL assignment warning at score-1.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069432 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(207) " "Verilog HDL assignment warning at score-1.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069434 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 score-1.sv(248) " "Verilog HDL assignment warning at score-1.sv(248): truncated value with size 32 to match size of target (10)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069435 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 score-1.sv(315) " "Verilog HDL assignment warning at score-1.sv(315): truncated value with size 32 to match size of target (3)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069439 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 score-1.sv(316) " "Verilog HDL assignment warning at score-1.sv(316): truncated value with size 32 to match size of target (20)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069439 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score-1.sv(333) " "Verilog HDL assignment warning at score-1.sv(333): truncated value with size 32 to match size of target (4)" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069439 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreClk final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk " "Elaborating entity \"scoreClk\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\"" {  } { { "SVs/score-1.sv" "clk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 300hz-1.sv(18) " "Verilog HDL assignment warning at 300hz-1.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069460 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0|scoreClk:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|FSM:edsbitch " "Elaborating entity \"FSM\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|FSM:edsbitch\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "edsbitch" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 FSM.sv(124) " "Verilog HDL assignment warning at FSM.sv(124): truncated value with size 32 to match size of target (30)" {  } { { "SVs/FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/FSM.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069469 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|FSM:edsbitch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start_Screen final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Start_Screen:text_start " "Elaborating entity \"Start_Screen\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Start_Screen:text_start\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "text_start" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(10) " "Verilog HDL assignment warning at Start_Screen.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069477 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(20) " "Verilog HDL assignment warning at Start_Screen.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069477 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(28) " "Verilog HDL assignment warning at Start_Screen.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069477 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(36) " "Verilog HDL assignment warning at Start_Screen.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069478 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(44) " "Verilog HDL assignment warning at Start_Screen.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069478 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(52) " "Verilog HDL assignment warning at Start_Screen.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069479 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(60) " "Verilog HDL assignment warning at Start_Screen.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069479 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(68) " "Verilog HDL assignment warning at Start_Screen.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069480 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(76) " "Verilog HDL assignment warning at Start_Screen.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069480 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(84) " "Verilog HDL assignment warning at Start_Screen.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069480 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(92) " "Verilog HDL assignment warning at Start_Screen.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069481 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(100) " "Verilog HDL assignment warning at Start_Screen.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069481 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(108) " "Verilog HDL assignment warning at Start_Screen.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069481 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(116) " "Verilog HDL assignment warning at Start_Screen.sv(116): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069482 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(124) " "Verilog HDL assignment warning at Start_Screen.sv(124): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069482 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(132) " "Verilog HDL assignment warning at Start_Screen.sv(132): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069482 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(140) " "Verilog HDL assignment warning at Start_Screen.sv(140): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069482 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(148) " "Verilog HDL assignment warning at Start_Screen.sv(148): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069483 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(156) " "Verilog HDL assignment warning at Start_Screen.sv(156): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069483 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(164) " "Verilog HDL assignment warning at Start_Screen.sv(164): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069483 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Start_Screen.sv(172) " "Verilog HDL assignment warning at Start_Screen.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Start_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Start_Screen.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069484 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Start_Screen:text_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Death_Screen final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Death_Screen:text_death " "Elaborating entity \"Death_Screen\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Death_Screen:text_death\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "text_death" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(12) " "Verilog HDL assignment warning at Death_Screen.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069508 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(22) " "Verilog HDL assignment warning at Death_Screen.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069508 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(30) " "Verilog HDL assignment warning at Death_Screen.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069509 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(38) " "Verilog HDL assignment warning at Death_Screen.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069509 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(46) " "Verilog HDL assignment warning at Death_Screen.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069510 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(54) " "Verilog HDL assignment warning at Death_Screen.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069510 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(62) " "Verilog HDL assignment warning at Death_Screen.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069511 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(70) " "Verilog HDL assignment warning at Death_Screen.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069511 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(78) " "Verilog HDL assignment warning at Death_Screen.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069511 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(86) " "Verilog HDL assignment warning at Death_Screen.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069512 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(94) " "Verilog HDL assignment warning at Death_Screen.sv(94): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069512 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(102) " "Verilog HDL assignment warning at Death_Screen.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069513 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(110) " "Verilog HDL assignment warning at Death_Screen.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069513 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(118) " "Verilog HDL assignment warning at Death_Screen.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069513 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(126) " "Verilog HDL assignment warning at Death_Screen.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069513 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(134) " "Verilog HDL assignment warning at Death_Screen.sv(134): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069514 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(142) " "Verilog HDL assignment warning at Death_Screen.sv(142): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069514 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(150) " "Verilog HDL assignment warning at Death_Screen.sv(150): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069514 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(158) " "Verilog HDL assignment warning at Death_Screen.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069514 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(166) " "Verilog HDL assignment warning at Death_Screen.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069515 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(174) " "Verilog HDL assignment warning at Death_Screen.sv(174): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069515 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(182) " "Verilog HDL assignment warning at Death_Screen.sv(182): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069515 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(190) " "Verilog HDL assignment warning at Death_Screen.sv(190): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069516 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(198) " "Verilog HDL assignment warning at Death_Screen.sv(198): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069516 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(206) " "Verilog HDL assignment warning at Death_Screen.sv(206): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069516 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(214) " "Verilog HDL assignment warning at Death_Screen.sv(214): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069517 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(222) " "Verilog HDL assignment warning at Death_Screen.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069517 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(230) " "Verilog HDL assignment warning at Death_Screen.sv(230): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069517 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(238) " "Verilog HDL assignment warning at Death_Screen.sv(238): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069518 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(246) " "Verilog HDL assignment warning at Death_Screen.sv(246): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069518 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(254) " "Verilog HDL assignment warning at Death_Screen.sv(254): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069518 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Death_Screen.sv(262) " "Verilog HDL assignment warning at Death_Screen.sv(262): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Death_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Death_Screen.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069518 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Death_Screen:text_death"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Loading_Screen final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Loading_Screen:text_load " "Elaborating entity \"Loading_Screen\" for hierarchy \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|Loading_Screen:text_load\"" {  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "text_load" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(12) " "Verilog HDL assignment warning at Loading_Screen.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069563 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(21) " "Verilog HDL assignment warning at Loading_Screen.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069563 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(29) " "Verilog HDL assignment warning at Loading_Screen.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069563 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(37) " "Verilog HDL assignment warning at Loading_Screen.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069564 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(45) " "Verilog HDL assignment warning at Loading_Screen.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069564 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(53) " "Verilog HDL assignment warning at Loading_Screen.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069565 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(61) " "Verilog HDL assignment warning at Loading_Screen.sv(61): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069565 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(69) " "Verilog HDL assignment warning at Loading_Screen.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069566 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(77) " "Verilog HDL assignment warning at Loading_Screen.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069566 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(85) " "Verilog HDL assignment warning at Loading_Screen.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069567 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Loading_Screen.sv(93) " "Verilog HDL assignment warning at Loading_Screen.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "SVs/Loading_Screen.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Loading_Screen.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859069567 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|Loading_Screen:text_load"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_acc final_soc:u0\|final_soc_acc:acc " "Elaborating entity \"final_soc_acc\" for hierarchy \"final_soc:u0\|final_soc_acc:acc\"" {  } { { "final_soc/synthesis/final_soc.v" "acc" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_audio_0 final_soc:u0\|final_soc_audio_0:audio_0 " "Elaborating entity \"final_soc_audio_0\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\"" {  } { { "final_soc/synthesis/final_soc.v" "audio_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "final_soc/synthesis/submodules/final_soc_audio_0.v" "Bit_Clock_Edges" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "final_soc/synthesis/submodules/final_soc_audio_0.v" "Audio_In_Deserializer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859069790 ""}  } { { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859069790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ff31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ff31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ff31 " "Found entity 1: scfifo_ff31" {  } { { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859069827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859069827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ff31 final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated " "Elaborating entity \"scfifo_ff31\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2731 " "Found entity 1: a_dpfifo_2731" {  } { { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859069850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859069850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2731 final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo " "Elaborating entity \"a_dpfifo_2731\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\"" {  } { { "db/scfifo_ff31.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18b1 " "Found entity 1: altsyncram_18b1" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859069893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859069893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18b1 final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram " "Elaborating entity \"altsyncram_18b1\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\"" {  } { { "db/a_dpfifo_2731.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cmpr_a78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859069938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859069938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_2731.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_2731.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_lka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859069993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859069993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2731.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859069999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_2l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859070036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859070036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_2731.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859070083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859070083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_2731.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "final_soc/synthesis/submodules/final_soc_audio_0.v" "Audio_Out_Serializer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_hex_digits_pio final_soc:u0\|final_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_soc_hex_digits_pio\" for hierarchy \"final_soc:u0\|final_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "final_soc/synthesis/final_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_i2cslave_to_avlmm_bridge final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0 " "Elaborating entity \"altera_i2cslave_to_avlmm_bridge\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\"" {  } { { "final_soc/synthesis/final_soc.v" "i2cslave_to_avlmm_bridge_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_i2cslave_to_avlmm_bridge.v(701) " "Verilog HDL assignment warning at altera_i2cslave_to_avlmm_bridge.v(701): truncated value with size 32 to match size of target (2)" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859070642 "|Final|final_soc:u0|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_spksupp final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_spksupp:i_altr_i2c_spksupp " "Elaborating entity \"altr_i2c_spksupp\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_spksupp:i_altr_i2c_spksupp\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_spksupp" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_condt_det final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_condt_det:i_altr_i2c_condt_det " "Elaborating entity \"altr_i2c_condt_det\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_condt_det:i_altr_i2c_condt_det\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_condt_det" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_databuffer final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_databuffer:tx_databuffer " "Elaborating entity \"altr_i2c_databuffer\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_databuffer:tx_databuffer\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "tx_databuffer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altr_i2c_databuffer.v(48) " "Verilog HDL assignment warning at altr_i2c_databuffer.v(48): truncated value with size 32 to match size of target (1)" {  } { { "final_soc/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_databuffer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651859070676 "|Final|final_soc:u0|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0|altr_i2c_databuffer:tx_databuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_slvfsm final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_slvfsm:i_altr_i2c_slvfsm " "Elaborating entity \"altr_i2c_slvfsm\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_slvfsm:i_altr_i2c_slvfsm\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_slvfsm" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_avl_mst_intf_gen final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen " "Elaborating entity \"altr_i2c_avl_mst_intf_gen\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_avl_mst_intf_gen" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txshifter final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txshifter:i_altr_i2c_txshifter " "Elaborating entity \"altr_i2c_txshifter\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txshifter:i_altr_i2c_txshifter\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txshifter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_rxshifter final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_rxshifter:i_altr_i2c_rxshifter " "Elaborating entity \"altr_i2c_rxshifter\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_rxshifter:i_altr_i2c_rxshifter\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_rxshifter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txout final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txout:i_altr_i2c_txout " "Elaborating entity \"altr_i2c_txout\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txout:i_altr_i2c_txout\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txout" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_clk_cnt final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt " "Elaborating entity \"altr_i2c_clk_cnt\" for hierarchy \"final_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt\"" {  } { { "final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_clk_cnt" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_soc_jtag_uart_0\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_w final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859070894 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859070894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859070932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859070932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859070954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859070954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859070978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859070978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859070984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859071020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859071020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859071067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859071067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859071112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859071112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_r final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "final_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071409 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859071409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:u0\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_key final_soc:u0\|final_soc_key:key " "Elaborating entity \"final_soc_key\" for hierarchy \"final_soc:u0\|final_soc_key:key\"" {  } { { "final_soc/synthesis/final_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_keycode final_soc:u0\|final_soc_keycode:keycode " "Elaborating entity \"final_soc_keycode\" for hierarchy \"final_soc:u0\|final_soc_keycode:keycode\"" {  } { { "final_soc/synthesis/final_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_leds_pio final_soc:u0\|final_soc_leds_pio:leds_pio " "Elaborating entity \"final_soc_leds_pio\" for hierarchy \"final_soc:u0\|final_soc_leds_pio:leds_pio\"" {  } { { "final_soc/synthesis/final_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0 final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_soc_nios2_gen2_0\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_soc_nios2_gen2_0_cpu\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_test_bench final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_a_module final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071590 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859071590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859071636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859071636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_b_module final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_debug final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071755 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859071755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_break final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_pib final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_im final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_ocimem final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859071995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859071995 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859071995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859072038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859072038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_tck final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072178 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859072178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_onchip_memory2_0 final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_soc_onchip_memory2_0\" for hierarchy \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859072248 ""}  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859072248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ac1 " "Found entity 1: altsyncram_7ac1" {  } { { "db/altsyncram_7ac1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_7ac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859072291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859072291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ac1 final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7ac1:auto_generated " "Elaborating entity \"altsyncram_7ac1\" for hierarchy \"final_soc:u0\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7ac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll final_soc:u0\|final_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_soc_sdram_pll\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_stdsync_sv6 final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_dffpipe_l2c final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_altpll_vg92 final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_soc_sdram_pll_altpll_vg92\" for hierarchy \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_spi_0 final_soc:u0\|final_soc_spi_0:spi_0 " "Elaborating entity \"final_soc_spi_0\" for hierarchy \"final_soc:u0\|final_soc_spi_0:spi_0\"" {  } { { "final_soc/synthesis/final_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sysid_qsys_0 final_soc:u0\|final_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_soc_sysid_qsys_0\" for hierarchy \"final_soc:u0\|final_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_soc/synthesis/final_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_timer_0 final_soc:u0\|final_soc_timer_0:timer_0 " "Elaborating entity \"final_soc_timer_0\" for hierarchy \"final_soc:u0\|final_soc_timer_0:timer_0\"" {  } { { "final_soc/synthesis/final_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_usb_rst final_soc:u0\|final_soc_usb_rst:usb_rst " "Elaborating entity \"final_soc_usb_rst\" for hierarchy \"final_soc:u0\|final_soc_usb_rst:usb_rst\"" {  } { { "final_soc/synthesis/final_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0 final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_soc_mm_interconnect_0\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:i2cslave_to_avlmm_bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:i2cslave_to_avlmm_bridge_0_avalon_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "i2cslave_to_avlmm_bridge_0_avalon_master_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1 final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"final_soc_mm_interconnect_1\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_avl_mode_interface_0_avalon_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_avl_mode_interface_0_avalon_mm_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "vga_avl_mode_interface_0_avalon_mm_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:acc_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:acc_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "acc_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859072998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 3631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_router final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router:router " "Elaborating entity \"final_soc_mm_interconnect_1_router\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router:router\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "router" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 4938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_router_default_decode final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router:router\|final_soc_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_1_router_default_decode\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router:router\|final_soc_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_router_002 final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"final_soc_mm_interconnect_1_router_002\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_002:router_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_router_002_default_decode final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_002:router_002\|final_soc_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_1_router_002_default_decode\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_002:router_002\|final_soc_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_router_008 final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_008:router_008 " "Elaborating entity \"final_soc_mm_interconnect_1_router_008\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_008:router_008\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "router_008" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_router_008_default_decode final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_008:router_008\|final_soc_mm_interconnect_1_router_008_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_1_router_008_default_decode\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_router_008:router_008\|final_soc_mm_interconnect_1_router_008_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 5276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_cmd_demux final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"final_soc_mm_interconnect_1_cmd_demux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 5389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_cmd_mux final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"final_soc_mm_interconnect_1_cmd_mux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_rsp_demux final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"final_soc_mm_interconnect_1_rsp_demux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 5916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_rsp_mux final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"final_soc_mm_interconnect_1_rsp_mux\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 6397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 6576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651859073919 "|Final|final_soc:u0|final_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651859073919 "|Final|final_soc:u0|final_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651859073919 "|Final|final_soc:u0|final_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 6642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 6676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859073980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_avalon_st_adapter final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_soc_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 6807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_avalon_st_adapter_006 final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"final_soc_mm_interconnect_1_avalon_st_adapter_006\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" "avalon_st_adapter_006" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0 final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006\|final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|final_soc_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006\|final_soc_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_1_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_irq_mapper final_soc:u0\|final_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_soc_irq_mapper\" for hierarchy \"final_soc:u0\|final_soc_irq_mapper:irq_mapper\"" {  } { { "final_soc/synthesis/final_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859074236 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651859077014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.06.12:44:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.05.06.12:44:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859079538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859081184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859081284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859083208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859083269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859083330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859083407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859083410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859083410 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651859084092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859084252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859084326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859084336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859084384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084449 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859084449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859084500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859084500 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 37 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 67 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 97 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 127 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 157 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 187 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 217 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 247 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 277 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 307 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 337 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 367 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 397 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 427 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 457 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 487 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 234 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 37 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 67 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 97 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 127 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 157 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 187 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 217 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 247 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 277 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 307 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 337 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 367 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 397 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 427 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 457 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 487 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 357 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 37 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 67 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 97 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 127 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 157 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 187 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 217 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 247 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 277 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 307 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 337 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 367 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 397 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 427 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 457 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 487 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 37 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 67 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 97 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 127 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 157 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 187 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 217 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 247 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 277 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 307 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 337 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 367 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 397 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 427 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 457 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\] " "Synthesized away node \"final_soc:u0\|final_soc_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_ff31:auto_generated\|a_dpfifo_2731:dpfifo\|altsyncram_18b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_18b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/altsyncram_18b1.tdf" 487 2 0 } } { "db/a_dpfifo_2731.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/a_dpfifo_2731.tdf" 45 2 0 } } { "db/scfifo_ff31.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/scfifo_ff31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "final_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "final_soc/synthesis/submodules/final_soc_audio_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_audio_0.v" 329 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 226 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859085580 "|Final|final_soc:u0|final_soc_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651859085580 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651859085580 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_soc:u0\|final_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651859244573 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651859244573 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Mod0\"" {  } { { "SVs/score-1.sv" "Mod0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859603963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Mod0\"" {  } { { "SVs/Background.sv" "Mod0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859603963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|Div0\"" {  } { { "SVs/score-1.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859603963 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651859603963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0\"" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859604017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604017 ""}  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 333 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859604017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0\"" {  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859604234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604234 ""}  } { { "SVs/Background.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859604234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0\"" {  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859604374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0 " "Instantiated megafunction \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651859604374 ""}  } { { "SVs/score-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651859604374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651859604410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859604410 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651859606234 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651859606435 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651859606435 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651859606435 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651859606435 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[3\] GND pin " "The pin \"ARDUINO_IO\[3\]\" is fed by GND" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651859606435 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651859606435 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651859606435 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 442 -1 0 } } { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 356 -1 0 } } { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } } { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 72 -1 0 } } { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 133 -1 0 } } { "SVs/Smart_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Smart_Tom.sv" 174 -1 0 } } { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 15 -1 0 } } { "SVs/Jerry.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv" 322 -1 0 } } { "SVs/HZ.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/HZ.sv" 174 -1 0 } } { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 155 -1 0 } } { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 166 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 352 -1 0 } } { "final_soc/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_spksupp.v" 31 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 306 -1 0 } } { "SVs/heart.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/heart.sv" 25 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 243 -1 0 } } { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 132 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 398 -1 0 } } { "final_soc/synthesis/submodules/final_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v" 253 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 272 -1 0 } } { "final_soc/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altr_i2c_spksupp.v" 35 -1 0 } } { "final_soc/synthesis/submodules/final_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_timer_0.v" 181 -1 0 } } { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651859606545 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651859606545 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin4|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin2\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin2|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin3\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin3|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin1\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin1|CheeseCoin_Y_Motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[1\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[1\]~1\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[0\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[3\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[3\]~17\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[2\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[2\]~9\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[4\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[4\]~13\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[9\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[9\]~21\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[8\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[8\]~25\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[7\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[7\]~29\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[6\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[6\]~33\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\]~_emulated final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37 " "Register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\]\" is converted into an equivalent circuit using register \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin0\|CheeseCoin_Y_Motion\[5\]~_emulated\" and latch \"final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[5\]~37\"" {  } { { "SVs/CheeseCoin.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/CheeseCoin.sv" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651859606547 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|entities:e0|CheeseCoin:coin0|CheeseCoin_Y_Motion[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651859606547 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859621298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859621298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859621298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859621298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859621298 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859621298 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651859621298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651859621298 "|Final|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651859621298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859622118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "742 " "742 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651859682107 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859682414 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651859682414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECEFinal/output_files/Lab6.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECEFinal/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859683084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651859685863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651859685863 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651859686711 "|Final|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651859686711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28667 " "Implemented 28667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651859686711 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651859686711 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651859686711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28224 " "Implemented 28224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651859686711 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651859686711 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651859686711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651859686711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 414 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 414 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5338 " "Peak virtual memory: 5338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651859686809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:54:46 2022 " "Processing ended: Fri May 06 12:54:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651859686809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:36 " "Elapsed time: 00:10:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651859686809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:52 " "Total CPU time (on all processors): 00:10:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651859686809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651859686809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651859687950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651859687954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:54:47 2022 " "Processing started: Fri May 06 12:54:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651859687954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651859687954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651859687954 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651859688044 ""}
{ "Info" "0" "" "Project  = Lab6" {  } {  } 0 0 "Project  = Lab6" 0 0 "Fitter" 0 0 1651859688044 ""}
{ "Info" "0" "" "Revision = Lab6" {  } {  } 0 0 "Revision = Lab6" 0 0 "Fitter" 0 0 1651859688044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651859688282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651859688282 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651859688374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651859688397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651859688397 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651859688433 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 1852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651859688433 ""}  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651859688433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651859688654 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651859688660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651859689100 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651859689100 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 47409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651859689121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 47411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651859689121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 47413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651859689121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 47415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651859689121 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651859689121 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651859689121 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651859689121 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651859689121 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651859689121 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651859689127 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651859690027 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651859692353 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651859692364 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651859692364 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651859692434 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651859692460 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651859692466 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859692521 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651859692521 "|Final|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|hc\[7\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|hc\[7\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859692521 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651859692521 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859692522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651859692522 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859692522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651859692522 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|RestartGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|oneidx\[3\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|oneidx\[3\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859692522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651859692522 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0|scoreClk:clk|hundred"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651859692522 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651859692522 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859692639 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859692639 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1651859692639 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859692639 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859692639 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859692639 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1651859692639 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651859692640 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651859692640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651859692640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651859692640 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651859692640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 47393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs  " "Automatically promoted node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 47347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 6631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 46660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred  " "Automatically promoted node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred~0 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred~0" {  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 35811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "SVs/300hz-1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 3521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv  " "Automatically promoted node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv~0 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv~0" {  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 39589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "SVs/VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 6626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame  " "Automatically promoted node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt4\|active~0 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt4\|active~0" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 10651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt1\|active~1 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt1\|active~1" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 11939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt3\|active~2 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt3\|active~2" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 12624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt2\|active~1 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt2\|active~1" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 12706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star1\|active~0 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star1\|active~0" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 13380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt0\|active~0 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt0\|active~0" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 13488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star1\|active~2 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Star:star1\|active~2" {  } { { "SVs/Star.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Star.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 14187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|One_UP:up0\|active~0 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|One_UP:up0\|active~0" {  } { { "SVs/One_UP.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/One_UP.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 14601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt2\|active~2 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|Dumb_Tom:dt2\|active~2" {  } { { "SVs/Dumb_Tom.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 14864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|blue\[1\]~1 " "Destination node final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|blue\[1\]~1" {  } { { "SVs/VRAM_Reader.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/VRAM_Reader.sv" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 25229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651859693674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693674 ""}  } { { "final_soc/synthesis/submodules/vga_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 6649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693675 ""}  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node final_soc:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 3064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node final_soc:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 31978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_soc:u0\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 2277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693675 ""}  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node final_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_SDRAM:sdram\|active_rnw~2 " "Destination node final_soc:u0\|final_soc_SDRAM:sdram\|active_rnw~2" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 30218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_SDRAM:sdram\|active_cs_n~0 " "Destination node final_soc:u0\|final_soc_SDRAM:sdram\|active_cs_n~0" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 30247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_SDRAM:sdram\|active_cs_n~1 " "Destination node final_soc:u0\|final_soc_SDRAM:sdram\|active_cs_n~1" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 30248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_SDRAM:sdram\|i_refs\[0\] " "Destination node final_soc:u0\|final_soc_SDRAM:sdram\|i_refs\[0\]" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 6832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_SDRAM:sdram\|i_refs\[2\] " "Destination node final_soc:u0\|final_soc_SDRAM:sdram\|i_refs\[2\]" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 6830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_SDRAM:sdram\|i_refs\[1\] " "Destination node final_soc:u0\|final_soc_SDRAM:sdram\|i_refs\[1\]" {  } { { "final_soc/synthesis/submodules/final_soc_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 6831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693675 ""}  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node final_soc:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693675 ""}  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 30260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node final_soc:u0\|final_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651859693675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node final_soc:u0\|final_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 36430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651859693675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651859693675 ""}  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651859693675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651859695190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651859695198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651859695198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651859695210 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651859695234 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1651859695234 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1651859695234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651859695235 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651859695248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651859695248 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651859695255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651859696907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651859696915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651859696915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651859696915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651859696915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651859696915 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"final_soc:u0\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 150 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 294 0 0 } } { "final_soc/synthesis/final_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v" 372 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 186 0 0 } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1651859697132 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651859698124 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651859698124 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651859698125 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651859698142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651859700020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651859702490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651859702636 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651859714465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651859714466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651859716859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651859723029 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651859723029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651859724032 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651859724032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651859724032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651859724035 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.81 " "Total time spent on timing analysis during the Fitter is 1.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651859724453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651859724533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651859727987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651859727992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651859732379 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651859734849 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651859736185 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "SVs/Final.sv" "" { Text "C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ECEFinal/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651859736271 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651859736271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECEFinal/output_files/Lab6.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECEFinal/output_files/Lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651859737086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6498 " "Peak virtual memory: 6498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651859740538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:55:40 2022 " "Processing ended: Fri May 06 12:55:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651859740538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651859740538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651859740538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651859740538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651859741556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651859741559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:55:41 2022 " "Processing started: Fri May 06 12:55:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651859741559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651859741559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651859741559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651859742086 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651859743831 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651859743909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651859744705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:55:44 2022 " "Processing ended: Fri May 06 12:55:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651859744705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651859744705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651859744705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651859744705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651859745383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651859745772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651859745775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:55:45 2022 " "Processing started: Fri May 06 12:55:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651859745775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651859745775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6 -c Lab6 " "Command: quartus_sta Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651859745775 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651859745863 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651859746689 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1651859746689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651859746915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651859746915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859746937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859746937 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651859747516 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651859747814 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651859747814 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651859747879 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651859747905 ""}
{ "Info" "ISTA_SDC_FOUND" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651859747910 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859747959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859747959 "|Final|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859747959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859747959 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859747959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859747959 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859747959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859747959 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|RestartGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|zeroidx\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|zeroidx\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859747959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859747959 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0|scoreClk:clk|hundred"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651859747960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651859747960 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859748043 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859748043 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651859748043 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859748043 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859748043 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859748043 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651859748043 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651859748044 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651859748088 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651859748106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.006 " "Worst-case setup slack is 43.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.006               0.000 altera_reserved_tck  " "   43.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859748115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859748125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.039 " "Worst-case recovery slack is 48.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.039               0.000 altera_reserved_tck  " "   48.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859748128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.146 " "Worst-case removal slack is 1.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 altera_reserved_tck  " "    1.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859748132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.525 " "Worst-case minimum pulse width slack is 49.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.525               0.000 altera_reserved_tck  " "   49.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859748133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859748133 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.948 ns " "Worst Case Available Settling Time: 196.948 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859748149 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651859748149 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651859748152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651859748199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651859752687 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859753523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859753523 "|Final|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859753523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859753523 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859753523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859753523 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859753524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859753524 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|RestartGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|zeroidx\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|zeroidx\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859753524 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859753524 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0|scoreClk:clk|hundred"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651859753524 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651859753524 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859753529 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859753529 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651859753529 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859753529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859753529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859753529 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651859753529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.580 " "Worst-case setup slack is 43.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.580               0.000 altera_reserved_tck  " "   43.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859753555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859753564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.228 " "Worst-case recovery slack is 48.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.228               0.000 altera_reserved_tck  " "   48.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859753568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 altera_reserved_tck  " "    1.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859753572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.545 " "Worst-case minimum pulse width slack is 49.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859753573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859753573 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.226 ns " "Worst Case Available Settling Time: 197.226 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859753589 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651859753589 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651859753592 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] MAX10_CLK1_50 " "Register final_soc:u0\|final_soc_SDRAM:sdram\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859754061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859754061 "|Final|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|Background:b0\|Offset\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859754061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859754061 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|vs is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|VRAM_Reader:VRAM_Read\|vga_controller:vga_ctrl\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859754061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859754061 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|VRAM_Reader:VRAM_Read|vga_controller:vga_ctrl|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame " "Latch final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|entities:e0\|CheeseCoin:coin4\|CheeseCoin_Y_Motion\[0\]~5 is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|RestartGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859754061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859754061 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|RestartGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Node: final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|zeroidx\[0\] final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred " "Register final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|zeroidx\[0\] is being clocked by final_soc:u0\|vga_avl_interface:vga_avl_mode_interface_0\|game:g0\|score:score0\|scoreClk:clk\|hundred" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651859754061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651859754061 "|Final|final_soc:u0|vga_avl_interface:vga_avl_mode_interface_0|game:g0|score:score0|scoreClk:clk|hundred"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651859754062 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651859754062 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859754067 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1651859754067 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651859754067 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859754067 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859754067 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1651859754067 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1651859754067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.273 " "Worst-case setup slack is 47.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.273               0.000 altera_reserved_tck  " "   47.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859754078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859754087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.380 " "Worst-case recovery slack is 49.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.380               0.000 altera_reserved_tck  " "   49.380               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859754090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859754094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.381 " "Worst-case minimum pulse width slack is 49.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.381               0.000 altera_reserved_tck  " "   49.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651859754095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651859754095 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.741 ns " "Worst Case Available Settling Time: 198.741 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651859754111 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651859754111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651859754799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651859754801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 63 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5206 " "Peak virtual memory: 5206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651859754939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:55:54 2022 " "Processing ended: Fri May 06 12:55:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651859754939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651859754939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651859754939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651859754939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651859755864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651859755867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:55:55 2022 " "Processing started: Fri May 06 12:55:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651859755867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651859755867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651859755867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651859756618 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1651859757057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6.svo C:/intelFPGA_lite/18.1/ECEFinal/simulation/modelsim/ simulation " "Generated file Lab6.svo in folder \"C:/intelFPGA_lite/18.1/ECEFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651859759680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651859760383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:56:00 2022 " "Processing ended: Fri May 06 12:56:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651859760383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651859760383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651859760383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651859760383 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 546 s " "Quartus Prime Full Compilation was successful. 0 errors, 546 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651859761062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651859911954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651859911958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:58:31 2022 " "Processing started: Fri May 06 12:58:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651859911958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651859911958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab6 -c Lab6 --netlist_type=sgate " "Command: quartus_npp Lab6 -c Lab6 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651859911958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1651859912245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651859926878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:58:46 2022 " "Processing ended: Fri May 06 12:58:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651859926878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651859926878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651859926878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651859926878 ""}
