[
	{
		"original_line": "analog begin", 
		"bug_line": "analg begin",
		"error_description": "Misspelled 'analog' keyword as 'analg', causing unrecognized directive syntax error"
	},
	{
		"original_line": "Ids=$table_model(-V(d,s), (-V(g,s)), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Ids=$table_model(-V(d,s), (-V(g,s)), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl,"1LL,1LL");",
		"error_description": "Unterminated string literal due to missing closing double quote after the filename. The comma and following string are absorbed into the first string, causing a syntax error."
	},
	{
		"original_line": "Ids=$table_model(V(d,s), (V(g,s)), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Ids=$table_model(V(d,s), (V(g,s), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing closing parenthesis for the second argument (V(g,s)), causing mismatched parentheses in the function call."
	},
	{
		"original_line": "direction =1;", 
		"bug_line": "direction =1",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "direction =1;", 
		"bug_line": "direction =1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token 'end' is encountered without proper statement termination."
	},
	{
		"original_line": "integer direction;", 
		"bug_line": "integer direction",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "if (type == "n") begin", 
		"bug_line": "if (type == "n" begin",
		"error_description": "Missing closing parenthesis ')' for the conditional expression in if statement"
	},
	{
		"original_line": "Ids=$table_model(V(d,s), (V(g,s)), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Ids=$table_model(V(d,s), (V(g,s), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing closing parenthesis in the grouped expression for the second argument (V(g,s)), causing mismatched parentheses in the function call."
	},
	{
		"original_line": "direction =1;", 
		"bug_line": "direction =1",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "direction =1;", 
		"bug_line": "direction =1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "direction =1;", 
		"bug_line": "direction =1",
		"error_description": "Missing semicolon at statement termination"
	},
	{
		"original_line": "`include "constants.vams"", 
		"bug_line": "`include "constants.vams",
		"error_description": "Unterminated string: missing closing double quote in `include directive"
	},
	{
		"original_line": "Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgd=$table_model(V(d,s, (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing closing parenthesis for the voltage function V(d,s), causing a mismatched parentheses error where the parser interprets the expression as a single invalid argument with three parameters instead of two separate arguments."
	},
	{
		"original_line": "      I(g) <+ ddt(Qg);", 
		"bug_line": "      I(g) <+ ddt(Qg)",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as VerilogA requires semicolons to terminate analog operator contributions."
	},
	{
		"original_line": "Ids=$table_model(V(d,s), (V(g,s)), "IdVg-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Ids=$table_model(V(d,s), (V(g,s), "IdVg-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing closing parenthesis for the second argument (V(g,s)), causing unbalanced parentheses in the function call."
	},
	{
		"original_line": "Ids=$table_model(V(d,s), (V(g,s)), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Ids=$table_model(V(d,s) (V(g,s)), "IdVg-GaSb-InAs-HNTFET-Lg-20nm.tbl","1LL,1LL");",
		"error_description": "Missing comma between the first and second arguments in the $table_model function call, resulting in two adjacent expressions without an operator or separator, which is invalid syntax."
	},
	{
		"original_line": "Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL");", 
		"bug_line": "Cgd=$table_model(V(d,s), (V(g,s)), "CGD-InAs-NTFET-Lg-20nm.tbl","1LL,1LL")",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "      I(d,s) <+ direction*Ids*W ;", 
		"bug_line": "      I(d,s) <+ direction*Ids*W",
		"error_description": "Missing semicolon at end of statement - VerilogA requires semicolons to terminate analog operator statements"
	},
	{
		"original_line": "      I(s) <+ ddt(Qs);", 
		"bug_line": "      I(s) <+ ddt(Qs)",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "direction = -1;", 
		"bug_line": "direction = -1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]