/*
 * The Clear BSD License
 * Copyright 2017 NXP
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted (subject to the limitations in the disclaimer below) provided
 * that the following conditions are met:
 *
 * o Redistributions of source code must retain the above copyright notice, this list
 *   of conditions and the following disclaimer.
 *
 * o Redistributions in binary form must reproduce the above copyright notice, this
 *   list of conditions and the following disclaimer in the documentation and/or
 *   other materials provided with the distribution.
 *
 * o Neither the name of the copyright holder nor the names of its
 *   contributors may be used to endorse or promote products derived from this
 *   software without specific prior written permission.
 *
 * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE.
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "evkbimxrt1050_sdram_ini_dcd.h"

#if defined(CONFIG_XIP)
#if defined(CONFIG_XIP_DCD)
#if defined(__CC_ARM) || defined(__GNUC__)
__attribute__((section(".boot_hdr.dcd_data")))
#elif defined(__ICCARM__)
#pragma location = ".boot_hdr.dcd_data"
#endif
/*************************************
 *  DCD Data
 *************************************/
const uint8_t dcd_data[] = {
    /* DCD Header */ /* 0000 */
    DCD_TAG_HEADER, 0x04, 0x30, 0x41,

    /* DCD write data command array */
    0xCC, 0x03, 0xAC, 0x04,

    /* CCM_CCGR0 */
    0x40, 0x0F, 0xC0, 0x68,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_CCGR1 */
    0x40, 0x0F, 0xC0, 0x6C,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_CCGR2 */
    0x40, 0x0F, 0xC0, 0x70,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_CCGR3 */
    0x40, 0x0F, 0xC0, 0x74,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_CCGR4 */
    0x40, 0x0F, 0xC0, 0x78,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_CCGR5 */
    0x40, 0x0F, 0xC0, 0x7C,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_CCGR6 */
    0x40, 0x0F, 0xC0, 0x80,
    0xFF, 0xFF, 0xFF, 0xFF,

    /* CCM_ANALOG_PLL_SYS */
    0x40, 0x0D, 0x80, 0x30,
    0x00, 0x00, 0x20, 0x01,

    /* CCM_ANALOG_PFD_528 */
    0x40, 0x0D, 0x81, 0x00,
    0x00, 0x1D, 0x00, 0x00,

    /* CCM_CBCDR */
    0x40, 0x0F, 0xC0, 0x14,
    0x00, 0x01, 0x0D, 0x40,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00 */
    0x40, 0x1F, 0x80, 0x14,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01 */
    0x40, 0x1F, 0x80, 0x18,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02 */
    0x40, 0x1F, 0x80, 0x1C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03 */
    0x40, 0x1F, 0x80, 0x20,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04 */
    0x40, 0x1F, 0x80, 0x24,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04 */
    0x40, 0x1F, 0x80, 0x28,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06 */
    0x40, 0x1F, 0x80, 0x2C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07 */
    0x40, 0x1F, 0x80, 0x30,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08 */
    0x40, 0x1F, 0x80, 0x34,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09 */
    0x40, 0x1F, 0x80, 0x38,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10 */
    0x40, 0x1F, 0x80, 0x3C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11 */
    0x40, 0x1F, 0x80, 0x40,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12 */
    0x40, 0x1F, 0x80, 0x44,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13 */
    0x40, 0x1F, 0x80, 0x48,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14 */
    0x40, 0x1F, 0x80, 0x4C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15 */
    0x40, 0x1F, 0x80, 0x50,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16 */
    0x40, 0x1F, 0x80, 0x54,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17 */
    0x40, 0x1F, 0x80, 0x58,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18 */
    0x40, 0x1F, 0x80, 0x5C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19 */
    0x40, 0x1F, 0x80, 0x60,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20 */
    0x40, 0x1F, 0x80, 0x64,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21 */
    0x40, 0x1F, 0x80, 0x68,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 */
    0x40, 0x1F, 0x80, 0x6C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 */
    0x40, 0x1F, 0x80, 0x70,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 */
    0x40, 0x1F, 0x80, 0x74,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 */
    0x40, 0x1F, 0x80, 0x78,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 */
    0x40, 0x1F, 0x80, 0x7C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 */
    0x40, 0x1F, 0x80, 0x80,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 */
    0x40, 0x1F, 0x80, 0x84,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 */
    0x40, 0x1F, 0x80, 0x88,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30 */
    0x40, 0x1F, 0x80, 0x8C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31 */
    0x40, 0x1F, 0x80, 0x90,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32 */
    0x40, 0x1F, 0x80, 0x94,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33 */
    0x40, 0x1F, 0x80, 0x98,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34 */
    0x40, 0x1F, 0x80, 0x9C,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35 */
    0x40, 0x1F, 0x80, 0xA0,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36 */
    0x40, 0x1F, 0x80, 0xA4,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37 */
    0x40, 0x1F, 0x80, 0xA8,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38 */
    0x40, 0x1F, 0x80, 0xAC,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39 */
    0x40, 0x1F, 0x80, 0xB0,
    0x00, 0x00, 0x00, 0x10,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40 */
    0x40, 0x1F, 0x80, 0xB4,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41 */
    0x40, 0x1F, 0x80, 0xB8,
    0x00, 0x00, 0x00, 0x00,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00 */
    0x40, 0x1F, 0x82, 0x04,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01 */
    0x40, 0x1F, 0x82, 0x08,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02 */
    0x40, 0x1F, 0x82, 0x0C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03 */
    0x40, 0x1F, 0x82, 0x10,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04 */
    0x40, 0x1F, 0x82, 0x14,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05 */
    0x40, 0x1F, 0x82, 0x18,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06 */
    0x40, 0x1F, 0x82, 0x1C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07 */
    0x40, 0x1F, 0x82, 0x20,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08 */
    0x40, 0x1F, 0x82, 0x24,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09 */
    0x40, 0x1F, 0x82, 0x28,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10 */
    0x40, 0x1F, 0x82, 0x2C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11 */
    0x40, 0x1F, 0x82, 0x30,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12 */
    0x40, 0x1F, 0x82, 0x34,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13 */
    0x40, 0x1F, 0x82, 0x38,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14 */
    0x40, 0x1F, 0x82, 0x3C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15 */
    0x40, 0x1F, 0x82, 0x40,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16 */
    0x40, 0x1F, 0x82, 0x44,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17 */
    0x40, 0x1F, 0x82, 0x48,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18 */
    0x40, 0x1F, 0x82, 0x4C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19 */
    0x40, 0x1F, 0x82, 0x50,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20 */
    0x40, 0x1F, 0x82, 0x54,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21 */
    0x40, 0x1F, 0x82, 0x58,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 */
    0x40, 0x1F, 0x82, 0x5C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 */
    0x40, 0x1F, 0x82, 0x60,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 */
    0x40, 0x1F, 0x82, 0x64,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 */
    0x40, 0x1F, 0x82, 0x68,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 */
    0x40, 0x1F, 0x82, 0x6C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 */
    0x40, 0x1F, 0x82, 0x70,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 */
    0x40, 0x1F, 0x82, 0x74,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 */
    0x40, 0x1F, 0x82, 0x78,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30 */
    0x40, 0x1F, 0x82, 0x7C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31 */
    0x40, 0x1F, 0x82, 0x80,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32 */
    0x40, 0x1F, 0x82, 0x84,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33 */
    0x40, 0x1F, 0x82, 0x88,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34 */
    0x40, 0x1F, 0x82, 0x8C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35 */
    0x40, 0x1F, 0x82, 0x90,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36 */
    0x40, 0x1F, 0x82, 0x94,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37 */
    0x40, 0x1F, 0x82, 0x98,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38 */
    0x40, 0x1F, 0x82, 0x9C,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39 */
    0x40, 0x1F, 0x82, 0xA0,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40 */
    0x40, 0x1F, 0x82, 0xA4,
    0x00, 0x01, 0x10, 0xF9,

    /* IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41 */
    0x40, 0x1F, 0x82, 0xA8,
    0x00, 0x01, 0x10, 0xF9,

    /* MCR */
    0x40, 0x2F, 0x00, 0x00,
    0x10, 0x00, 0x00, 0x04,

    /* BMCR0*/
    0x40, 0x2F, 0x00, 0x08,
    0x00, 0x03, 0x05, 0x24,

    /* BMCR1 */
    0x40, 0x2F, 0x00, 0x0C,
    0x06, 0x03, 0x05, 0x24,

    /* BR0 */
    0x40, 0x2F, 0x00, 0x10,
    0x80, 0x00, 0x00, 0x1B,

    /* BR1 */
    0x40, 0x2F, 0x00, 0x14,
    0x82, 0x00, 0x00, 0x1B,

    /* BR2 */
    0x40, 0x2F, 0x00, 0x18,
    0x84, 0x00, 0x00, 0x1B,

    /* BR3 */
    0x40, 0x2F, 0x00, 0x1C,
    0x86, 0x00, 0x00, 0x1B,

    /* BR4 */
    0x40, 0x2F, 0x00, 0x20,
    0x90, 0x00, 0x00, 0x21,

    /* BR5 */
    0x40, 0x2F, 0x00, 0x24,
    0xA0, 0x00, 0x00, 0x19,

    /* BR6 */
    0x40, 0x2F, 0x00, 0x28,
    0xA8, 0x00, 0x00, 0x17,

    /* BR7 */
    0x40, 0x2F, 0x00, 0x2C,
    0xA9, 0x00, 0x00, 0x1B,

    /* BR8 */
    0x40, 0x2F, 0x00, 0x30,
    0x00, 0x00, 0x00, 0x21,

    /* IOCR */
    0x40, 0x2F, 0x00, 0x04,
    0x00, 0x00, 0x79, 0xA8,

    /* SDRAMCR0 */
    0x40, 0x2F, 0x00, 0x40,
    0x00, 0x00, 0x0F, 0x31,

    /* SDRAMCR1 */
    0x40, 0x2F, 0x00, 0x44,
    0x00, 0x65, 0x29, 0x22,

    /* SDRAMCR2 */
    0x40, 0x2F, 0x00, 0x48,
    0x00, 0x01, 0x09, 0x20,

    /* SDRAMCR3 */
    0x40, 0x2F, 0x00, 0x4C,
    0x50, 0x21, 0x0A, 0x08,

    /* DBICR1 */
    0x40, 0x2F, 0x00, 0x80,
    0x00, 0x00, 0x00, 0x21,

    /* DBICR2 */
    0x40, 0x2F, 0x00, 0x84,
    0x00, 0x88, 0x88, 0x88,

    /* IPCR1 */
    0x40, 0x2F, 0x00, 0x94,
    0x00, 0x00, 0x00, 0x02,

    /* IPCR2 */
    0x40, 0x2F, 0x00, 0x98,
    0x00, 0x00, 0x00, 0x00,

    /* IPCR0 */
    0x40, 0x2F, 0x00, 0x90,
    0x80, 0x00, 0x00, 0x00,

    /* IPCMD */
    0x40, 0x2F, 0x00, 0x9C,
    0xA5, 0x5A, 0x00, 0x0F,

    /* DCD Check Data Command Array */
    0xCF, 0x00, 0x0C, 0x1C,

    /* INTR */
    0x40, 0x2F, 0x00, 0x3C,
    0x00, 0x00, 0x00, 0x01,

    /* DCD write data command array */
    0xCC, 0x00, 0x14, 0x04,

    /* IPCR0 */
    0x40, 0x2F, 0x00, 0x90,
    0x80, 0x00, 0x00, 0x00,

    /* IPCMD */
    0x40, 0x2F, 0x00, 0x9C,
    0xA5, 0x5A, 0x00, 0x0C,

    /* DCD Check Data Command Array */
    0xCF, 0x00, 0x0C, 0x1C,

    /* INTR */
    0x40, 0x2F, 0x00, 0x3C,
    0x00, 0x00, 0x00, 0x01,

    /* DCD write data command array */
    0xCC, 0x00, 0x14, 0x04,

    /* IPCR0 */
    0x40, 0x2F, 0x00, 0x90,
    0x80, 0x00, 0x00, 0x00,

    /* IPCMD */
    0x40, 0x2F, 0x00, 0x9C,
    0xA5, 0x5A, 0x00, 0x0C,

    /* DCD Check Data Command Array */
    0xCF, 0x00, 0x0C, 0x1C,

    /* INTR */
    0x40, 0x2F, 0x00, 0x3C,
    0x00, 0x00, 0x00, 0x01,

    /* DCD write data command array */
    0xCC, 0x00, 0x1C, 0x04,

    /* IPTXDAT */
    0x40, 0x2F, 0x00, 0xA0,
    0x00, 0x00, 0x00, 0x33,

    /* IPCR0 */
    0x40, 0x2F, 0x00, 0x90,
    0x80, 0x00, 0x00, 0x00,

    /* IPCMD */
    0x40, 0x2F, 0x00, 0x9C,
    0xA5, 0x5A, 0x00, 0x0A,

    /* DCD Check Data Command Array */
    0xCF, 0x00, 0x0C, 0x1C,

    /* INTR */
    0x40, 0x2F, 0x00, 0x3C,
    0x00, 0x00, 0x00, 0x01,

    /* DCD write data command array */
    0xCC, 0x00, 0x0C, 0x04,

    /* SDRAMCR3 */
    0x40, 0x2F, 0x00, 0x4C,
    0x50, 0x21, 0x0A, 0x09,
};
#else
/*************************************
 *  DCD Data
 *************************************/
const uint8_t dcd_data[] = {0x00};
#endif /* CONFIG_XIP_DCD */
#endif /* CONFIG_XIP */
