# Pipelining 
### MIPS Pipeline stages
There are **5** Execution stage
* IF: Instruction Fetch
* ID: Instruction Decode and Register Read 
* EX: Execute an operation or calculate an address 
* MEM: Access an operand in data memory 
* WB: Write back the result into a register 



