{% extends "base.html" %}
{% block title %}Guide - RISC-V Visualizer{% endblock %}
{% block content %}
<div class="max-w-4xl mx-auto bg-dark-card/70 rounded-xl p-8 border border-cyber-blue/30 shadow-lg">
    <h2 class="text-3xl font-bold mb-6 bg-gradient-to-r from-cyber-purple to-cyber-blue bg-clip-text text-transparent">User Guide</h2>

    <div class="mb-8">
        <h3 class="text-2xl font-semibold text-cyber-pink mb-4">Introduction</h3>
        <p class="text-gray-300">Welcome to the RISC-V Visualizer, an interactive tool designed to help you understand the inner workings of a 5-stage RISC-V processor pipeline. This guide will walk you through the features of the visualizer and explain how to interpret the simulation data.</p>
    </div>

    <div class="mb-8">
        <h3 class="text-2xl font-semibold text-cyber-green mb-4">How to Use the Visualizer</h3>
        <ol class="list-decimal list-inside text-gray-200 space-y-4">
            <li>
                <span class="font-semibold">Enter Your Code:</span>
                <div class="ml-4">In the control panel on the main visualizer page, you can enter your RISC-V assembly instructions or hexadecimal machine code directly into the text area.</div>
            </li>
            <li>
                <span class="font-semibold">Run the Simulation:</span>
                <div class="ml-4">Click the "Run Simulation" button to process your code. The visualizer will execute the instructions and display the state of the processor at each cycle.</div>
            </li>
            <li>
                <span class="font-semibold">Navigate Through Cycles:</span>
                <div class="ml-4">Use the slider or the cycle navigation buttons to step through the simulation cycle by cycle. This allows you to observe how instructions move through the pipeline.</div>
            </li>
        </ol>
    </div>

    <div class="mb-8">
        <h3 class="text-2xl font-semibold text-cyber-orange mb-4">Understanding the Pipeline Stages</h3>
        <p class="text-gray-300 mb-4">The visualizer displays the five stages of the RISC-V pipeline. Here's what each stage does:</p>
        <ul class="list-disc list-inside text-gray-200 space-y-2">
            <li><span class="font-semibold">IF (Instruction Fetch):</span> Fetches the next instruction from memory.</li>
            <li><span class="font-semibold">ID (Instruction Decode):</span> Decodes the instruction and reads the required values from the register file.</li>
            <li><span class="font-semibold">EX (Execute):</span> Performs the calculation required by the instruction, such as an arithmetic operation.</li>
            <li><span class="font-semibold">MEM (Memory Access):</span> Reads from or writes to memory if the instruction requires it.</li>
            <li><span class="font-semibold">WB (Write Back):</span> Writes the result of the instruction back to the register file.</li>
        </ul>
    </div>

    <div class="mb-8">
        <h3 class="text-2xl font-semibold text-cyber-blue mb-4">Interpreting the Data</h3>
        <p class="text-gray-300">As you navigate through the cycles, the visualizer will update to show you:</p>
        <ul class="list-disc list-inside text-gray-200 space-y-2">
            <li><span class="font-semibold">Register Values:</span> The current values stored in each of the 32 general-purpose registers.</li>
            <li><span class="font-semibold">Pipeline Registers:</span> The data being passed from one pipeline stage to the next.</li>
            <li><span class="font-semibold">Memory Contents:</span> The current state of the data memory.</li>
            <li><span class="font-semibold">Control Signals:</span> The signals generated by the control unit to manage the pipeline.</li>
        </ul>
    </div>

</div>
{% endblock %}