// Seed: 3486685547
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8,
    output uwire id_9,
    output uwire id_10,
    input tri id_11,
    output wand id_12
);
  assign id_9 = 1;
  assign id_2 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    output wire id_3
);
  logic [-1 : -1] id_5;
  timeprecision 1ps;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
