
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2024.2-SP1.2 <build 187561>)
| Date         : Tue Feb 10 16:31:38 2026
| Design       : Tieta_Feiteng_2001_top
| Device       : PGC7KD
| Speed Grade  : -6
| Package      : MBG400
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                 
************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                     
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                            
------------------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_C42_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_C42_IN_25M}                 
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_C42_IN_25M)    1413           0  {pll_inst/u_pll_e2/goppll/CLKOUT0} 
   clk_25m                40.0000      {0.0000 10.0000}    Generated (i_CLK_C42_IN_25M)       0           0  {pll_inst/u_pll_e2/goppll/CLKOUT1} 
================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz    108.7666 MHz        20.0000         9.1940         10.806
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     10.806       0.000              0           4990
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.394       0.000              0           4990
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.305       0.000              0           1280
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      1.122       0.000              0           1280
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           1413
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.281       0.000              0           4990
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.257       0.000              0           4990
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.383       0.000              0           1280
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.703       0.000              0           1280
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.530       0.000              0           1413
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.712
  Clock Pessimism Removal :  1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.402       6.712         ntclkbufg_0      
 CLMS_51_156/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK

 CLMS_51_156/Q1                    tco                   0.374       7.086 f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.415       7.501         scpld_to_mcpld_p2s_data[242]
 CLMS_51_162/Y0                    td                    0.575       8.076 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.637       8.713         _N4910           
 CLMA_57_150/Y1                    td                    0.348       9.061 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        1.327      10.388         scpld_to_mcpld_p2s_data[272]
 CLMA_63_120/Y3                    td                    0.364      10.752 f       N509/gateop/F    
                                   net (fanout=2)        1.075      11.827         scpld_to_mcpld_p2s_data[128]
 CLMS_63_145/Y6CD                  td                    0.370      12.197 f       inst_i2c_bios_reg/N587_38[5]_muxf6/F
                                   net (fanout=1)        1.028      13.225         inst_i2c_bios_reg/_N1724
 CLMS_87_139/Y3                    td                    0.322      13.547 f       inst_i2c_bios_reg/N587_40[5]/gateop/F
                                   net (fanout=1)        0.722      14.269         inst_i2c_bios_reg/_N1740
 CLMA_87_102/Y1                    td                    0.295      14.564 f       inst_i2c_bios_reg/N587_51[5]/gateop/F
                                   net (fanout=1)        0.957      15.521         _N1828           
 CLMA_87_90/D4                                                             f       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.521         Logic Levels: 6  
                                                                                   Logic: 2.648ns(30.060%), Route: 6.161ns(69.940%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176      23.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.328      25.244         ntclkbufg_0      
 CLMA_87_90/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.394      26.638                          
 clock uncertainty                                      -0.150      26.488                          

 Setup time                                             -0.161      26.327                          

 Data required time                                                 26.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.327                          
 Data arrival time                                                  15.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.806                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.712
  Clock Pessimism Removal :  1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.402       6.712         ntclkbufg_0      
 CLMS_51_156/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK

 CLMS_51_156/Q1                    tco                   0.374       7.086 f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.415       7.501         scpld_to_mcpld_p2s_data[242]
 CLMS_51_162/Y0                    td                    0.575       8.076 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.637       8.713         _N4910           
 CLMA_57_150/Y1                    td                    0.348       9.061 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        1.298      10.359         scpld_to_mcpld_p2s_data[272]
 CLMA_63_120/Y1                    td                    0.348      10.707 f       N512/gateop/F    
                                   net (fanout=2)        0.749      11.456         scpld_to_mcpld_p2s_data[127]
 CLMA_69_150/Y6AB                  td                    0.274      11.730 f       inst_i2c_bios_reg/N587_38[4]_muxf6_perm/Z
                                   net (fanout=1)        0.686      12.416         inst_i2c_bios_reg/_N1723
 CLMS_87_145/Y3                    td                    0.322      12.738 f       inst_i2c_bios_reg/N587_40[4]/gateop/F
                                   net (fanout=1)        0.753      13.491         inst_i2c_bios_reg/_N1739
 CLMA_87_102/Y2                    td                    0.358      13.849 f       inst_i2c_bios_reg/N587_51[4]/gateop/F
                                   net (fanout=1)        0.653      14.502         _N1827           
 CLMA_87_90/C0                                                             f       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  14.502         Logic Levels: 6  
                                                                                   Logic: 2.599ns(33.363%), Route: 5.191ns(66.637%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176      23.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.328      25.244         ntclkbufg_0      
 CLMA_87_90/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.394      26.638                          
 clock uncertainty                                      -0.150      26.488                          

 Setup time                                             -0.241      26.247                          

 Data required time                                                 26.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.247                          
 Data arrival time                                                  14.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.745                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L3
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.235
  Launch Clock Delay      :  6.712
  Clock Pessimism Removal :  1.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.402       6.712         ntclkbufg_0      
 CLMS_51_156/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK

 CLMS_51_156/Q1                    tco                   0.374       7.086 f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.415       7.501         scpld_to_mcpld_p2s_data[242]
 CLMS_51_162/Y0                    td                    0.575       8.076 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.637       8.713         _N4910           
 CLMA_57_150/Y1                    td                    0.348       9.061 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        1.298      10.359         scpld_to_mcpld_p2s_data[272]
 CLMA_63_120/Y1                    td                    0.348      10.707 f       N512/gateop/F    
                                   net (fanout=2)        0.598      11.305         scpld_to_mcpld_p2s_data[127]
 CLMS_57_121/Y3                    td                    0.256      11.561 f       inst_scpld_to_mcpld_p2s/N42_759/gateop_perm/Z
                                   net (fanout=1)        0.655      12.216         inst_scpld_to_mcpld_p2s/_N1378
 CLMS_51_109/Y3                    td                    0.325      12.541 f       inst_scpld_to_mcpld_p2s/N42_778/gateop/F
                                   net (fanout=1)        0.660      13.201         inst_scpld_to_mcpld_p2s/_N1397
 CLMS_57_127/L7OUT                 td                    0.358      13.559 f       inst_scpld_to_mcpld_p2s/N42_839_muxf7/Fother
                                   net (fanout=1)        0.000      13.559         L7OUT0           
 CLMA_57_126/Y3                    td                    0.256      13.815 f       inst_scpld_to_mcpld_p2s/N42_914_muxf8/F
                                   net (fanout=1)        0.438      14.253         inst_scpld_to_mcpld_p2s/_N1533
 CLMS_51_138/A3                                                            f       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L3

 Data arrival time                                                  14.253         Logic Levels: 7  
                                                                                   Logic: 2.840ns(37.661%), Route: 4.701ns(62.339%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176      23.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.319      25.235         ntclkbufg_0      
 CLMS_51_138/CLK                                                           r       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.430      26.665                          
 clock uncertainty                                      -0.150      26.515                          

 Setup time                                             -0.170      26.345                          

 Data required time                                                 26.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.345                          
 Data arrival time                                                  14.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.092                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv/CLK
Endpoint    : mcpld_to_scpld_data_filter[72]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.719
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176       3.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.328       5.244         ntclkbufg_0      
 CLMA_63_180/CLK                                                           r       inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv/CLK

 CLMA_63_180/Q2                    tco                   0.338       5.582 f       inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv/Q
                                   net (fanout=1)        0.161       5.743         mcpld_to_scpld_s2p_data[76]
 CLMS_63_181/M2                                                            f       mcpld_to_scpld_data_filter[72]/opit_0_inv/D

 Data arrival time                                                   5.743         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.409       6.719         ntclkbufg_0      
 CLMS_63_181/CLK                                                           r       mcpld_to_scpld_data_filter[72]/opit_0_inv/CLK
 clock pessimism                                        -1.430       5.289                          
 clock uncertainty                                       0.000       5.289                          

 Hold time                                               0.060       5.349                          

 Data required time                                                  5.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.349                          
 Data arrival time                                                   5.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.713
  Launch Clock Delay      :  5.239
  Clock Pessimism Removal :  -1.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176       3.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.323       5.239         ntclkbufg_0      
 CLMA_111_156/CLK                                                          r       inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm/CLK

 CLMA_111_156/Q2                   tco                   0.338       5.577 f       inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.167       5.744         inst_mcpld_to_scpld_s2p/po_r [311]
 CLMS_111_157/M2                                                           f       inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv/D

 Data arrival time                                                   5.744         Logic Levels: 0  
                                                                                   Logic: 0.338ns(66.931%), Route: 0.167ns(33.069%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.403       6.713         ntclkbufg_0      
 CLMS_111_157/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv/CLK
 clock pessimism                                        -1.430       5.283                          
 clock uncertainty                                       0.000       5.283                          

 Hold time                                               0.060       5.343                          

 Data required time                                                  5.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.343                          
 Data arrival time                                                   5.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.717
  Launch Clock Delay      :  5.242
  Clock Pessimism Removal :  -1.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176       3.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.326       5.242         ntclkbufg_0      
 CLMS_105_168/CLK                                                          r       inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm/CLK

 CLMS_105_168/Q2                   tco                   0.338       5.580 f       inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.169       5.749         inst_mcpld_to_scpld_s2p/po_r [323]
 CLMS_105_169/M2                                                           f       inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv/D

 Data arrival time                                                   5.749         Logic Levels: 0  
                                                                                   Logic: 0.338ns(66.667%), Route: 0.169ns(33.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.407       6.717         ntclkbufg_0      
 CLMS_105_169/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv/CLK
 clock pessimism                                        -1.430       5.287                          
 clock uncertainty                                       0.000       5.287                          

 Hold time                                               0.060       5.347                          

 Data required time                                                  5.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.347                          
 Data arrival time                                                   5.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.732
  Clock Pessimism Removal :  1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.422       6.732         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.373       7.105 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      4.455      11.560         pon_reset_n      
 CLMS_105_181/RS                                                           f       inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv/RS

 Data arrival time                                                  11.560         Logic Levels: 0  
                                                                                   Logic: 0.373ns(7.726%), Route: 4.455ns(92.274%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176      23.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.328      25.244         ntclkbufg_0      
 CLMS_105_181/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv/CLK
 clock pessimism                                         1.394      26.638                          
 clock uncertainty                                      -0.150      26.488                          

 Recovery time                                          -0.623      25.865                          

 Data required time                                                 25.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.865                          
 Data arrival time                                                  11.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.305                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.732
  Clock Pessimism Removal :  1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.422       6.732         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.373       7.105 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      4.455      11.560         pon_reset_n      
 CLMS_105_181/RS                                                           f       inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv/RS

 Data arrival time                                                  11.560         Logic Levels: 0  
                                                                                   Logic: 0.373ns(7.726%), Route: 4.455ns(92.274%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176      23.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.328      25.244         ntclkbufg_0      
 CLMS_105_181/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv/CLK
 clock pessimism                                         1.394      26.638                          
 clock uncertainty                                      -0.150      26.488                          

 Recovery time                                          -0.623      25.865                          

 Data required time                                                 25.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.865                          
 Data arrival time                                                  11.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.305                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.732
  Clock Pessimism Removal :  1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.422       6.732         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.373       7.105 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      4.455      11.560         pon_reset_n      
 CLMS_105_181/RS                                                           f       inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv/RS

 Data arrival time                                                  11.560         Logic Levels: 0  
                                                                                   Logic: 0.373ns(7.726%), Route: 4.455ns(92.274%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937      21.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110      21.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      21.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324      21.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176      23.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      23.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      24.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      24.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      24.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.328      25.244         ntclkbufg_0      
 CLMS_105_181/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv/CLK
 clock pessimism                                         1.394      26.638                          
 clock uncertainty                                      -0.150      26.488                          

 Recovery time                                          -0.623      25.865                          

 Data required time                                                 25.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.865                          
 Data arrival time                                                  11.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.305                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : sync_cpu_data_low/ff_s1[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  5.257
  Clock Pessimism Removal :  -1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176       3.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.341       5.257         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.336       5.593 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      0.635       6.228         pon_reset_n      
 CLMS_33_42/RS                                                             r       sync_cpu_data_low/ff_s1[0]/opit_0_inv/RS

 Data arrival time                                                   6.228         Logic Levels: 0  
                                                                                   Logic: 0.336ns(34.604%), Route: 0.635ns(65.396%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.414       6.724         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       sync_cpu_data_low/ff_s1[0]/opit_0_inv/CLK
 clock pessimism                                        -1.394       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Removal time                                           -0.224       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.122                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : sync_cpu_data_low/ff_s1[1]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  5.257
  Clock Pessimism Removal :  -1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176       3.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.341       5.257         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.336       5.593 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      0.635       6.228         pon_reset_n      
 CLMS_33_42/RS                                                             r       sync_cpu_data_low/ff_s1[1]/opit_0_inv/RS

 Data arrival time                                                   6.228         Logic Levels: 0  
                                                                                   Logic: 0.336ns(34.604%), Route: 0.635ns(65.396%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.414       6.724         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       sync_cpu_data_low/ff_s1[1]/opit_0_inv/CLK
 clock pessimism                                        -1.394       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Removal time                                           -0.224       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.122                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : sync_cpu_data_low/ff_s1[2]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.724
  Launch Clock Delay      :  5.257
  Clock Pessimism Removal :  -1.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.937       1.007 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.007         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.110       1.117 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.117         ntioldly_13      
 IOL_130_10/Y                      td                    0.324       1.441 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.176       3.617         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       3.672 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.672         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       4.016 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       4.650         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       4.916 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.341       5.257         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.336       5.593 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      0.635       6.228         pon_reset_n      
 CLMS_33_42/RS                                                             r       sync_cpu_data_low/ff_s1[2]/opit_0_inv/RS

 Data arrival time                                                   6.228         Logic Levels: 0  
                                                                                   Logic: 0.336ns(34.604%), Route: 0.635ns(65.396%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.414       6.724         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       sync_cpu_data_low/ff_s1[2]/opit_0_inv/CLK
 clock pessimism                                        -1.394       5.330                          
 clock uncertainty                                       0.000       5.330                          

 Removal time                                           -0.224       5.106                          

 Data required time                                                  5.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.106                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.122                          
====================================================================================================

====================================================================================================

Startpoint  : inst_i2c_inf/shift_reg[2]/opit_0_inv/CLK
Endpoint    : io_CPU0_D0_I2C1_PE_STRAP_SDA (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.407       6.717         ntclkbufg_0      
 CLMA_57_78/CLK                                                            r       inst_i2c_inf/shift_reg[2]/opit_0_inv/CLK

 CLMA_57_78/Q3                     tco                   0.373       7.090 f       inst_i2c_inf/shift_reg[2]/opit_0_inv/Q
                                   net (fanout=10)       0.887       7.977         wrdata[2]        
 CLMS_63_85/Y1                     td                    0.514       8.491 f       inst_i2c_inf/N205_6/gateop_perm/Z
                                   net (fanout=2)        0.643       9.134         inst_i2c_inf/_N4887
 CLMA_63_78/Y1                     td                    0.299       9.433 f       inst_i2c_inf/N29_2/gateop_perm/Z
                                   net (fanout=5)        0.593      10.026         inst_i2c_inf/N156
 CLMA_63_72/Y1                     td                    0.566      10.592 r       inst_i2c_inf/N201_4/gateop_perm/Z
                                   net (fanout=2)        0.342      10.934         inst_i2c_inf/N201
 CLMA_63_72/Y0                     td                    0.355      11.289 f       inst_i2c_inf/sda_oe_3/gateop/F
                                   net (fanout=1)        1.535      12.824         inst_i2c_inf/sda_oe_inv
 IOL_10_38/TQ                      td                    0.284      13.108 f       inst_i2c_inf.sda_tri/opit_1/T
                                   net (fanout=1)        0.000      13.108         inst_i2c_inf.sda_tri/ntT
 IOBS_0_37/PAD                     tse                   2.518      15.626 f       inst_i2c_inf.sda_tri/opit_0/IO
                                   net (fanout=1)        0.072      15.698         nt_io_CPU0_D0_I2C1_PE_STRAP_SDA
 A3                                                                        f       io_CPU0_D0_I2C1_PE_STRAP_SDA (port)

 Data arrival time                                                  15.698         Logic Levels: 6  
                                                                                   Logic: 4.909ns(54.660%), Route: 4.072ns(45.340%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK
Endpoint    : io_MCIO_PWR_EN5_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.403       6.713         ntclkbufg_0      
 CLMS_111_97/CLK                                                           r       mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK

 CLMS_111_97/Q1                    tco                   0.374       7.087 f       mcpld_to_scpld_data_filter[270]/opit_0_inv/Q
                                   net (fanout=15)       2.139       9.226         mcpld_to_scpld_data_filter[270]
 CLMS_45_91/Y3                     td                    0.538       9.764 f       uart_master_u10/N438/gateop_perm/Z
                                   net (fanout=1)        2.585      12.349         _N13             
 IOL_28_242/DQ                     td                    0.451      12.800 f       uart_master_u10.ser_data_tri/opit_1/O
                                   net (fanout=1)        0.000      12.800         uart_master_u10.ser_data_tri/ntO
 IOBS_26_246/PAD                   td                    2.518      15.318 f       uart_master_u10.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.052      15.370         nt_io_MCIO_PWR_EN5_R
 D20                                                                       f       io_MCIO_PWR_EN5_R (port)

 Data arrival time                                                  15.370         Logic Levels: 3  
                                                                                   Logic: 3.881ns(44.831%), Route: 4.776ns(55.169%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK
Endpoint    : io_MCIO_PWR_EN3_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    1.150       1.220 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.220         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.144       1.364 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       1.364         ntioldly_13      
 IOL_130_10/Y                      td                    0.388       1.752 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.860       4.612         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       4.685 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.685         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       5.146 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       5.956         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       6.310 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.403       6.713         ntclkbufg_0      
 CLMS_111_97/CLK                                                           r       mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK

 CLMS_111_97/Q1                    tco                   0.374       7.087 f       mcpld_to_scpld_data_filter[270]/opit_0_inv/Q
                                   net (fanout=15)       0.665       7.752         mcpld_to_scpld_data_filter[270]
 CLMS_99_91/Y1                     td                    0.503       8.255 f       uart_master_u5/N438/gateop_perm/Z
                                   net (fanout=1)        3.133      11.388         _N9              
 IOL_34_241/DQ                     td                    0.451      11.839 f       uart_master_u5.ser_data_tri/opit_1/O
                                   net (fanout=1)        0.000      11.839         uart_master_u5.ser_data_tri/ntO
 IOBS_33_246/PAD                   td                    2.518      14.357 f       uart_master_u5.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.064      14.421         nt_io_MCIO_PWR_EN3_R
 E20                                                                       f       io_MCIO_PWR_EN3_R (port)

 Data arrival time                                                  14.421         Logic Levels: 3  
                                                                                   Logic: 3.846ns(49.896%), Route: 3.862ns(50.104%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.937       0.988 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.988         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.110       1.098 r       gopIOLDLYS_88/IDLY_OUT
                                   net (fanout=1)        0.000       1.098         ntioldly_87      
 IOL_154_58/Y                      td                    0.324       1.422 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.681       2.103         nt_i_P12V_STBY_SNS_ALERT
 CLMA_135_54/C3                                                            r       db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.103         Logic Levels: 3  
                                                                                   Logic: 1.371ns(65.193%), Route: 0.732ns(34.807%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.937       0.988 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.988         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.110       1.098 r       gopIOLDLYS_88/IDLY_OUT
                                   net (fanout=1)        0.000       1.098         ntioldly_87      
 IOL_154_58/Y                      td                    0.324       1.422 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.681       2.103         nt_i_P12V_STBY_SNS_ALERT
 CLMA_135_54/B4                                                            r       db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.103         Logic Levels: 3  
                                                                                   Logic: 1.371ns(65.193%), Route: 0.732ns(34.807%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/mInst[0].nxt_s1[0]/opit_0_inv_L5Q_perm/L1
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.937       0.988 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.988         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.110       1.098 r       gopIOLDLYS_88/IDLY_OUT
                                   net (fanout=1)        0.000       1.098         ntioldly_87      
 IOL_154_58/Y                      td                    0.324       1.422 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.681       2.103         nt_i_P12V_STBY_SNS_ALERT
 CLMS_135_55/A1                                                            r       db_inst_pwrgood/mInst[0].nxt_s1[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.103         Logic Levels: 3  
                                                                                   Logic: 1.371ns(65.193%), Route: 0.732ns(34.807%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_39_85/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_39_85/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_39_85/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.229       3.963         ntclkbufg_0      
 CLMS_51_156/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK

 CLMS_51_156/Q1                    tco                   0.221       4.184 f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.260       4.444         scpld_to_mcpld_p2s_data[242]
 CLMS_51_162/Y0                    td                    0.340       4.784 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.397       5.181         _N4910           
 CLMA_57_150/Y1                    td                    0.206       5.387 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        0.828       6.215         scpld_to_mcpld_p2s_data[272]
 CLMA_63_120/Y3                    td                    0.216       6.431 f       N509/gateop/F    
                                   net (fanout=2)        0.672       7.103         scpld_to_mcpld_p2s_data[128]
 CLMS_63_145/Y6CD                  td                    0.218       7.321 f       inst_i2c_bios_reg/N587_38[5]_muxf6/F
                                   net (fanout=1)        0.660       7.981         inst_i2c_bios_reg/_N1724
 CLMS_87_139/Y3                    td                    0.190       8.171 f       inst_i2c_bios_reg/N587_40[5]/gateop/F
                                   net (fanout=1)        0.452       8.623         inst_i2c_bios_reg/_N1740
 CLMA_87_102/Y1                    td                    0.174       8.797 f       inst_i2c_bios_reg/N587_51[5]/gateop/F
                                   net (fanout=1)        0.618       9.415         _N1828           
 CLMA_87_90/D4                                                             f       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.415         Logic Levels: 6  
                                                                                   Logic: 1.565ns(28.705%), Route: 3.887ns(71.295%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMA_87_90/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Setup time                                             -0.095      23.696                          

 Data required time                                                 23.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.696                          
 Data arrival time                                                   9.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.281                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.229       3.963         ntclkbufg_0      
 CLMS_51_156/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK

 CLMS_51_156/Q1                    tco                   0.221       4.184 f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.260       4.444         scpld_to_mcpld_p2s_data[242]
 CLMS_51_162/Y0                    td                    0.340       4.784 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.397       5.181         _N4910           
 CLMA_57_150/Y1                    td                    0.206       5.387 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        0.811       6.198         scpld_to_mcpld_p2s_data[272]
 CLMA_63_120/Y1                    td                    0.206       6.404 f       N512/gateop/F    
                                   net (fanout=2)        0.490       6.894         scpld_to_mcpld_p2s_data[127]
 CLMA_69_150/Y6AB                  td                    0.162       7.056 f       inst_i2c_bios_reg/N587_38[4]_muxf6_perm/Z
                                   net (fanout=1)        0.448       7.504         inst_i2c_bios_reg/_N1723
 CLMS_87_145/Y3                    td                    0.190       7.694 f       inst_i2c_bios_reg/N587_40[4]/gateop/F
                                   net (fanout=1)        0.471       8.165         inst_i2c_bios_reg/_N1739
 CLMA_87_102/Y2                    td                    0.212       8.377 f       inst_i2c_bios_reg/N587_51[4]/gateop/F
                                   net (fanout=1)        0.406       8.783         _N1827           
 CLMA_87_90/C0                                                             f       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.783         Logic Levels: 6  
                                                                                   Logic: 1.537ns(31.888%), Route: 3.283ns(68.112%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMA_87_90/CLK                                                            r       inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Setup time                                             -0.143      23.648                          

 Data required time                                                 23.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.648                          
 Data arrival time                                                   8.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.865                          
====================================================================================================

====================================================================================================

Startpoint  : pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L3
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.399
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.229       3.963         ntclkbufg_0      
 CLMS_51_156/CLK                                                           r       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/CLK

 CLMS_51_156/Q1                    tco                   0.221       4.184 f       pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.260       4.444         scpld_to_mcpld_p2s_data[242]
 CLMS_51_162/Y0                    td                    0.340       4.784 f       N742_5/gateop_perm/Z
                                   net (fanout=1)        0.397       5.181         _N4910           
 CLMA_57_150/Y1                    td                    0.206       5.387 f       N742_6/gateop_perm/Z
                                   net (fanout=4)        0.811       6.198         scpld_to_mcpld_p2s_data[272]
 CLMA_63_120/Y1                    td                    0.206       6.404 f       N512/gateop/F    
                                   net (fanout=2)        0.373       6.777         scpld_to_mcpld_p2s_data[127]
 CLMS_57_121/Y3                    td                    0.151       6.928 f       inst_scpld_to_mcpld_p2s/N42_759/gateop_perm/Z
                                   net (fanout=1)        0.411       7.339         inst_scpld_to_mcpld_p2s/_N1378
 CLMS_51_109/Y3                    td                    0.192       7.531 f       inst_scpld_to_mcpld_p2s/N42_778/gateop/F
                                   net (fanout=1)        0.411       7.942         inst_scpld_to_mcpld_p2s/_N1397
 CLMS_57_127/L7OUT                 td                    0.212       8.154 f       inst_scpld_to_mcpld_p2s/N42_839_muxf7/Fother
                                   net (fanout=1)        0.000       8.154         L7OUT0           
 CLMA_57_126/Y3                    td                    0.151       8.305 f       inst_scpld_to_mcpld_p2s/N42_914_muxf8/F
                                   net (fanout=1)        0.274       8.579         inst_scpld_to_mcpld_p2s/_N1533
 CLMS_51_138/A3                                                            f       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.579         Logic Levels: 7  
                                                                                   Logic: 1.679ns(36.373%), Route: 2.937ns(63.627%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.199      23.399         ntclkbufg_0      
 CLMS_51_138/CLK                                                           r       inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.550      23.949                          
 clock uncertainty                                      -0.150      23.799                          

 Setup time                                             -0.189      23.610                          

 Data required time                                                 23.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.610                          
 Data arrival time                                                   8.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.031                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv/CLK
Endpoint    : mcpld_to_scpld_data_filter[72]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.968
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207       3.407         ntclkbufg_0      
 CLMA_63_180/CLK                                                           r       inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv/CLK

 CLMA_63_180/Q2                    tco                   0.202       3.609 r       inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv/Q
                                   net (fanout=1)        0.069       3.678         mcpld_to_scpld_s2p_data[76]
 CLMS_63_181/M2                                                            r       mcpld_to_scpld_data_filter[72]/opit_0_inv/D

 Data arrival time                                                   3.678         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.234       3.968         ntclkbufg_0      
 CLMS_63_181/CLK                                                           r       mcpld_to_scpld_data_filter[72]/opit_0_inv/CLK
 clock pessimism                                        -0.550       3.418                          
 clock uncertainty                                       0.000       3.418                          

 Hold time                                               0.003       3.421                          

 Data required time                                                  3.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.421                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  3.403
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.203       3.403         ntclkbufg_0      
 CLMA_111_156/CLK                                                          r       inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm/CLK

 CLMA_111_156/Q2                   tco                   0.202       3.605 r       inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.072       3.677         inst_mcpld_to_scpld_s2p/po_r [311]
 CLMS_111_157/M2                                                           r       inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv/D

 Data arrival time                                                   3.677         Logic Levels: 0  
                                                                                   Logic: 0.202ns(73.723%), Route: 0.072ns(26.277%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.230       3.964         ntclkbufg_0      
 CLMS_111_157/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv/CLK
 clock pessimism                                        -0.550       3.414                          
 clock uncertainty                                       0.000       3.414                          

 Hold time                                               0.003       3.417                          

 Data required time                                                  3.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.417                          
 Data arrival time                                                   3.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.967
  Launch Clock Delay      :  3.406
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.206       3.406         ntclkbufg_0      
 CLMS_105_168/CLK                                                          r       inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm/CLK

 CLMS_105_168/Q2                   tco                   0.202       3.608 r       inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.072       3.680         inst_mcpld_to_scpld_s2p/po_r [323]
 CLMS_105_169/M2                                                           r       inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv/D

 Data arrival time                                                   3.680         Logic Levels: 0  
                                                                                   Logic: 0.202ns(73.723%), Route: 0.072ns(26.277%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.233       3.967         ntclkbufg_0      
 CLMS_105_169/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv/CLK
 clock pessimism                                        -0.550       3.417                          
 clock uncertainty                                       0.000       3.417                          

 Hold time                                               0.003       3.420                          

 Data required time                                                  3.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.420                          
 Data arrival time                                                   3.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.244       3.978         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.221       4.199 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      2.840       7.039         pon_reset_n      
 CLMS_105_181/RS                                                           f       inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv/RS

 Data arrival time                                                   7.039         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.220%), Route: 2.840ns(92.780%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMS_105_181/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Recovery time                                          -0.369      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.383                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.244       3.978         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.221       4.199 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      2.840       7.039         pon_reset_n      
 CLMS_105_181/RS                                                           f       inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv/RS

 Data arrival time                                                   7.039         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.220%), Route: 2.840ns(92.780%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMS_105_181/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Recovery time                                          -0.369      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.383                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.244       3.978         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.221       4.199 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      2.840       7.039         pon_reset_n      
 CLMS_105_181/RS                                                           f       inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv/RS

 Data arrival time                                                   7.039         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.220%), Route: 2.840ns(92.780%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 U1                                                      0.000      20.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070      20.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639      20.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075      20.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000      20.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221      21.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311      22.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      22.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.207      23.407         ntclkbufg_0      
 CLMS_105_181/CLK                                                          r       inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv/CLK
 clock pessimism                                         0.534      23.941                          
 clock uncertainty                                      -0.150      23.791                          

 Recovery time                                          -0.369      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.383                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.974
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.217       3.417         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.200       3.617 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      0.433       4.050         pon_reset_n      
 CLMA_57_24/RSCO                   td                    0.093       4.143 f       uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.143         ntR248           
 CLMA_57_30/RSCI                                                           f       uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   4.143         Logic Levels: 1  
                                                                                   Logic: 0.293ns(40.358%), Route: 0.433ns(59.642%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.240       3.974         ntclkbufg_0      
 CLMA_57_30/CLK                                                            r       uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.534       3.440                          
 clock uncertainty                                       0.000       3.440                          

 Removal time                                            0.000       3.440                          

 Data required time                                                  3.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.440                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.703                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.974
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.217       3.417         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.200       3.617 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      0.433       4.050         pon_reset_n      
 CLMA_57_24/RSCO                   td                    0.093       4.143 f       uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.143         ntR248           
 CLMA_57_30/RSCI                                                           f       uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.143         Logic Levels: 1  
                                                                                   Logic: 0.293ns(40.358%), Route: 0.433ns(59.642%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.240       3.974         ntclkbufg_0      
 CLMA_57_30/CLK                                                            r       uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.534       3.440                          
 clock uncertainty                                       0.000       3.440                          

 Removal time                                            0.000       3.440                          

 Data required time                                                  3.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.440                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.703                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : uart_master_u7/bps_count_bit[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.968
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.639       0.709 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.075       0.784 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.784         ntioldly_13      
 IOL_130_10/Y                      td                    0.221       1.005 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.311       2.316         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.353 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.353         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       2.587 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.019         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.200 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.217       3.417         ntclkbufg_0      
 CLMA_15_18/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_15_18/Q3                     tco                   0.200       3.617 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=483)      0.456       4.073         pon_reset_n      
 CLMS_45_49/RSCO                   td                    0.093       4.166 f       uart_master_u7/bps_count_bit[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.166         ntR243           
 CLMS_45_55/RSCI                                                           f       uart_master_u7/bps_count_bit[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.166         Logic Levels: 1  
                                                                                   Logic: 0.293ns(39.119%), Route: 0.456ns(60.881%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.234       3.968         ntclkbufg_0      
 CLMS_45_55/CLK                                                            r       uart_master_u7/bps_count_bit[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.534       3.434                          
 clock uncertainty                                       0.000       3.434                          

 Removal time                                            0.000       3.434                          

 Data required time                                                  3.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.434                          
 Data arrival time                                                   4.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.732                          
====================================================================================================

====================================================================================================

Startpoint  : inst_i2c_inf/shift_reg[2]/opit_0_inv/CLK
Endpoint    : io_CPU0_D0_I2C1_PE_STRAP_SDA (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.233       3.967         ntclkbufg_0      
 CLMA_57_78/CLK                                                            r       inst_i2c_inf/shift_reg[2]/opit_0_inv/CLK

 CLMA_57_78/Q3                     tco                   0.221       4.188 f       inst_i2c_inf/shift_reg[2]/opit_0_inv/Q
                                   net (fanout=10)       0.558       4.746         wrdata[2]        
 CLMS_63_85/Y1                     td                    0.304       5.050 f       inst_i2c_inf/N205_6/gateop_perm/Z
                                   net (fanout=2)        0.402       5.452         inst_i2c_inf/_N4887
 CLMA_63_78/Y1                     td                    0.176       5.628 f       inst_i2c_inf/N29_2/gateop_perm/Z
                                   net (fanout=5)        0.371       5.999         inst_i2c_inf/N156
 CLMA_63_72/Y1                     td                    0.304       6.303 f       inst_i2c_inf/N201_4/gateop_perm/Z
                                   net (fanout=2)        0.220       6.523         inst_i2c_inf/N201
 CLMA_63_72/Y0                     td                    0.209       6.732 f       inst_i2c_inf/sda_oe_3/gateop/F
                                   net (fanout=1)        0.962       7.694         inst_i2c_inf/sda_oe_inv
 IOL_10_38/TQ                      td                    0.177       7.871 f       inst_i2c_inf.sda_tri/opit_1/T
                                   net (fanout=1)        0.000       7.871         inst_i2c_inf.sda_tri/ntT
 IOBS_0_37/PAD                     tse                   1.576       9.447 f       inst_i2c_inf.sda_tri/opit_0/IO
                                   net (fanout=1)        0.072       9.519         nt_io_CPU0_D0_I2C1_PE_STRAP_SDA
 A3                                                                        f       io_CPU0_D0_I2C1_PE_STRAP_SDA (port)

 Data arrival time                                                   9.519         Logic Levels: 6  
                                                                                   Logic: 2.967ns(53.440%), Route: 2.585ns(46.560%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK
Endpoint    : io_MCIO_PWR_EN5_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.230       3.964         ntclkbufg_0      
 CLMS_111_97/CLK                                                           r       mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK

 CLMS_111_97/Q1                    tco                   0.221       4.185 f       mcpld_to_scpld_data_filter[270]/opit_0_inv/Q
                                   net (fanout=15)       1.361       5.546         mcpld_to_scpld_data_filter[270]
 CLMS_45_91/Y3                     td                    0.318       5.864 f       uart_master_u10/N438/gateop_perm/Z
                                   net (fanout=1)        1.643       7.507         _N13             
 IOL_28_242/DQ                     td                    0.282       7.789 f       uart_master_u10.ser_data_tri/opit_1/O
                                   net (fanout=1)        0.000       7.789         uart_master_u10.ser_data_tri/ntO
 IOBS_26_246/PAD                   td                    1.576       9.365 f       uart_master_u10.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.052       9.417         nt_io_MCIO_PWR_EN5_R
 D20                                                                       f       io_MCIO_PWR_EN5_R (port)

 Data arrival time                                                   9.417         Logic Levels: 3  
                                                                                   Logic: 2.397ns(43.957%), Route: 3.056ns(56.043%)
====================================================================================================

====================================================================================================

Startpoint  : mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK
Endpoint    : io_MCIO_PWR_EN3_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 U1                                                      0.000       0.000 r       i_CLK_C42_IN_25M (port)
                                   net (fanout=1)        0.070       0.070         i_CLK_C42_IN_25M 
 IOBS_126_0/DIN                    td                    0.720       0.790 r       i_CLK_C42_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.790         i_CLK_C42_IN_25M_ibuf/ntD
 IOLDLYS_129_10/Z                  td                    0.090       0.880 r       gopIOLDLYS_14/IDLY_OUT
                                   net (fanout=1)        0.000       0.880         ntioldly_13      
 IOL_130_10/Y                      td                    0.243       1.123 r       i_CLK_C42_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.550       2.673         nt_i_CLK_C42_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       2.718 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.718         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.006 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       3.513         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       3.734 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1413)     0.230       3.964         ntclkbufg_0      
 CLMS_111_97/CLK                                                           r       mcpld_to_scpld_data_filter[270]/opit_0_inv/CLK

 CLMS_111_97/Q1                    tco                   0.221       4.185 f       mcpld_to_scpld_data_filter[270]/opit_0_inv/Q
                                   net (fanout=15)       0.416       4.601         mcpld_to_scpld_data_filter[270]
 CLMS_99_91/Y1                     td                    0.297       4.898 f       uart_master_u5/N438/gateop_perm/Z
                                   net (fanout=1)        2.012       6.910         _N9              
 IOL_34_241/DQ                     td                    0.282       7.192 f       uart_master_u5.ser_data_tri/opit_1/O
                                   net (fanout=1)        0.000       7.192         uart_master_u5.ser_data_tri/ntO
 IOBS_33_246/PAD                   td                    1.576       8.768 f       uart_master_u5.ser_data_tri/opit_0/IO
                                   net (fanout=1)        0.064       8.832         nt_io_MCIO_PWR_EN3_R
 E20                                                                       f       io_MCIO_PWR_EN3_R (port)

 Data arrival time                                                   8.832         Logic Levels: 3  
                                                                                   Logic: 2.376ns(48.809%), Route: 2.492ns(51.191%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.639       0.690 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.690         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.075       0.765 r       gopIOLDLYS_88/IDLY_OUT
                                   net (fanout=1)        0.000       0.765         ntioldly_87      
 IOL_154_58/Y                      td                    0.221       0.986 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.418       1.404         nt_i_P12V_STBY_SNS_ALERT
 CLMA_135_54/C3                                                            r       db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.404         Logic Levels: 3  
                                                                                   Logic: 0.935ns(66.595%), Route: 0.469ns(33.405%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.639       0.690 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.690         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.075       0.765 r       gopIOLDLYS_88/IDLY_OUT
                                   net (fanout=1)        0.000       0.765         ntioldly_87      
 IOL_154_58/Y                      td                    0.221       0.986 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.418       1.404         nt_i_P12V_STBY_SNS_ALERT
 CLMA_135_54/B4                                                            r       db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.404         Logic Levels: 3  
                                                                                   Logic: 0.935ns(66.595%), Route: 0.469ns(33.405%)
====================================================================================================

====================================================================================================

Startpoint  : i_P12V_STBY_SNS_ALERT (port)
Endpoint    : db_inst_pwrgood/mInst[0].nxt_s1[0]/opit_0_inv_L5Q_perm/L1
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T8                                                      0.000       0.000 r       i_P12V_STBY_SNS_ALERT (port)
                                   net (fanout=1)        0.051       0.051         i_P12V_STBY_SNS_ALERT
 IOBS_156_57/DIN                   td                    0.639       0.690 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.690         i_P12V_STBY_SNS_ALERT_ibuf/ntD
 IOLDLY_153_58/Z                   td                    0.075       0.765 r       gopIOLDLYS_88/IDLY_OUT
                                   net (fanout=1)        0.000       0.765         ntioldly_87      
 IOL_154_58/Y                      td                    0.221       0.986 r       i_P12V_STBY_SNS_ALERT_ibuf/opit_1/OUT
                                   net (fanout=4)        0.418       1.404         nt_i_P12V_STBY_SNS_ALERT
 CLMS_135_55/A1                                                            r       db_inst_pwrgood/mInst[0].nxt_s1[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.404         Logic Levels: 3  
                                                                                   Logic: 0.935ns(66.595%), Route: 0.469ns(33.405%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.530       10.000          0.470           High Pulse Width  CLMS_39_85/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_39_85/CLK          FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMA_45_102/CLK         FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_pnr.adf             
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/Tieta_Feiteng_2001_top_rtp.adf           
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/Tieta_Feiteng_2001_top_exception.rtr     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/Tieta_Feiteng_2001_top.rtr               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/report_timing/rtr.db                                   
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 297 MB
Total CPU time to report_timing completion : 0h:0m:3s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:5s
