// Seed: 3789830060
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    output wor  id_2,
    output wand id_3
);
  wire id_5, id_6;
  assign module_1.id_5 = 0;
  supply1 id_7 = id_0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_2
  );
  generate
    assign id_2 = id_4 - id_0;
    wire id_8;
  endgenerate
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_5
  );
  assign modCall_1.id_7 = 0;
  wire id_13;
  id_14(
      .id_0(id_6), .id_1(1)
  );
endmodule
