
#include <asm/arch/sci_types.h>
extern void MMU_EnableIDCM (void);
/**********************************************************************
  Section Descriptor:
  31                   20 19        12 11 10  9  8   5  4  3  2  1  0
  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  | section base address |   ZERO     |  AP | 0 | DAC | 1 | C/B | 1 0|
  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

AP: Access Permission Bits, it action together with R/S Bits in C1 register[9:8],
    (R represents ROM protection, S represents System protection.) AP can be b_11,
    thus Access Control will be done by DA bits.
    AP  S   R   SVC     USER
    00  0   0   No Access   No Access
    00  1   0   Read-Only   No Access
    00  0   1   Read-Only   Read-Only
    00  1   1   Unpredictable   Unpredictable
    01  X   X   Read/Write  No Access
    10  X   X   Read/Write  Read-Only
    11  X   X   Read/Write  Read/Write

DA: Domain Access Bits, it indicate the position of DAC in register C3.
C/B:    Cacheable/Bufferable,
    C:1 Enable, 0 Disable
    B:1 Enable, 0 Disable
***********************************************************************/
#define MMU_SD_CONST    0x00000012
#define MMU_AP_B00      0x00000000
#define MMU_AP_B01      0x00000400
#define MMU_AP_B10      0x00000800
#define MMU_AP_B11      0x00000C00
#define MMU_C_BIT       0x00000008
#define MMU_B_BIT       0x00000004

//MMU table start address can be configed by specific project! it is in mem_cfg_xxx.c.
/*
modify from 0x1600000 to 0x3f0000, to avoid memory corruption in RW region 
when watchdog reset happen
in 8800x series, 0x3f0000--0x400000 is empty
in 6800 serirs, maybe has little problem, have risk to overlap the memory!!!!
Now, change to 0x008f0000, in reserved region.
*/

const uint32 const_MMUTableStartAddr       = 0x008f0000 ;//remap = 0,sdram from 0x0

const uint32 const_MMUTableStartAddrRemap1 = 0x31600000 - 16*1024;//remap = 1,sdram from 0x3000,0000

//MMU_TABLE_ADDR must be aligned by 16K-Byte.
#define MMU_TABLE_ADDR         ((const_MMUTableStartAddr) & 0xFFFFC000 )
#define MMU_TABLE_ADDR_REMAP   ((const_MMUTableStartAddrRemap1) & 0xFFFFC000 )

// MMU page table starting address to be referred in mmu_asm.s
unsigned int *g_mmu_page_table;

void MMU_Init (void)
{
    unsigned int *page_table;
    uint32 remap;
    int i;

#ifdef PLATFORM_SC6800H
    remap = * (volatile uint32 *) 0x20900014;
#else
    remap = * (volatile uint32 *) 0x20900218;
#endif

    if (remap&0x01)
    {
        g_mmu_page_table = (unsigned int *) MMU_TABLE_ADDR_REMAP;
    }
    else
    {
        g_mmu_page_table = (unsigned int *) MMU_TABLE_ADDR;
    }
    // 15Mb physical addr for page table
    page_table = g_mmu_page_table;

    // Create page table 1mb entries
    for (i = 0; i < 0x1000; i++)
    {
        // SDRAM -> CB (write back):0x0-0x0FFFFFFF
        if (i < 0xA)
        {
            page_table[i] = (MMU_SD_CONST|MMU_AP_B11|MMU_C_BIT|MMU_B_BIT) + (i << 20);
        }
        //else if (( i>=0x12 )&&(i <= 0x15)){
        //  page_table[i] = (MMU_SD_CONST|MMU_AP_B11) + (i << 20);
        //}
        else if ( (i>0x14) && (i < 0x100))
        {
            page_table[i] = (MMU_SD_CONST|MMU_AP_B11|MMU_C_BIT|MMU_B_BIT) + (i << 20);
        }
        // Internal Shared Memeory: 0x1000_0000-0x1FFF_FFFF
        //else if ((i >= 0x100) && (i < 0x200))
        //  page_table[i] = 0x00000C1E + (i << 20);
        // Internal RAM Memeory: CB
        else if (( (i >= 0x300) && (i <= 0x400)) )//  || (mustSetIramCached == TRUE && i == 0x400) )
        {
            page_table[i] = (MMU_SD_CONST|MMU_AP_B11|MMU_C_BIT|MMU_B_BIT) + (i << 20);
        }
        // FLASH memory:No CB
        //else if ((i >= 0x400) && (i < 0x500))
        //    page_table[i] = 0x00000C12 + (i << 20);
        // IO: NO CB
        //else if ((i >= 0x700) && (i < 0x900))
        //    page_table[i] = 0x00000C12 + (i << 20);
        // No Access
        else
        {
            page_table[i] = (MMU_SD_CONST|MMU_AP_B11) + (i << 20);
        }
    }

    MMU_InvalideICACHEALL();//steve.zhan add.
    MMU_EnableIDCM();
	
    //Delay some time
    for (i=0; i<1000; i++);
}

