// Seed: 1844706634
module module_0 (
    input logic id_0
);
  logic id_1;
  logic id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    output id_0,
    input logic id_1
);
  logic id_2;
  type_0 id_3 (.id_0(1));
  assign id_2 = 1;
endmodule
