<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>User:Virtlink/My dream CPU/ISA - OSDev Wiki</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"1ac919f60da7d6290af46a7b","wgCSPNonce":false,"wgCanonicalNamespace":"User","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":2,"wgPageName":"User:Virtlink/My_dream_CPU/ISA","wgTitle":"Virtlink/My dream CPU/ISA","wgCurRevisionId":13870,"wgRevisionId":13870,"wgArticleId":3264,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"User:Virtlink/My_dream_CPU/ISA","wgRelevantArticleId":3264,"wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRelevantUserName":
"Virtlink","wgMFDisplayWikibaseDescriptions":{"search":false,"nearby":false,"watchlist":false,"tagline":false},"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgVector2022PreviewPages":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgEditSubmitButtonLabelPublish":false};RLSTATE={"site.styles":"ready","user.styles":"ready","user":"ready","user.options":"loading","skins.vector.styles.legacy":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.DarkMode.styles":"ready"};RLPAGEMODULES=["site","mediawiki.page.ready","mediawiki.toc","skins.vector.legacy.js","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.DarkMode","ext.moderation.notify","ext.moderation.ve","ext.moderation.ajaxhook","ext.moderation.notify.desktop"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script>
<link rel="stylesheet" href="https://wiki.osdev.org/load.php?lang=en&amp;modules=ext.DarkMode.styles%7Cext.visualEditor.desktopArticleTarget.noscript%7Cskins.vector.styles.legacy&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://wiki.osdev.org/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://wiki.osdev.org/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.39.7"/>
<meta name="format-detection" content="telephone=no"/>
<meta name="viewport" content="width=1000"/>
<link rel="icon" href="../../favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="../../opensearch_desc.php" title="OSDev Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="../../api.php?action=rsd"/>
<link rel="alternate" type="application/atom+xml" title="OSDev Wiki Atom feed" href="https://wiki.osdev.org/index.php?title=Special:RecentChanges&amp;feed=atom"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-2 ns-subject page-User_Virtlink_My_dream_CPU_ISA rootpage-User_Virtlink skin-vector action-view skin-vector-legacy vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-language-alert-in-sidebar-disabled vector-feature-sticky-header-disabled vector-feature-sticky-header-edit-disabled vector-feature-table-of-contents-disabled vector-feature-visual-enhancement-next-disabled"><div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice"></div>
	<div class="mw-indicators">
	</div>
	<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-namespace">User</span><span class="mw-page-title-separator">:</span><span class="mw-page-title-main">Virtlink/My dream CPU/ISA</span></h1>
	<div id="bodyContent" class="vector-body">
		<div id="siteSub" class="noprint">From OSDev Wiki</div>
		<div id="contentSub"><span class="subpages">&lt; <a href="../../User:Virtlink" title="User:Virtlink">User:Virtlink</a>&lrm; | <a href="../My_dream_CPU" title="User:Virtlink/My dream CPU">My dream CPU</a></span></div>
		<div id="contentSub2"></div>
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="ISA#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="ISA#searchInput">Jump to search</a>
		<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="ISA#Registers"><span class="tocnumber">1</span> <span class="toctext">Registers</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="ISA#Instruction_encoding"><span class="tocnumber">2</span> <span class="toctext">Instruction encoding</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="ISA#Opcode"><span class="tocnumber">2.1</span> <span class="toctext">Opcode</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="ISA#7-bit_opcode"><span class="tocnumber">2.1.1</span> <span class="toctext">7-bit opcode</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="ISA#11,_18_and_25-bit_opcodes"><span class="tocnumber">2.1.2</span> <span class="toctext">11, 18 and 25-bit opcodes</span></a></li>
<li class="toclevel-3 tocsection-6"><a href="ISA#Operand_specifier"><span class="tocnumber">2.1.3</span> <span class="toctext">Operand specifier</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="ISA#Operand_encoding"><span class="tocnumber">2.1.4</span> <span class="toctext">Operand encoding</span></a>
<ul>
<li class="toclevel-4 tocsection-8"><a href="ISA#Immediates,_displacements_and_offsets"><span class="tocnumber">2.1.4.1</span> <span class="toctext">Immediates, displacements and offsets</span></a></li>
<li class="toclevel-4 tocsection-9"><a href="ISA#Register,_base_register"><span class="tocnumber">2.1.4.2</span> <span class="toctext">Register, base register</span></a></li>
<li class="toclevel-4 tocsection-10"><a href="ISA#Index_*_scale"><span class="tocnumber">2.1.4.3</span> <span class="toctext">Index * scale</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-11"><a href="ISA#Instruction_sizes"><span class="tocnumber">2.2</span> <span class="toctext">Instruction sizes</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Registers">Registers</span></h2>
<p>The CPU has the following registers:
</p>
<div style="font-size: smaller; float: left; margin: 10px">
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th>Value
</th>
<th>64-bit GP
</th>
<th>256-bit SIMD
</th></tr>
<tr>
<td>0</td>
<td>R0</td>
<td>V0
</td></tr>
<tr>
<td>1</td>
<td>R1</td>
<td>V1
</td></tr>
<tr>
<td>2</td>
<td>R2</td>
<td>V2
</td></tr>
<tr>
<td>3</td>
<td>R3</td>
<td>V3
</td></tr>
<tr>
<td>4</td>
<td>R4</td>
<td>V4
</td></tr>
<tr>
<td>5</td>
<td>R5</td>
<td>V5
</td></tr>
<tr>
<td>6</td>
<td>R6</td>
<td>V6
</td></tr>
<tr>
<td>7</td>
<td>R7</td>
<td>V7
</td></tr>
<tr>
<td>8</td>
<td>R8</td>
<td>V8
</td></tr>
<tr>
<td>9</td>
<td>R9</td>
<td>V9
</td></tr>
<tr>
<td>10</td>
<td>R10</td>
<td>V10
</td></tr>
<tr>
<td>11</td>
<td>R11</td>
<td>V11
</td></tr>
<tr>
<td>12</td>
<td>R12</td>
<td>V12
</td></tr>
<tr>
<td>13</td>
<td>R13</td>
<td>V13
</td></tr>
<tr>
<td>14</td>
<td>R14</td>
<td>V14
</td></tr>
<tr>
<td>15</td>
<td>R15</td>
<td>V15
</td></tr></tbody></table>
</div>
<div style="font-size: smaller; float: left; margin: 10px">
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th>Value
</th>
<th>64-bit GP
</th>
<th>256-bit SIMD
</th></tr>
<tr>
<td>16</td>
<td>R16</td>
<td>V16
</td></tr>
<tr>
<td>17</td>
<td>R17</td>
<td>V17
</td></tr>
<tr>
<td>18</td>
<td>R18</td>
<td>V18
</td></tr>
<tr>
<td>19</td>
<td>R19</td>
<td>V19
</td></tr>
<tr>
<td>20</td>
<td>R20</td>
<td>V20
</td></tr>
<tr>
<td>21</td>
<td>R21</td>
<td>V21
</td></tr>
<tr>
<td>22</td>
<td>R22</td>
<td>V22
</td></tr>
<tr>
<td>23</td>
<td>R23</td>
<td>V23
</td></tr>
<tr>
<td>24</td>
<td>R24</td>
<td>V24
</td></tr>
<tr>
<td>25</td>
<td>R25</td>
<td>V25
</td></tr>
<tr>
<td>26</td>
<td>R26</td>
<td>V26
</td></tr>
<tr>
<td>27</td>
<td>R27</td>
<td>V27
</td></tr>
<tr>
<td>28</td>
<td>R28</td>
<td>V28
</td></tr>
<tr>
<td>29</td>
<td>R29</td>
<td>V29
</td></tr>
<tr>
<td>30</td>
<td>R30</td>
<td>V30
</td></tr>
<tr>
<td>31</td>
<td>PC</td>
<td>V31
</td></tr></tbody></table>
</div>
<div style="clear: both">&#160;</div>
<h2><span class="mw-headline" id="Instruction_encoding">Instruction encoding</span></h2>
<p>Every instruction consists of an opcode, an operand specifier and a number of operands. The source operands (if any) come before the destination operands (if any), in the order specified in the opcode specification. An opcode represents an operation, and the operand size and operands of the operation are encoded explicitly in the instruction. This allows tools to determine the instruction boundaries without knowing the instruction. The CPU can determine the length of the instruction from the opcode and operand specifier alone.
</p>
<h3><span class="mw-headline" id="Opcode">Opcode</span></h3>
<p>Opcodes may be encoded in various sizes. Compilers are encouraged to choose the smallest opcode size that fits the opcode, but this is not required.
</p>
<h4><span class="mw-headline" id="7-bit_opcode">7-bit opcode</span></h4>
<pre>  7                           0
+---+---+---+---+---+---+---+---+
| 0 |          OPCODE           |
+---+---+---+---+---+---+---+---+
</pre>
<p>This 7-bit opcode has all explicit operands set to none, and uses the default operand size, and assumes the values are unsigned. It is used for instructions that have no (explicit) operands and no need to set the operand size to anything other than 64-bit.
</p><p>An example of a single byte instruction is the NOP instruction, with opcode 0.
</p>
<h4><span id="11.2C_18_and_25-bit_opcodes"></span><span class="mw-headline" id="11,_18_and_25-bit_opcodes">11, 18 and 25-bit opcodes</span></h4>
<p>These opcodes are more advanced. The CPU can decode the operand size from the opcode and expects an operand specifier to follow the opcode. 
Note that the opcode encoding allows for future CPUs to support opcodes values larger than 25-bit.
</p>
<pre>  15  14                                            3   2       0
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 1 | 0 |                       OPCODE                | US|   OS  |
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
</pre>
<pre>  23  22  21                                                                          3   2       0
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 1 | 1 | 0 |                                   OPCODE                                  | US|   OS  |
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
</pre>
<pre>  31  30  29  28                                                                                     
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 1 | 1 | 1 | 0 |                                                OPCODE                             ..
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
                   3   2       0
 +---+---+---+---+---+---+---+---+
..                   | US|   OS  |
 +---+---+---+---+---+---+---+---+
</pre>
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th>Field
</th>
<th>Size
</th>
<th>Description
</th></tr>
<tr>
<td>US</td>
<td>1-bit</td>
<td>Specifies the interpretation of the values:<br />0: Unsigned<br />1: Signed
</td></tr>
<tr>
<td>OS</td>
<td>2-bit</td>
<td>Specifies the operand size (<tt>(1 &lt;&lt; (6 - OS))</tt>-bit):<br />0: 64-bit<br />1: 32-bit<br />2: 16-bit<br />3: 8-bit
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Operand_specifier">Operand specifier</span></h4>
<p>The operand specifier can specify from one up to six operands. The encoding may seem arbitrary, but is chosen in such way that the operands are encoded as efficiently as possible. Note that the operand specifier encoding allows for future CPUs to support instructions with more than six operands.
</p>
<pre>  7   6   5                   0
+---+---+---+---+---+---+---+---+
| 1 | 1 | 0 |        OP1        |
+---+---+---+---+---+---+---+---+
</pre>
<pre>  15                  10                    5                   0
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 0 |        OP1        |          OP2        |         OP3       |
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
</pre>
<pre>  23  22  21  20                    15                  10                    5                   0
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 1 | 1 | 1 | 0 |        OP1          |           OP2     |         OP3         |        OP4        |
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
</pre>
<pre>  31  30                  25                    20                    15                  10
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 1 | 0 |        OP1        |           OP2       |         OP3         |        OP4        |  OP5  ..
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
           5                   0
 +---+---+---+---+---+---+---+---+
..   OP5     |         OP6       |
 +---+---+---+---+---+---+---+---+
</pre>
<p>Each operand specification has the following layout:
</p>
<pre>  4               0
+---+---+---+---+---+
| M | I | B |   S   |
+---+---+---+---+---+
</pre>
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th>Field
</th>
<th>Size
</th>
<th>Description
</th></tr>
<tr>
<td>M</td>
<td>1-bit</td>
<td>0: Direct<br />1: Indirect
</td></tr>
<tr>
<td>I</td>
<td>1-bit</td>
<td>0: No index<br />1: Index register * scale
</td></tr>
<tr>
<td>B</td>
<td>1-bit</td>
<td>0: No base<br />1: Base register
</td></tr>
<tr>
<td>S</td>
<td>2-bit</td>
<td>0: No immediate/offset/displacement<br />1: 16-bit immediate/offset/displacement<br />2: 32-bit immediate/offset/displacement<br />3: 64-bit immediate/offset/displacement
</td></tr></tbody></table>
<p>Some examples:
</p>
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th>To encode
</th>
<th>M
</th>
<th>I
</th>
<th>B
</th>
<th>S
</th></tr>
<tr>
<td><i>nothing</i> or <i>literal</i> 0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0
</td></tr>
<tr>
<td>reg</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0
</td></tr>
<tr>
<td>[reg]</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0
</td></tr>
<tr>
<td>[offset32]</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>2
</td></tr>
<tr>
<td>[base+index*scale+disp16]</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1
</td></tr>
<tr>
<td>imm64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>3
</td></tr>
<tr>
<td>reg+imm32</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2
</td></tr>
<tr>
<td>base+index*scale+imm16 (like <tt>LEA</tt>)</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1
</td></tr>
<tr>
<td>[0] (<i>null reference</i>)</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0
</td></tr></tbody></table>
<p>Note however that not all possible operand types are allowed for all operands. For example, destination operands must either be indirect (<tt>M=1</tt>) or be only a register (<tt>B=1, I=0, S=0</tt>). When an operand is not specified or none (<tt>M=I=B=S=0</tt>) then the behavior depends on the instruction. Some instructions missing a destination operand use a source operand also as destination, others treat the operand as the literal value 0, offset 0 or as register R0. Instructions that have not enough or incorrect operands throw an exception.
</p>
<h4><span class="mw-headline" id="Operand_encoding">Operand encoding</span></h4>
<h5><span id="Immediates.2C_displacements_and_offsets"></span><span class="mw-headline" id="Immediates,_displacements_and_offsets">Immediates, displacements and offsets</span></h5>
<p>Immediate, displacement and offset values are encoded in little-endian order with the number of bits specified in the operand specifier.
</p><p>When the immediate value is less than the operand size, it is sign-extended or zero-extended depending on the instruction. When the immediate value is greater than the operand size, excess bits are trimmed off.
</p><p>When the displacement value is less than the address size (64-bit), it is sign-extended.
</p><p>When the offset value is less than the address size (64-bit), it is zero-extended.
</p>
<h5><span id="Register.2C_base_register"></span><span class="mw-headline" id="Register,_base_register">Register, base register</span></h5>
<p>A register operand or base register (both indirect and direct) is encoded as:
</p>
<pre>  7   6   5                   0
+---+---+---+---+---+---+---+---+
| 0 | 0 | 0 |        REG        |
+---+---+---+---+---+---+---+---+
</pre>
<p>This encoding may seem wasteful, but instruction size is not such a big issue with modern CPUs. This encoding of a register is consistent, simple and future CPUs may extend the syntax to support more than 32 registers.
</p><p>The <tt>PC</tt> (program counter) register has value 31 and may be used everywhere a register is expected. However, its use is not allowed as a destination operand, and in some addressing modes the use of <tt>PC</tt> is meaningless (e.g. using <tt>PC</tt> as an index register with a scale other than 1).
</p><p><br />
</p>
<h5><span id="Index_.2A_scale"></span><span class="mw-headline" id="Index_*_scale">Index * scale</span></h5>
<p>An index register with a scaling factor is encoded as:
</p>
<pre>+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
| 0 | 0 | 0 |       INDEX       | | 0 | 0 | 0 | 0 | 0 |   SCALE   |
+---+---+---+---+---+---+---+---+ +---+---+---+---+---+---+---+---+
</pre>
<p>The scaling factor is not encoded with the index register to keep register encoding consistent and to allow for future register extensions. The scaling factor is a power of two (<tt>1 &lt;&lt; SCALE</tt>).
</p>
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th>Value <tt>SCALE</tt>
</th>
<th>Scaling factor
</th></tr>
<tr>
<td>b000</td>
<td>1
</td></tr>
<tr>
<td>b001</td>
<td>2
</td></tr>
<tr>
<td>b010</td>
<td>4
</td></tr>
<tr>
<td>b011</td>
<td>8
</td></tr>
<tr>
<td>b100</td>
<td>16
</td></tr>
<tr>
<td>b101</td>
<td>32
</td></tr>
<tr>
<td>b110</td>
<td>64
</td></tr>
<tr>
<td>b111</td>
<td>128
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Instruction_sizes">Instruction sizes</span></h3>
<table border="2" cellpadding="4" cellspacing="0" style="margin-top:1em; margin-bottom:1em; background:#f9f9f9; border:1px #aaa solid; border-collapse:collapse; &#123;&#123;&#123;1&#125;&#125;&#125;">
<tbody><tr>
<th></th>
<th colspan="3">0-7 bit operand</th>
<th colspan="3">8-11 bit operand</th>
<th colspan="3">12-18 bit operand</th>
<th colspan="3">19-25 bit operand
</th></tr>
<tr>
<th></th>
<th>Min</th>
<th>Max</th>
<th>Ineff.</th>
<th>Min</th>
<th>Max</th>
<th>Ineff.</th>
<th>Min</th>
<th>Max</th>
<th>Ineff.</th>
<th>Min</th>
<th>Max</th>
<th>Ineff.
</th></tr>
<tr>
<th>0 operands
</th>
<td>1</td>
<td>1</td>
<td>6</td>
<td>3</td>
<td>3</td>
<td>6</td>
<td>4</td>
<td>4</td>
<td>7</td>
<td>5</td>
<td>5</td>
<td>8
</td></tr>
<tr>
<th>1 operand
</th>
<td>4</td>
<td>14</td>
<td>17</td>
<td>4</td>
<td>14</td>
<td>17</td>
<td>5</td>
<td>15</td>
<td>18</td>
<td>6</td>
<td>16</td>
<td>19
</td></tr>
<tr>
<th>2 operands
</th>
<td>6</td>
<td>26</td>
<td>28</td>
<td>6</td>
<td>26</td>
<td>28</td>
<td>7</td>
<td>27</td>
<td>29</td>
<td>8</td>
<td>28</td>
<td>30
</td></tr>
<tr>
<th>3 operands
</th>
<td>7</td>
<td>37</td>
<td>39</td>
<td>7</td>
<td>37</td>
<td>39</td>
<td>8</td>
<td>38</td>
<td>40</td>
<td>9</td>
<td>39</td>
<td>41
</td></tr>
<tr>
<th>4 operands
</th>
<td>9</td>
<td>47</td>
<td>48</td>
<td>9</td>
<td>47</td>
<td>48</td>
<td>10</td>
<td>48</td>
<td>49</td>
<td>11</td>
<td>49</td>
<td>50
</td></tr>
<tr>
<th>5 operands
</th>
<td>11</td>
<td>61</td>
<td>61</td>
<td>11</td>
<td>61</td>
<td>61</td>
<td>12</td>
<td>62</td>
<td>62</td>
<td>13</td>
<td>63</td>
<td>63
</td></tr>
<tr>
<th>6 operands
</th>
<td>12</td>
<td>72</td>
<td>72</td>
<td>12</td>
<td>72</td>
<td>72</td>
<td>13</td>
<td>73</td>
<td>73</td>
<td>14</td>
<td>74</td>
<td>74
</td></tr></tbody></table>
<p><small>Min: minimum size with smallest operands<br />
Max: maximum size with largest operands<br />
Ineff: maximum size with largest operands and unnecessarily inefficient encoding</small>
</p>
<!-- 
NewPP limit report
Cached time: 20250211172733
Cache expiry: 86400
Reduced expiry: false
Complications: [show‐toc]
CPU time usage: 0.019 seconds
Real time usage: 0.019 seconds
Preprocessor visited node count: 125/1000000
Post‐expand include size: 1134/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 3/100
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 3261/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    1.199      1 -total
 51.96%    0.623      7 Template:Wikitable
-->

<!-- Saved in parser cache with key wikidb:pcache:idhash:3264-0!canonical and timestamp 20250211172733 and revision id 13870.
 -->
</div>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;oldid=13870">https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;oldid=13870</a>"</div></div>
		<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>
	</div>
</div>

<div id="mw-navigation">
	<h2>Navigation menu</h2>
	<div id="mw-head">
		

<nav id="p-personal" class="vector-menu mw-portlet mw-portlet-personal vector-user-menu-legacy" aria-labelledby="p-personal-label" role="navigation"  >
	<h3
		id="p-personal-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Personal tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-login" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=Special:UserLogin&amp;returnto=User%3AVirtlink%2FMy+dream+CPU%2FISA" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o"><span>Log in</span></a></li><li id="pt-darkmode" class="mw-list-item"><a href="ISA#" class="ext-darkmode-link"><span>Dark mode</span></a></li></ul>
		
	</div>
</nav>

		<div id="left-navigation">
			

<nav id="p-namespaces" class="vector-menu mw-portlet mw-portlet-namespaces vector-menu-tabs vector-menu-tabs-legacy" aria-labelledby="p-namespaces-label" role="navigation"  >
	<h3
		id="p-namespaces-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Namespaces</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-nstab-user" class="selected mw-list-item"><a href="ISA" title="View the user page [c]" accesskey="c"><span>User page</span></a></li><li id="ca-talk" class="new mw-list-item"><a href="https://wiki.osdev.org/index.php?title=User_talk:Virtlink/My_dream_CPU/ISA&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t"><span>Discussion</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet vector-menu-dropdown" aria-labelledby="p-variants-label" role="navigation"  >
	<input type="checkbox"
		id="p-variants-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-variants"
		class="vector-menu-checkbox"
		aria-labelledby="p-variants-label"
	/>
	<label
		id="p-variants-label"
		 aria-label="Change language variant"
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">English</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

		</div>
		<div id="right-navigation">
			

<nav id="p-views" class="vector-menu mw-portlet mw-portlet-views vector-menu-tabs vector-menu-tabs-legacy" aria-labelledby="p-views-label" role="navigation"  >
	<h3
		id="p-views-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Views</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-view" class="selected mw-list-item"><a href="ISA"><span>Read</span></a></li><li id="ca-viewsource" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e"><span>View source</span></a></li><li id="ca-history" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-menu-dropdown" aria-labelledby="p-cactions-label" role="navigation"  title="More options" >
	<input type="checkbox"
		id="p-cactions-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-cactions"
		class="vector-menu-checkbox"
		aria-labelledby="p-cactions-label"
	/>
	<label
		id="p-cactions-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">More</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<div>
			<h3 >
				<label for="searchInput">Search</label>
			</h3>
		<form action="https://wiki.osdev.org/index.php" id="searchform"
			class="vector-search-box-form">
			<div id="simpleSearch"
				class="vector-search-box-inner"
				 data-search-loc="header-navigation">
				<input class="vector-search-box-input"
					 type="search" name="search" placeholder="Search OSDev Wiki" aria-label="Search OSDev Wiki" autocapitalize="sentences" title="Search OSDev Wiki [f]" accesskey="f" id="searchInput"
				>
				<input type="hidden" name="title" value="Special:Search">
				<input id="mw-searchButton"
					 class="searchButton mw-fallbackSearchButton" type="submit" name="fulltext" title="Search the pages for this text" value="Search">
				<input id="searchButton"
					 class="searchButton" type="submit" name="go" title="Go to a page with this exact name if it exists" value="Go">
			</div>
		</form>
	</div>
</div>

		</div>
	</div>
	

<div id="mw-panel">
	<div id="p-logo" role="banner">
		<a class="mw-wiki-logo" href="../../index.html"
			title="Visit the main page"></a>
	</div>
	

<nav id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation vector-menu-portal portal" aria-labelledby="p-navigation-label" role="navigation"  >
	<h3
		id="p-navigation-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Navigation</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-mainpage" class="mw-list-item"><a href="../../index.html" title="Visit the main page [z]" accesskey="z"><span>Main Page</span></a></li><li id="n-portal" class="mw-list-item"><a href="http://forum.osdev.org/" rel="nofollow" title="About the project, what you can do, where to find things"><span>Forums</span></a></li><li id="n-FAQ" class="mw-list-item"><a href="../../Category:FAQ"><span>FAQ</span></a></li><li id="n-OS-Projects" class="mw-list-item"><a href="../../Projects"><span>OS Projects</span></a></li><li id="n-randompage" class="mw-list-item"><a href="https://wiki.osdev.org/Special:Random" title="Load a random page [x]" accesskey="x"><span>Random page</span></a></li></ul>
		
	</div>
</nav>

	

<nav id="p-about" class="vector-menu mw-portlet mw-portlet-about vector-menu-portal portal" aria-labelledby="p-about-label" role="navigation"  >
	<h3
		id="p-about-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">About</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-This-site" class="mw-list-item"><a href="../../OSDevWiki:About"><span>This site</span></a></li><li id="n-Joining" class="mw-list-item"><a href="../../OSDevWiki:Joining"><span>Joining</span></a></li><li id="n-Editing-help" class="mw-list-item"><a href="../../OSDevWiki:Editing"><span>Editing help</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="../../Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r"><span>Recent changes</span></a></li></ul>
		
	</div>
</nav>


<nav id="p-tb" class="vector-menu mw-portlet mw-portlet-tb vector-menu-portal portal" aria-labelledby="p-tb-label" role="navigation"  >
	<h3
		id="p-tb-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="t-whatlinkshere" class="mw-list-item"><a href="https://wiki.osdev.org/Special:WhatLinksHere/User:Virtlink/My_dream_CPU/ISA" title="A list of all wiki pages that link here [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="https://wiki.osdev.org/Special:RecentChangesLinked/User:Virtlink/My_dream_CPU/ISA" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-contributions" class="mw-list-item"><a href="../../Special:Contributions/Virtlink" title="A list of contributions by this user"><span>User contributions</span></a></li><li id="t-log" class="mw-list-item"><a href="../../Special:Log/Virtlink"><span>Logs</span></a></li><li id="t-userrights" class="mw-list-item"><a href="../../Special:UserRights/Virtlink"><span>View user groups</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="../../Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-print" class="mw-list-item"><a href="javascript:print();" rel="alternate" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li><li id="t-permalink" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;oldid=13870" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;action=info" title="More information about this page"><span>Page information</span></a></li></ul>
		
	</div>
</nav>

	
</div>

</div>

<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 27 July 2012, at 13:11.</li>
	<li id="footer-info-0">This page has been accessed 226 times.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="../../OSDev_Wiki:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="../../OSDev_Wiki:About">About OSDev Wiki</a></li>
	<li id="footer-places-disclaimer"><a href="../../OSDev_Wiki:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-mobileview"><a href="https://wiki.osdev.org/index.php?title=User:Virtlink/My_dream_CPU/ISA&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="../../resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="../../resources/assets/poweredby_mediawiki_132x47.png 1.5x, ../../resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"/></a></li>
</ul>

</footer>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.019","walltime":"0.019","ppvisitednodes":{"value":125,"limit":1000000},"postexpandincludesize":{"value":1134,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":3,"limit":100},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":3261,"limit":5000000},"timingprofile":["100.00%    1.199      1 -total"," 51.96%    0.623      7 Template:Wikitable"]},"cachereport":{"timestamp":"20250211172733","ttl":86400,"transientcontent":false}}});mw.config.set({"wgBackendResponseTime":125});});</script>
</body>
</html>