set ::env(PROJECT_NAME) comparator
set ::env(DESIGN_TOP) comparator2BitWithVerilog
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/comparator/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/comparator/rtl/comparator2BitWithVerilog.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
