INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ax/ax7035/demo/08_ram_test/ram_test.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ax/ax7035/demo/08_ram_test/ram_test.srcs/sources_1/ip/ram_ip/sim/ram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ax/ax7035/demo/08_ram_test/ram_test.srcs/sources_1/new/ram_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ax/ax7035/demo/08_ram_test/ram_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
