$date
	Sun Jun 12 20:32:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var reg 1 % w0 $end
$var reg 1 & w1 $end
$scope module decoder_24_1b_0 $end
$var wire 1 $ d0 $end
$var wire 1 # d1 $end
$var wire 1 " d2 $end
$var wire 1 ! d3 $end
$var wire 1 ' nw0 $end
$var wire 1 ( nw1 $end
$var wire 1 % w0 $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
0&
0%
x$
x#
x"
x!
$end
#1
1'
1(
#3
0!
0"
0#
#4
1$
1%
#5
0'
#7
1#
#8
0$
0%
1&
#9
1'
0(
#11
0#
#12
1"
1%
#13
0'
#15
1!
#16
0"
