Date: Thu, 11 Mar 1999 12:44:18 +0000 (GMT)
From: (Alan Cox)
Subject: Re: Questions about MMU design for PA-RISC
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/3/11/52

> code and they seem to handle TLB misses by doing an equivalent mapping
> of the physical RAM and putting the kernel at the beginning.  Can this
> be done with the Linux MMU code?  If not, how do I map in the pte
Yes. Thats near enough how intel worked in 2.0.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/