// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft32_cordic_circ_apfixed_18_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        z_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [16:0] z_read;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
reg    ap_block_pp0_stage1_subdone;
wire   [0:0] tmp_fu_162_p3;
reg   [0:0] tmp_reg_1808;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1808_pp0_iter1_reg;
reg   [0:0] tmp_reg_1808_pp0_iter2_reg;
reg   [0:0] d_reg_1816;
reg   [0:0] d_reg_1816_pp0_iter1_reg;
reg   [0:0] d_reg_1816_pp0_iter2_reg;
wire   [17:0] tz_1_fu_214_p2;
reg   [17:0] tz_1_reg_1822;
reg   [0:0] d_1_reg_1827;
reg   [0:0] d_1_reg_1827_pp0_iter1_reg;
reg   [0:0] d_1_reg_1827_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_1833;
wire   [17:0] tz_2_fu_248_p2;
reg   [17:0] tz_2_reg_1838;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] d_2_reg_1843;
reg   [0:0] d_2_reg_1843_pp0_iter1_reg;
reg   [0:0] d_2_reg_1843_pp0_iter2_reg;
reg   [0:0] tmp_7_reg_1849;
wire   [17:0] tz_3_fu_282_p2;
reg   [17:0] tz_3_reg_1854;
reg   [0:0] d_3_reg_1859;
reg   [0:0] d_3_reg_1859_pp0_iter2_reg;
reg   [0:0] d_3_reg_1859_pp0_iter3_reg;
reg   [0:0] tmp_10_reg_1865;
wire   [17:0] tz_4_fu_316_p2;
reg   [17:0] tz_4_reg_1870;
reg   [0:0] d_4_reg_1875;
reg   [0:0] d_4_reg_1875_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_1881;
wire   [17:0] tz_5_fu_350_p2;
reg   [17:0] tz_5_reg_1886;
reg   [0:0] d_5_reg_1891;
reg   [0:0] d_5_reg_1891_pp0_iter3_reg;
reg   [0:0] tmp_17_reg_1897;
wire   [17:0] tz_6_fu_384_p2;
reg   [17:0] tz_6_reg_1902;
reg   [0:0] d_6_reg_1907;
reg   [0:0] d_6_reg_1907_pp0_iter3_reg;
reg   [0:0] tmp_21_reg_1913;
wire   [16:0] tx_2_fu_578_p3;
reg   [16:0] tx_2_reg_1918;
wire   [16:0] ty_2_fu_585_p3;
reg   [16:0] ty_2_reg_1924;
reg   [12:0] tmp_9_reg_1930;
reg   [12:0] trunc_ln98_3_reg_1935;
wire   [17:0] tz_7_fu_624_p2;
reg   [17:0] tz_7_reg_1940;
reg   [0:0] d_7_reg_1945;
reg   [0:0] d_7_reg_1945_pp0_iter4_reg;
reg   [0:0] tmp_25_reg_1951;
wire   [16:0] tx_4_fu_738_p3;
reg   [16:0] tx_4_reg_1956;
wire   [16:0] ty_4_fu_745_p3;
reg   [16:0] ty_4_reg_1962;
reg   [10:0] tmp_15_reg_1968;
reg   [10:0] tmp_16_reg_1973;
wire   [17:0] tz_8_fu_784_p2;
reg   [17:0] tz_8_reg_1978;
reg   [0:0] d_8_reg_1983;
reg   [0:0] tmp_29_reg_1989;
wire   [16:0] tx_6_fu_898_p3;
reg   [16:0] tx_6_reg_1994;
wire   [16:0] ty_6_fu_905_p3;
reg   [16:0] ty_6_reg_2000;
reg   [8:0] tmp_23_reg_2006;
reg   [8:0] tmp_24_reg_2011;
wire   [17:0] tz_9_fu_944_p2;
reg   [17:0] tz_9_reg_2016;
reg   [0:0] d_9_reg_2021;
reg   [0:0] tmp_33_reg_2027;
wire   [16:0] tx_8_fu_1058_p3;
reg   [16:0] tx_8_reg_2032;
wire   [16:0] ty_8_fu_1065_p3;
reg   [16:0] ty_8_reg_2038;
reg   [6:0] tmp_31_reg_2044;
reg   [6:0] tmp_32_reg_2049;
wire   [17:0] tz_10_fu_1104_p2;
reg   [17:0] tz_10_reg_2054;
reg   [0:0] d_10_reg_2059;
reg   [0:0] tmp_37_reg_2065;
wire   [16:0] tx_10_fu_1218_p3;
reg   [16:0] tx_10_reg_2070;
wire   [16:0] ty_10_fu_1225_p3;
reg   [16:0] ty_10_reg_2076;
wire   [17:0] tz_11_fu_1244_p2;
reg   [17:0] tz_11_reg_2082;
reg   [0:0] d_11_reg_2087;
reg   [4:0] tmp_39_reg_2093;
reg   [4:0] tmp_40_reg_2098;
reg   [0:0] tmp_41_reg_2103;
wire   [17:0] tz_12_fu_1338_p2;
reg   [17:0] tz_12_reg_2108;
wire   [16:0] tx_12_fu_1404_p3;
reg   [16:0] tx_12_reg_2113;
wire   [16:0] ty_12_fu_1412_p3;
reg   [16:0] ty_12_reg_2119;
reg   [0:0] tmp_45_reg_2125;
reg   [2:0] tmp_47_reg_2130;
reg   [2:0] tmp_48_reg_2135;
wire   [17:0] tz_13_fu_1460_p2;
reg   [17:0] tz_13_reg_2140;
wire   [16:0] tx_13_fu_1500_p3;
reg   [16:0] tx_13_reg_2145;
wire   [16:0] ty_13_fu_1508_p3;
reg   [16:0] ty_13_reg_2151;
reg   [0:0] tmp_49_reg_2157;
reg   [1:0] tmp_51_reg_2162;
reg   [1:0] tmp_52_reg_2167;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [16:0] sext_ln79_fu_158_p0;
wire    ap_block_pp0_stage0;
wire  signed [16:0] tmp_fu_162_p1;
wire   [17:0] select_ln101_fu_170_p3;
wire  signed [17:0] sext_ln79_fu_158_p1;
wire   [17:0] tz_fu_178_p2;
wire   [0:0] tmp_2_fu_192_p3;
wire   [17:0] add_ln94_fu_208_p2;
wire   [17:0] select_ln94_1_fu_200_p3;
wire    ap_block_pp0_stage1;
wire   [17:0] add_ln94_2_fu_243_p2;
wire   [17:0] select_ln94_3_fu_236_p3;
wire   [17:0] add_ln94_4_fu_277_p2;
wire   [17:0] select_ln94_5_fu_270_p3;
wire   [17:0] add_ln94_6_fu_311_p2;
wire   [17:0] select_ln94_7_fu_304_p3;
wire   [17:0] add_ln94_8_fu_345_p2;
wire   [17:0] select_ln94_9_fu_338_p3;
wire   [17:0] add_ln94_10_fu_379_p2;
wire   [17:0] select_ln94_11_fu_372_p3;
wire   [14:0] select_ln102_fu_406_p3;
wire   [14:0] select_ln107_fu_420_p3;
wire   [14:0] tx_fu_434_p3;
wire   [15:0] select_ln103_fu_413_p3;
wire   [15:0] select_ln108_fu_427_p3;
wire  signed [15:0] ty_fu_445_p3;
wire   [12:0] x_s_fu_456_p4;
wire   [13:0] trunc_ln98_1_fu_470_p4;
wire   [15:0] zext_ln94_fu_441_p1;
wire  signed [15:0] sext_ln102_fu_480_p1;
wire  signed [16:0] sext_ln94_fu_452_p1;
wire   [16:0] zext_ln84_fu_466_p1;
wire   [15:0] add_ln102_fu_484_p2;
wire   [15:0] sub_ln107_fu_496_p2;
wire   [15:0] tx_1_fu_508_p3;
wire   [16:0] sub_ln103_fu_490_p2;
wire   [16:0] add_ln108_fu_502_p2;
wire   [12:0] tmp_6_fu_526_p4;
wire   [16:0] ty_1_fu_519_p3;
wire   [13:0] trunc_ln98_2_fu_540_p4;
wire   [16:0] zext_ln94_1_fu_515_p1;
wire  signed [16:0] sext_ln102_1_fu_550_p1;
wire   [16:0] zext_ln84_1_fu_536_p1;
wire   [16:0] add_ln102_1_fu_554_p2;
wire   [16:0] sub_ln107_1_fu_566_p2;
wire   [16:0] sub_ln103_1_fu_560_p2;
wire   [16:0] add_ln108_1_fu_572_p2;
wire   [17:0] add_ln94_12_fu_619_p2;
wire   [17:0] select_ln94_13_fu_612_p3;
wire  signed [16:0] sext_ln102_2_fu_649_p1;
wire  signed [16:0] sext_ln84_fu_646_p1;
wire   [16:0] add_ln102_2_fu_652_p2;
wire   [16:0] sub_ln107_2_fu_662_p2;
wire   [16:0] sub_ln103_2_fu_657_p2;
wire   [16:0] add_ln108_2_fu_667_p2;
wire   [16:0] tx_3_fu_672_p3;
wire   [11:0] tmp_12_fu_686_p4;
wire   [16:0] ty_3_fu_679_p3;
wire   [11:0] trunc_ln98_4_fu_700_p4;
wire  signed [16:0] sext_ln102_3_fu_710_p1;
wire  signed [16:0] sext_ln84_1_fu_696_p1;
wire   [16:0] add_ln102_3_fu_714_p2;
wire   [16:0] sub_ln107_3_fu_726_p2;
wire   [16:0] sub_ln103_3_fu_720_p2;
wire   [16:0] add_ln108_3_fu_732_p2;
wire   [17:0] add_ln94_14_fu_779_p2;
wire   [17:0] select_ln94_15_fu_772_p3;
wire  signed [16:0] sext_ln84_3_fu_809_p1;
wire  signed [16:0] sext_ln84_2_fu_806_p1;
wire   [16:0] add_ln102_4_fu_812_p2;
wire   [16:0] sub_ln107_4_fu_822_p2;
wire   [16:0] sub_ln103_4_fu_817_p2;
wire   [16:0] add_ln108_4_fu_827_p2;
wire   [16:0] tx_5_fu_832_p3;
wire   [9:0] tmp_19_fu_846_p4;
wire   [16:0] ty_5_fu_839_p3;
wire   [9:0] tmp_20_fu_860_p4;
wire  signed [16:0] sext_ln84_5_fu_870_p1;
wire  signed [16:0] sext_ln84_4_fu_856_p1;
wire   [16:0] add_ln102_5_fu_874_p2;
wire   [16:0] sub_ln107_5_fu_886_p2;
wire   [16:0] sub_ln103_5_fu_880_p2;
wire   [16:0] add_ln108_5_fu_892_p2;
wire   [17:0] add_ln94_16_fu_939_p2;
wire   [17:0] select_ln94_17_fu_932_p3;
wire  signed [16:0] sext_ln84_7_fu_969_p1;
wire  signed [16:0] sext_ln84_6_fu_966_p1;
wire   [16:0] add_ln102_6_fu_972_p2;
wire   [16:0] sub_ln107_6_fu_982_p2;
wire   [16:0] sub_ln103_6_fu_977_p2;
wire   [16:0] add_ln108_6_fu_987_p2;
wire   [16:0] tx_7_fu_992_p3;
wire   [7:0] tmp_27_fu_1006_p4;
wire   [16:0] ty_7_fu_999_p3;
wire   [7:0] tmp_28_fu_1020_p4;
wire  signed [16:0] sext_ln84_9_fu_1030_p1;
wire  signed [16:0] sext_ln84_8_fu_1016_p1;
wire   [16:0] add_ln102_7_fu_1034_p2;
wire   [16:0] sub_ln107_7_fu_1046_p2;
wire   [16:0] sub_ln103_7_fu_1040_p2;
wire   [16:0] add_ln108_7_fu_1052_p2;
wire   [17:0] add_ln94_18_fu_1099_p2;
wire   [17:0] select_ln94_19_fu_1092_p3;
wire  signed [16:0] sext_ln84_11_fu_1129_p1;
wire  signed [16:0] sext_ln84_10_fu_1126_p1;
wire   [16:0] add_ln102_8_fu_1132_p2;
wire   [16:0] sub_ln107_8_fu_1142_p2;
wire   [16:0] sub_ln103_8_fu_1137_p2;
wire   [16:0] add_ln108_8_fu_1147_p2;
wire   [16:0] tx_9_fu_1152_p3;
wire   [5:0] tmp_35_fu_1166_p4;
wire   [16:0] ty_9_fu_1159_p3;
wire   [5:0] tmp_36_fu_1180_p4;
wire  signed [16:0] sext_ln84_13_fu_1190_p1;
wire  signed [16:0] sext_ln84_12_fu_1176_p1;
wire   [16:0] add_ln102_9_fu_1194_p2;
wire   [16:0] sub_ln107_9_fu_1206_p2;
wire   [16:0] sub_ln103_9_fu_1200_p2;
wire   [16:0] add_ln108_9_fu_1212_p2;
wire   [17:0] add_ln94_20_fu_1239_p2;
wire   [17:0] select_ln94_21_fu_1232_p3;
wire  signed [16:0] sext_ln84_15_fu_1289_p1;
wire  signed [16:0] sext_ln84_14_fu_1286_p1;
wire   [16:0] add_ln102_10_fu_1292_p2;
wire   [16:0] sub_ln107_10_fu_1302_p2;
wire   [16:0] sub_ln103_10_fu_1297_p2;
wire   [16:0] add_ln108_10_fu_1307_p2;
wire   [17:0] add_ln94_22_fu_1333_p2;
wire   [17:0] select_ln94_23_fu_1326_p3;
wire   [16:0] tx_11_fu_1312_p3;
wire   [3:0] tmp_43_fu_1352_p4;
wire   [16:0] ty_11_fu_1319_p3;
wire   [3:0] tmp_44_fu_1366_p4;
wire  signed [16:0] sext_ln84_17_fu_1376_p1;
wire  signed [16:0] sext_ln84_16_fu_1362_p1;
wire   [0:0] d_12_fu_1344_p3;
wire   [16:0] add_ln102_11_fu_1380_p2;
wire   [16:0] sub_ln107_11_fu_1392_p2;
wire   [16:0] sub_ln103_11_fu_1386_p2;
wire   [16:0] add_ln108_11_fu_1398_p2;
wire   [17:0] add_ln94_24_fu_1455_p2;
wire   [17:0] select_ln94_25_fu_1448_p3;
wire  signed [16:0] sext_ln84_19_fu_1477_p1;
wire  signed [16:0] sext_ln84_18_fu_1474_p1;
wire   [0:0] d_13_fu_1466_p3;
wire   [16:0] add_ln102_12_fu_1480_p2;
wire   [16:0] sub_ln107_12_fu_1490_p2;
wire   [16:0] sub_ln103_12_fu_1485_p2;
wire   [16:0] add_ln108_12_fu_1495_p2;
wire   [17:0] add_ln94_26_fu_1551_p2;
wire   [17:0] select_ln94_27_fu_1544_p3;
wire   [17:0] tz_14_fu_1556_p2;
wire  signed [16:0] sext_ln84_21_fu_1573_p1;
wire  signed [16:0] sext_ln84_20_fu_1570_p1;
wire   [16:0] add_ln102_13_fu_1576_p2;
wire   [0:0] tmp_53_fu_1586_p3;
wire   [16:0] sub_ln103_13_fu_1581_p2;
wire   [0:0] tmp_54_fu_1602_p3;
wire   [16:0] select_ln84_1_fu_1610_p3;
wire   [16:0] select_ln84_fu_1594_p3;
wire   [16:0] add_ln102_14_fu_1618_p2;
wire   [0:0] tmp_55_fu_1630_p3;
wire   [16:0] sub_ln103_14_fu_1624_p2;
wire   [0:0] tmp_56_fu_1646_p3;
wire   [16:0] select_ln84_3_fu_1654_p3;
wire   [16:0] select_ln84_2_fu_1638_p3;
wire   [16:0] sub_ln107_13_fu_1674_p2;
wire   [0:0] tmp_57_fu_1684_p3;
wire   [16:0] add_ln108_13_fu_1679_p2;
wire   [0:0] tmp_58_fu_1700_p3;
wire   [16:0] select_ln107_1_fu_1708_p3;
wire   [16:0] select_ln98_fu_1692_p3;
wire   [16:0] sub_ln107_14_fu_1716_p2;
wire   [0:0] x_s_1_fu_1728_p3;
wire   [16:0] add_ln108_14_fu_1722_p2;
wire   [0:0] y_s_fu_1744_p3;
wire   [16:0] select_ln107_2_fu_1752_p3;
wire   [16:0] select_ln98_1_fu_1736_p3;
wire   [0:0] d_14_fu_1562_p3;
wire   [16:0] add_ln102_15_fu_1662_p2;
wire   [16:0] sub_ln107_15_fu_1760_p2;
wire   [16:0] tx_14_fu_1772_p3;
wire   [16:0] sub_ln103_15_fu_1668_p2;
wire   [16:0] add_ln108_15_fu_1766_p2;
wire   [16:0] ty_14_fu_1784_p3;
wire  signed [17:0] sext_ln94_1_fu_1780_p1;
wire  signed [17:0] sext_ln83_fu_1792_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_10_reg_2059 <= tz_10_fu_1104_p2[32'd17];
        d_2_reg_1843 <= tz_2_fu_248_p2[32'd17];
        d_2_reg_1843_pp0_iter1_reg <= d_2_reg_1843;
        d_2_reg_1843_pp0_iter2_reg <= d_2_reg_1843_pp0_iter1_reg;
        d_4_reg_1875 <= tz_4_fu_316_p2[32'd17];
        d_4_reg_1875_pp0_iter2_reg <= d_4_reg_1875;
        d_6_reg_1907 <= tz_6_fu_384_p2[32'd17];
        d_6_reg_1907_pp0_iter3_reg <= d_6_reg_1907;
        d_8_reg_1983 <= tz_8_fu_784_p2[32'd17];
        tmp_13_reg_1881 <= tz_4_fu_316_p2[32'd17];
        tmp_15_reg_1968 <= {{tx_4_fu_738_p3[16:6]}};
        tmp_16_reg_1973 <= {{ty_4_fu_745_p3[16:6]}};
        tmp_21_reg_1913 <= tz_6_fu_384_p2[32'd17];
        tmp_29_reg_1989 <= tz_8_fu_784_p2[32'd17];
        tmp_31_reg_2044 <= {{tx_8_fu_1058_p3[16:10]}};
        tmp_32_reg_2049 <= {{ty_8_fu_1065_p3[16:10]}};
        tmp_37_reg_2065 <= tz_10_fu_1104_p2[32'd17];
        tmp_45_reg_2125 <= tz_12_fu_1338_p2[32'd17];
        tmp_47_reg_2130 <= {{tx_12_fu_1404_p3[16:14]}};
        tmp_48_reg_2135 <= {{ty_12_fu_1412_p3[16:14]}};
        tmp_7_reg_1849 <= tz_2_fu_248_p2[32'd17];
        tx_12_reg_2113 <= tx_12_fu_1404_p3;
        tx_4_reg_1956 <= tx_4_fu_738_p3;
        tx_8_reg_2032 <= tx_8_fu_1058_p3;
        ty_12_reg_2119 <= ty_12_fu_1412_p3;
        ty_4_reg_1962 <= ty_4_fu_745_p3;
        ty_8_reg_2038 <= ty_8_fu_1065_p3;
        tz_10_reg_2054 <= tz_10_fu_1104_p2;
        tz_12_reg_2108 <= tz_12_fu_1338_p2;
        tz_2_reg_1838 <= tz_2_fu_248_p2;
        tz_4_reg_1870 <= tz_4_fu_316_p2;
        tz_6_reg_1902 <= tz_6_fu_384_p2;
        tz_8_reg_1978 <= tz_8_fu_784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_11_reg_2087 <= tz_11_fu_1244_p2[32'd17];
        d_1_reg_1827 <= tz_1_fu_214_p2[32'd17];
        d_1_reg_1827_pp0_iter1_reg <= d_1_reg_1827;
        d_1_reg_1827_pp0_iter2_reg <= d_1_reg_1827_pp0_iter1_reg;
        d_3_reg_1859 <= tz_3_fu_282_p2[32'd17];
        d_3_reg_1859_pp0_iter2_reg <= d_3_reg_1859;
        d_3_reg_1859_pp0_iter3_reg <= d_3_reg_1859_pp0_iter2_reg;
        d_5_reg_1891 <= tz_5_fu_350_p2[32'd17];
        d_5_reg_1891_pp0_iter3_reg <= d_5_reg_1891;
        d_7_reg_1945 <= tz_7_fu_624_p2[32'd17];
        d_7_reg_1945_pp0_iter4_reg <= d_7_reg_1945;
        d_9_reg_2021 <= tz_9_fu_944_p2[32'd17];
        d_reg_1816 <= tz_fu_178_p2[32'd17];
        d_reg_1816_pp0_iter1_reg <= d_reg_1816;
        d_reg_1816_pp0_iter2_reg <= d_reg_1816_pp0_iter1_reg;
        tmp_10_reg_1865 <= tz_3_fu_282_p2[32'd17];
        tmp_17_reg_1897 <= tz_5_fu_350_p2[32'd17];
        tmp_23_reg_2006 <= {{tx_6_fu_898_p3[16:8]}};
        tmp_24_reg_2011 <= {{ty_6_fu_905_p3[16:8]}};
        tmp_25_reg_1951 <= tz_7_fu_624_p2[32'd17];
        tmp_33_reg_2027 <= tz_9_fu_944_p2[32'd17];
        tmp_39_reg_2093 <= {{tx_10_fu_1218_p3[16:12]}};
        tmp_40_reg_2098 <= {{ty_10_fu_1225_p3[16:12]}};
        tmp_41_reg_2103 <= tz_11_fu_1244_p2[32'd17];
        tmp_49_reg_2157 <= tz_13_fu_1460_p2[32'd17];
        tmp_4_reg_1833 <= tz_1_fu_214_p2[32'd17];
        tmp_51_reg_2162 <= {{tx_13_fu_1500_p3[16:15]}};
        tmp_52_reg_2167 <= {{ty_13_fu_1508_p3[16:15]}};
        tmp_9_reg_1930 <= {{tx_2_fu_578_p3[16:4]}};
        tmp_reg_1808 <= tmp_fu_162_p1[32'd16];
        tmp_reg_1808_pp0_iter1_reg <= tmp_reg_1808;
        tmp_reg_1808_pp0_iter2_reg <= tmp_reg_1808_pp0_iter1_reg;
        trunc_ln98_3_reg_1935 <= {{ty_2_fu_585_p3[16:4]}};
        tx_10_reg_2070 <= tx_10_fu_1218_p3;
        tx_13_reg_2145 <= tx_13_fu_1500_p3;
        tx_2_reg_1918 <= tx_2_fu_578_p3;
        tx_6_reg_1994 <= tx_6_fu_898_p3;
        ty_10_reg_2076 <= ty_10_fu_1225_p3;
        ty_13_reg_2151 <= ty_13_fu_1508_p3;
        ty_2_reg_1924 <= ty_2_fu_585_p3;
        ty_6_reg_2000 <= ty_6_fu_905_p3;
        tz_11_reg_2082 <= tz_11_fu_1244_p2;
        tz_13_reg_2140 <= tz_13_fu_1460_p2;
        tz_1_reg_1822 <= tz_1_fu_214_p2;
        tz_3_reg_1854 <= tz_3_fu_282_p2;
        tz_5_reg_1886 <= tz_5_fu_350_p2;
        tz_7_reg_1940 <= tz_7_fu_624_p2;
        tz_9_reg_2016 <= tz_9_fu_944_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_10_fu_1292_p2 = ($signed(tx_10_reg_2070) + $signed(sext_ln84_15_fu_1289_p1));

assign add_ln102_11_fu_1380_p2 = ($signed(tx_11_fu_1312_p3) + $signed(sext_ln84_17_fu_1376_p1));

assign add_ln102_12_fu_1480_p2 = ($signed(tx_12_reg_2113) + $signed(sext_ln84_19_fu_1477_p1));

assign add_ln102_13_fu_1576_p2 = ($signed(tx_13_reg_2145) + $signed(sext_ln84_21_fu_1573_p1));

assign add_ln102_14_fu_1618_p2 = (add_ln102_13_fu_1576_p2 + select_ln84_1_fu_1610_p3);

assign add_ln102_15_fu_1662_p2 = (add_ln102_14_fu_1618_p2 + select_ln84_3_fu_1654_p3);

assign add_ln102_1_fu_554_p2 = ($signed(zext_ln94_1_fu_515_p1) + $signed(sext_ln102_1_fu_550_p1));

assign add_ln102_2_fu_652_p2 = ($signed(tx_2_reg_1918) + $signed(sext_ln102_2_fu_649_p1));

assign add_ln102_3_fu_714_p2 = ($signed(tx_3_fu_672_p3) + $signed(sext_ln102_3_fu_710_p1));

assign add_ln102_4_fu_812_p2 = ($signed(tx_4_reg_1956) + $signed(sext_ln84_3_fu_809_p1));

assign add_ln102_5_fu_874_p2 = ($signed(tx_5_fu_832_p3) + $signed(sext_ln84_5_fu_870_p1));

assign add_ln102_6_fu_972_p2 = ($signed(tx_6_reg_1994) + $signed(sext_ln84_7_fu_969_p1));

assign add_ln102_7_fu_1034_p2 = ($signed(tx_7_fu_992_p3) + $signed(sext_ln84_9_fu_1030_p1));

assign add_ln102_8_fu_1132_p2 = ($signed(tx_8_reg_2032) + $signed(sext_ln84_11_fu_1129_p1));

assign add_ln102_9_fu_1194_p2 = ($signed(tx_9_fu_1152_p3) + $signed(sext_ln84_13_fu_1190_p1));

assign add_ln102_fu_484_p2 = ($signed(zext_ln94_fu_441_p1) + $signed(sext_ln102_fu_480_p1));

assign add_ln108_10_fu_1307_p2 = ($signed(ty_10_reg_2076) + $signed(sext_ln84_14_fu_1286_p1));

assign add_ln108_11_fu_1398_p2 = ($signed(ty_11_fu_1319_p3) + $signed(sext_ln84_16_fu_1362_p1));

assign add_ln108_12_fu_1495_p2 = ($signed(ty_12_reg_2119) + $signed(sext_ln84_18_fu_1474_p1));

assign add_ln108_13_fu_1679_p2 = ($signed(ty_13_reg_2151) + $signed(sext_ln84_20_fu_1570_p1));

assign add_ln108_14_fu_1722_p2 = (add_ln108_13_fu_1679_p2 + select_ln98_fu_1692_p3);

assign add_ln108_15_fu_1766_p2 = (add_ln108_14_fu_1722_p2 + select_ln98_1_fu_1736_p3);

assign add_ln108_1_fu_572_p2 = (ty_1_fu_519_p3 + zext_ln84_1_fu_536_p1);

assign add_ln108_2_fu_667_p2 = ($signed(ty_2_reg_1924) + $signed(sext_ln84_fu_646_p1));

assign add_ln108_3_fu_732_p2 = ($signed(ty_3_fu_679_p3) + $signed(sext_ln84_1_fu_696_p1));

assign add_ln108_4_fu_827_p2 = ($signed(ty_4_reg_1962) + $signed(sext_ln84_2_fu_806_p1));

assign add_ln108_5_fu_892_p2 = ($signed(ty_5_fu_839_p3) + $signed(sext_ln84_4_fu_856_p1));

assign add_ln108_6_fu_987_p2 = ($signed(ty_6_reg_2000) + $signed(sext_ln84_6_fu_966_p1));

assign add_ln108_7_fu_1052_p2 = ($signed(ty_7_fu_999_p3) + $signed(sext_ln84_8_fu_1016_p1));

assign add_ln108_8_fu_1147_p2 = ($signed(ty_8_reg_2038) + $signed(sext_ln84_10_fu_1126_p1));

assign add_ln108_9_fu_1212_p2 = ($signed(ty_9_fu_1159_p3) + $signed(sext_ln84_12_fu_1176_p1));

assign add_ln108_fu_502_p2 = ($signed(sext_ln94_fu_452_p1) + $signed(zext_ln84_fu_466_p1));

assign add_ln94_10_fu_379_p2 = ($signed(tz_5_reg_1886) + $signed(18'd261633));

assign add_ln94_12_fu_619_p2 = ($signed(tz_6_reg_1902) + $signed(18'd261889));

assign add_ln94_14_fu_779_p2 = ($signed(tz_7_reg_1940) + $signed(18'd262017));

assign add_ln94_16_fu_939_p2 = ($signed(tz_8_reg_1978) + $signed(18'd262081));

assign add_ln94_18_fu_1099_p2 = ($signed(tz_9_reg_2016) + $signed(18'd262113));

assign add_ln94_20_fu_1239_p2 = ($signed(tz_10_reg_2054) + $signed(18'd262129));

assign add_ln94_22_fu_1333_p2 = ($signed(tz_11_reg_2082) + $signed(18'd262137));

assign add_ln94_24_fu_1455_p2 = ($signed(tz_12_reg_2108) + $signed(18'd262141));

assign add_ln94_26_fu_1551_p2 = ($signed(tz_13_reg_2140) + $signed(18'd262143));

assign add_ln94_2_fu_243_p2 = ($signed(tz_1_reg_1822) + $signed(18'd254117));

assign add_ln94_4_fu_277_p2 = ($signed(tz_2_reg_1838) + $signed(18'd258070));

assign add_ln94_6_fu_311_p2 = ($signed(tz_3_reg_1854) + $signed(18'd260099));

assign add_ln94_8_fu_345_p2 = ($signed(tz_4_reg_1870) + $signed(18'd261121));

assign add_ln94_fu_208_p2 = ($signed(tz_fu_178_p2) + $signed(18'd246952));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = sext_ln94_1_fu_1780_p1;

assign ap_return_1 = sext_ln83_fu_1792_p1;

assign d_12_fu_1344_p3 = tz_12_fu_1338_p2[32'd17];

assign d_13_fu_1466_p3 = tz_13_fu_1460_p2[32'd17];

assign d_14_fu_1562_p3 = tz_14_fu_1556_p2[32'd17];

assign select_ln101_fu_170_p3 = ((tmp_fu_162_p3[0:0] == 1'b1) ? 18'd25735 : 18'd236409);

assign select_ln102_fu_406_p3 = ((tmp_reg_1808_pp0_iter2_reg[0:0] == 1'b1) ? 15'd9949 : 15'd29847);

assign select_ln103_fu_413_p3 = ((tmp_reg_1808_pp0_iter2_reg[0:0] == 1'b1) ? 16'd35689 : 16'd9949);

assign select_ln107_1_fu_1708_p3 = ((tmp_58_fu_1700_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln107_2_fu_1752_p3 = ((y_s_fu_1744_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln107_fu_420_p3 = ((tmp_reg_1808_pp0_iter2_reg[0:0] == 1'b1) ? 15'd29847 : 15'd9949);

assign select_ln108_fu_427_p3 = ((tmp_reg_1808_pp0_iter2_reg[0:0] == 1'b1) ? 16'd55587 : 16'd29847);

assign select_ln84_1_fu_1610_p3 = ((tmp_54_fu_1602_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln84_2_fu_1638_p3 = ((tmp_55_fu_1630_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln84_3_fu_1654_p3 = ((tmp_56_fu_1646_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln84_fu_1594_p3 = ((tmp_53_fu_1586_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln94_11_fu_372_p3 = ((tmp_17_reg_1897[0:0] == 1'b1) ? 18'd1022 : 18'd0);

assign select_ln94_13_fu_612_p3 = ((tmp_21_reg_1913[0:0] == 1'b1) ? 18'd510 : 18'd0);

assign select_ln94_15_fu_772_p3 = ((tmp_25_reg_1951[0:0] == 1'b1) ? 18'd254 : 18'd0);

assign select_ln94_17_fu_932_p3 = ((tmp_29_reg_1989[0:0] == 1'b1) ? 18'd126 : 18'd0);

assign select_ln94_19_fu_1092_p3 = ((tmp_33_reg_2027[0:0] == 1'b1) ? 18'd62 : 18'd0);

assign select_ln94_1_fu_200_p3 = ((tmp_2_fu_192_p3[0:0] == 1'b1) ? 18'd30384 : 18'd0);

assign select_ln94_21_fu_1232_p3 = ((tmp_37_reg_2065[0:0] == 1'b1) ? 18'd30 : 18'd0);

assign select_ln94_23_fu_1326_p3 = ((tmp_41_reg_2103[0:0] == 1'b1) ? 18'd14 : 18'd0);

assign select_ln94_25_fu_1448_p3 = ((tmp_45_reg_2125[0:0] == 1'b1) ? 18'd6 : 18'd0);

assign select_ln94_27_fu_1544_p3 = ((tmp_49_reg_2157[0:0] == 1'b1) ? 18'd2 : 18'd0);

assign select_ln94_3_fu_236_p3 = ((tmp_4_reg_1833[0:0] == 1'b1) ? 18'd16054 : 18'd0);

assign select_ln94_5_fu_270_p3 = ((tmp_7_reg_1849[0:0] == 1'b1) ? 18'd8148 : 18'd0);

assign select_ln94_7_fu_304_p3 = ((tmp_10_reg_1865[0:0] == 1'b1) ? 18'd4090 : 18'd0);

assign select_ln94_9_fu_338_p3 = ((tmp_13_reg_1881[0:0] == 1'b1) ? 18'd2046 : 18'd0);

assign select_ln98_1_fu_1736_p3 = ((x_s_1_fu_1728_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln98_fu_1692_p3 = ((tmp_57_fu_1684_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign sext_ln102_1_fu_550_p1 = $signed(trunc_ln98_2_fu_540_p4);

assign sext_ln102_2_fu_649_p1 = $signed(trunc_ln98_3_reg_1935);

assign sext_ln102_3_fu_710_p1 = $signed(trunc_ln98_4_fu_700_p4);

assign sext_ln102_fu_480_p1 = $signed(trunc_ln98_1_fu_470_p4);

assign sext_ln79_fu_158_p0 = z_read;

assign sext_ln79_fu_158_p1 = sext_ln79_fu_158_p0;

assign sext_ln83_fu_1792_p1 = $signed(ty_14_fu_1784_p3);

assign sext_ln84_10_fu_1126_p1 = $signed(tmp_31_reg_2044);

assign sext_ln84_11_fu_1129_p1 = $signed(tmp_32_reg_2049);

assign sext_ln84_12_fu_1176_p1 = $signed(tmp_35_fu_1166_p4);

assign sext_ln84_13_fu_1190_p1 = $signed(tmp_36_fu_1180_p4);

assign sext_ln84_14_fu_1286_p1 = $signed(tmp_39_reg_2093);

assign sext_ln84_15_fu_1289_p1 = $signed(tmp_40_reg_2098);

assign sext_ln84_16_fu_1362_p1 = $signed(tmp_43_fu_1352_p4);

assign sext_ln84_17_fu_1376_p1 = $signed(tmp_44_fu_1366_p4);

assign sext_ln84_18_fu_1474_p1 = $signed(tmp_47_reg_2130);

assign sext_ln84_19_fu_1477_p1 = $signed(tmp_48_reg_2135);

assign sext_ln84_1_fu_696_p1 = $signed(tmp_12_fu_686_p4);

assign sext_ln84_20_fu_1570_p1 = $signed(tmp_51_reg_2162);

assign sext_ln84_21_fu_1573_p1 = $signed(tmp_52_reg_2167);

assign sext_ln84_2_fu_806_p1 = $signed(tmp_15_reg_1968);

assign sext_ln84_3_fu_809_p1 = $signed(tmp_16_reg_1973);

assign sext_ln84_4_fu_856_p1 = $signed(tmp_19_fu_846_p4);

assign sext_ln84_5_fu_870_p1 = $signed(tmp_20_fu_860_p4);

assign sext_ln84_6_fu_966_p1 = $signed(tmp_23_reg_2006);

assign sext_ln84_7_fu_969_p1 = $signed(tmp_24_reg_2011);

assign sext_ln84_8_fu_1016_p1 = $signed(tmp_27_fu_1006_p4);

assign sext_ln84_9_fu_1030_p1 = $signed(tmp_28_fu_1020_p4);

assign sext_ln84_fu_646_p1 = $signed(tmp_9_reg_1930);

assign sext_ln94_1_fu_1780_p1 = $signed(tx_14_fu_1772_p3);

assign sext_ln94_fu_452_p1 = ty_fu_445_p3;

assign sub_ln103_10_fu_1297_p2 = ($signed(ty_10_reg_2076) - $signed(sext_ln84_14_fu_1286_p1));

assign sub_ln103_11_fu_1386_p2 = ($signed(ty_11_fu_1319_p3) - $signed(sext_ln84_16_fu_1362_p1));

assign sub_ln103_12_fu_1485_p2 = ($signed(ty_12_reg_2119) - $signed(sext_ln84_18_fu_1474_p1));

assign sub_ln103_13_fu_1581_p2 = ($signed(ty_13_reg_2151) - $signed(sext_ln84_20_fu_1570_p1));

assign sub_ln103_14_fu_1624_p2 = (sub_ln103_13_fu_1581_p2 - select_ln84_fu_1594_p3);

assign sub_ln103_15_fu_1668_p2 = (sub_ln103_14_fu_1624_p2 - select_ln84_2_fu_1638_p3);

assign sub_ln103_1_fu_560_p2 = (ty_1_fu_519_p3 - zext_ln84_1_fu_536_p1);

assign sub_ln103_2_fu_657_p2 = ($signed(ty_2_reg_1924) - $signed(sext_ln84_fu_646_p1));

assign sub_ln103_3_fu_720_p2 = ($signed(ty_3_fu_679_p3) - $signed(sext_ln84_1_fu_696_p1));

assign sub_ln103_4_fu_817_p2 = ($signed(ty_4_reg_1962) - $signed(sext_ln84_2_fu_806_p1));

assign sub_ln103_5_fu_880_p2 = ($signed(ty_5_fu_839_p3) - $signed(sext_ln84_4_fu_856_p1));

assign sub_ln103_6_fu_977_p2 = ($signed(ty_6_reg_2000) - $signed(sext_ln84_6_fu_966_p1));

assign sub_ln103_7_fu_1040_p2 = ($signed(ty_7_fu_999_p3) - $signed(sext_ln84_8_fu_1016_p1));

assign sub_ln103_8_fu_1137_p2 = ($signed(ty_8_reg_2038) - $signed(sext_ln84_10_fu_1126_p1));

assign sub_ln103_9_fu_1200_p2 = ($signed(ty_9_fu_1159_p3) - $signed(sext_ln84_12_fu_1176_p1));

assign sub_ln103_fu_490_p2 = ($signed(sext_ln94_fu_452_p1) - $signed(zext_ln84_fu_466_p1));

assign sub_ln107_10_fu_1302_p2 = ($signed(tx_10_reg_2070) - $signed(sext_ln84_15_fu_1289_p1));

assign sub_ln107_11_fu_1392_p2 = ($signed(tx_11_fu_1312_p3) - $signed(sext_ln84_17_fu_1376_p1));

assign sub_ln107_12_fu_1490_p2 = ($signed(tx_12_reg_2113) - $signed(sext_ln84_19_fu_1477_p1));

assign sub_ln107_13_fu_1674_p2 = ($signed(tx_13_reg_2145) - $signed(sext_ln84_21_fu_1573_p1));

assign sub_ln107_14_fu_1716_p2 = (sub_ln107_13_fu_1674_p2 - select_ln107_1_fu_1708_p3);

assign sub_ln107_15_fu_1760_p2 = (sub_ln107_14_fu_1716_p2 - select_ln107_2_fu_1752_p3);

assign sub_ln107_1_fu_566_p2 = ($signed(zext_ln94_1_fu_515_p1) - $signed(sext_ln102_1_fu_550_p1));

assign sub_ln107_2_fu_662_p2 = ($signed(tx_2_reg_1918) - $signed(sext_ln102_2_fu_649_p1));

assign sub_ln107_3_fu_726_p2 = ($signed(tx_3_fu_672_p3) - $signed(sext_ln102_3_fu_710_p1));

assign sub_ln107_4_fu_822_p2 = ($signed(tx_4_reg_1956) - $signed(sext_ln84_3_fu_809_p1));

assign sub_ln107_5_fu_886_p2 = ($signed(tx_5_fu_832_p3) - $signed(sext_ln84_5_fu_870_p1));

assign sub_ln107_6_fu_982_p2 = ($signed(tx_6_reg_1994) - $signed(sext_ln84_7_fu_969_p1));

assign sub_ln107_7_fu_1046_p2 = ($signed(tx_7_fu_992_p3) - $signed(sext_ln84_9_fu_1030_p1));

assign sub_ln107_8_fu_1142_p2 = ($signed(tx_8_reg_2032) - $signed(sext_ln84_11_fu_1129_p1));

assign sub_ln107_9_fu_1206_p2 = ($signed(tx_9_fu_1152_p3) - $signed(sext_ln84_13_fu_1190_p1));

assign sub_ln107_fu_496_p2 = ($signed(zext_ln94_fu_441_p1) - $signed(sext_ln102_fu_480_p1));

assign tmp_12_fu_686_p4 = {{tx_3_fu_672_p3[16:5]}};

assign tmp_19_fu_846_p4 = {{tx_5_fu_832_p3[16:7]}};

assign tmp_20_fu_860_p4 = {{ty_5_fu_839_p3[16:7]}};

assign tmp_27_fu_1006_p4 = {{tx_7_fu_992_p3[16:9]}};

assign tmp_28_fu_1020_p4 = {{ty_7_fu_999_p3[16:9]}};

assign tmp_2_fu_192_p3 = tz_fu_178_p2[32'd17];

assign tmp_35_fu_1166_p4 = {{tx_9_fu_1152_p3[16:11]}};

assign tmp_36_fu_1180_p4 = {{ty_9_fu_1159_p3[16:11]}};

assign tmp_43_fu_1352_p4 = {{tx_11_fu_1312_p3[16:13]}};

assign tmp_44_fu_1366_p4 = {{ty_11_fu_1319_p3[16:13]}};

assign tmp_53_fu_1586_p3 = add_ln102_13_fu_1576_p2[32'd16];

assign tmp_54_fu_1602_p3 = sub_ln103_13_fu_1581_p2[32'd16];

assign tmp_55_fu_1630_p3 = add_ln102_14_fu_1618_p2[32'd16];

assign tmp_56_fu_1646_p3 = sub_ln103_14_fu_1624_p2[32'd16];

assign tmp_57_fu_1684_p3 = sub_ln107_13_fu_1674_p2[32'd16];

assign tmp_58_fu_1700_p3 = add_ln108_13_fu_1679_p2[32'd16];

assign tmp_6_fu_526_p4 = {{tx_1_fu_508_p3[15:3]}};

assign tmp_fu_162_p1 = z_read;

assign tmp_fu_162_p3 = tmp_fu_162_p1[32'd16];

assign trunc_ln98_1_fu_470_p4 = {{ty_fu_445_p3[15:2]}};

assign trunc_ln98_2_fu_540_p4 = {{ty_1_fu_519_p3[16:3]}};

assign trunc_ln98_4_fu_700_p4 = {{ty_3_fu_679_p3[16:5]}};

assign tx_10_fu_1218_p3 = ((d_10_reg_2059[0:0] == 1'b1) ? add_ln102_9_fu_1194_p2 : sub_ln107_9_fu_1206_p2);

assign tx_11_fu_1312_p3 = ((d_11_reg_2087[0:0] == 1'b1) ? add_ln102_10_fu_1292_p2 : sub_ln107_10_fu_1302_p2);

assign tx_12_fu_1404_p3 = ((d_12_fu_1344_p3[0:0] == 1'b1) ? add_ln102_11_fu_1380_p2 : sub_ln107_11_fu_1392_p2);

assign tx_13_fu_1500_p3 = ((d_13_fu_1466_p3[0:0] == 1'b1) ? add_ln102_12_fu_1480_p2 : sub_ln107_12_fu_1490_p2);

assign tx_14_fu_1772_p3 = ((d_14_fu_1562_p3[0:0] == 1'b1) ? add_ln102_15_fu_1662_p2 : sub_ln107_15_fu_1760_p2);

assign tx_1_fu_508_p3 = ((d_1_reg_1827_pp0_iter2_reg[0:0] == 1'b1) ? add_ln102_fu_484_p2 : sub_ln107_fu_496_p2);

assign tx_2_fu_578_p3 = ((d_2_reg_1843_pp0_iter2_reg[0:0] == 1'b1) ? add_ln102_1_fu_554_p2 : sub_ln107_1_fu_566_p2);

assign tx_3_fu_672_p3 = ((d_3_reg_1859_pp0_iter3_reg[0:0] == 1'b1) ? add_ln102_2_fu_652_p2 : sub_ln107_2_fu_662_p2);

assign tx_4_fu_738_p3 = ((d_4_reg_1875_pp0_iter2_reg[0:0] == 1'b1) ? add_ln102_3_fu_714_p2 : sub_ln107_3_fu_726_p2);

assign tx_5_fu_832_p3 = ((d_5_reg_1891_pp0_iter3_reg[0:0] == 1'b1) ? add_ln102_4_fu_812_p2 : sub_ln107_4_fu_822_p2);

assign tx_6_fu_898_p3 = ((d_6_reg_1907_pp0_iter3_reg[0:0] == 1'b1) ? add_ln102_5_fu_874_p2 : sub_ln107_5_fu_886_p2);

assign tx_7_fu_992_p3 = ((d_7_reg_1945_pp0_iter4_reg[0:0] == 1'b1) ? add_ln102_6_fu_972_p2 : sub_ln107_6_fu_982_p2);

assign tx_8_fu_1058_p3 = ((d_8_reg_1983[0:0] == 1'b1) ? add_ln102_7_fu_1034_p2 : sub_ln107_7_fu_1046_p2);

assign tx_9_fu_1152_p3 = ((d_9_reg_2021[0:0] == 1'b1) ? add_ln102_8_fu_1132_p2 : sub_ln107_8_fu_1142_p2);

assign tx_fu_434_p3 = ((d_reg_1816_pp0_iter2_reg[0:0] == 1'b1) ? select_ln102_fu_406_p3 : select_ln107_fu_420_p3);

assign ty_10_fu_1225_p3 = ((d_10_reg_2059[0:0] == 1'b1) ? sub_ln103_9_fu_1200_p2 : add_ln108_9_fu_1212_p2);

assign ty_11_fu_1319_p3 = ((d_11_reg_2087[0:0] == 1'b1) ? sub_ln103_10_fu_1297_p2 : add_ln108_10_fu_1307_p2);

assign ty_12_fu_1412_p3 = ((d_12_fu_1344_p3[0:0] == 1'b1) ? sub_ln103_11_fu_1386_p2 : add_ln108_11_fu_1398_p2);

assign ty_13_fu_1508_p3 = ((d_13_fu_1466_p3[0:0] == 1'b1) ? sub_ln103_12_fu_1485_p2 : add_ln108_12_fu_1495_p2);

assign ty_14_fu_1784_p3 = ((d_14_fu_1562_p3[0:0] == 1'b1) ? sub_ln103_15_fu_1668_p2 : add_ln108_15_fu_1766_p2);

assign ty_1_fu_519_p3 = ((d_1_reg_1827_pp0_iter2_reg[0:0] == 1'b1) ? sub_ln103_fu_490_p2 : add_ln108_fu_502_p2);

assign ty_2_fu_585_p3 = ((d_2_reg_1843_pp0_iter2_reg[0:0] == 1'b1) ? sub_ln103_1_fu_560_p2 : add_ln108_1_fu_572_p2);

assign ty_3_fu_679_p3 = ((d_3_reg_1859_pp0_iter3_reg[0:0] == 1'b1) ? sub_ln103_2_fu_657_p2 : add_ln108_2_fu_667_p2);

assign ty_4_fu_745_p3 = ((d_4_reg_1875_pp0_iter2_reg[0:0] == 1'b1) ? sub_ln103_3_fu_720_p2 : add_ln108_3_fu_732_p2);

assign ty_5_fu_839_p3 = ((d_5_reg_1891_pp0_iter3_reg[0:0] == 1'b1) ? sub_ln103_4_fu_817_p2 : add_ln108_4_fu_827_p2);

assign ty_6_fu_905_p3 = ((d_6_reg_1907_pp0_iter3_reg[0:0] == 1'b1) ? sub_ln103_5_fu_880_p2 : add_ln108_5_fu_892_p2);

assign ty_7_fu_999_p3 = ((d_7_reg_1945_pp0_iter4_reg[0:0] == 1'b1) ? sub_ln103_6_fu_977_p2 : add_ln108_6_fu_987_p2);

assign ty_8_fu_1065_p3 = ((d_8_reg_1983[0:0] == 1'b1) ? sub_ln103_7_fu_1040_p2 : add_ln108_7_fu_1052_p2);

assign ty_9_fu_1159_p3 = ((d_9_reg_2021[0:0] == 1'b1) ? sub_ln103_8_fu_1137_p2 : add_ln108_8_fu_1147_p2);

assign ty_fu_445_p3 = ((d_reg_1816_pp0_iter2_reg[0:0] == 1'b1) ? select_ln103_fu_413_p3 : select_ln108_fu_427_p3);

assign tz_10_fu_1104_p2 = (add_ln94_18_fu_1099_p2 + select_ln94_19_fu_1092_p3);

assign tz_11_fu_1244_p2 = (add_ln94_20_fu_1239_p2 + select_ln94_21_fu_1232_p3);

assign tz_12_fu_1338_p2 = (add_ln94_22_fu_1333_p2 + select_ln94_23_fu_1326_p3);

assign tz_13_fu_1460_p2 = (add_ln94_24_fu_1455_p2 + select_ln94_25_fu_1448_p3);

assign tz_14_fu_1556_p2 = (add_ln94_26_fu_1551_p2 + select_ln94_27_fu_1544_p3);

assign tz_1_fu_214_p2 = (add_ln94_fu_208_p2 + select_ln94_1_fu_200_p3);

assign tz_2_fu_248_p2 = (add_ln94_2_fu_243_p2 + select_ln94_3_fu_236_p3);

assign tz_3_fu_282_p2 = (add_ln94_4_fu_277_p2 + select_ln94_5_fu_270_p3);

assign tz_4_fu_316_p2 = (add_ln94_6_fu_311_p2 + select_ln94_7_fu_304_p3);

assign tz_5_fu_350_p2 = (add_ln94_8_fu_345_p2 + select_ln94_9_fu_338_p3);

assign tz_6_fu_384_p2 = (add_ln94_10_fu_379_p2 + select_ln94_11_fu_372_p3);

assign tz_7_fu_624_p2 = (add_ln94_12_fu_619_p2 + select_ln94_13_fu_612_p3);

assign tz_8_fu_784_p2 = (add_ln94_14_fu_779_p2 + select_ln94_15_fu_772_p3);

assign tz_9_fu_944_p2 = (add_ln94_16_fu_939_p2 + select_ln94_17_fu_932_p3);

assign tz_fu_178_p2 = ($signed(select_ln101_fu_170_p3) + $signed(sext_ln79_fu_158_p1));

assign x_s_1_fu_1728_p3 = sub_ln107_14_fu_1716_p2[32'd16];

assign x_s_fu_456_p4 = {{tx_fu_434_p3[14:2]}};

assign y_s_fu_1744_p3 = add_ln108_14_fu_1722_p2[32'd16];

assign zext_ln84_1_fu_536_p1 = tmp_6_fu_526_p4;

assign zext_ln84_fu_466_p1 = x_s_fu_456_p4;

assign zext_ln94_1_fu_515_p1 = tx_1_fu_508_p3;

assign zext_ln94_fu_441_p1 = tx_fu_434_p3;

endmodule //fft32_cordic_circ_apfixed_18_3_0_s
