
---------- Begin Simulation Statistics ----------
final_tick                               1433953694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201413                       # Simulator instruction rate (inst/s)
host_mem_usage                                4551052                       # Number of bytes of host memory used
host_op_rate                                   341339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6950.07                       # Real time elapsed on the host
host_tick_rate                               42643387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837607                       # Number of instructions simulated
sim_ops                                    2372328857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.296375                       # Number of seconds simulated
sim_ticks                                296374659750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       878262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1756539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10995316                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117365469                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38323992                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     64425711                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26101719                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     124840485                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2640833                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6148982                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361358468                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      313999139                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10995767                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167655                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34279814                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    423881363                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837605                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390458                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    530027887                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.115772                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.199950                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    351912650     66.40%     66.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69591062     13.13%     79.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22688636      4.28%     83.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26466994      4.99%     88.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13529745      2.55%     91.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4496104      0.85%     92.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3257044      0.61%     92.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3805838      0.72%     93.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34279814      6.47%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    530027887                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654199                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027398                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836539     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027364     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633037      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390458                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817515                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837605                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390458                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.694356                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.694356                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    349155037                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1178111933                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       66949584                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134894708                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11027329                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30679016                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147465380                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1982904                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44961525                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              517131                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         124840485                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83084037                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           491515925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2533255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            770202092                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          468                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         6701                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22054658                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.210613                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90155113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40964825                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.299372                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    592705691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.161026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.288329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      387828852     65.43%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11907041      2.01%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15115070      2.55%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11611895      1.96%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10087366      1.70%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18130540      3.06%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10821998      1.83%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9678005      1.63%     80.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117524924     19.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    592705691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          279206                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78302                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 43628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13219790                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73858150                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.426419                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195626946                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44955192                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     134812481                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    181950508                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           71                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       951493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65180577                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1015164148                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150671754                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27045771                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    845508693                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1178492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     32121414                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11027329                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     34287519                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1006032                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13988334                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71094                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        39992                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        54535                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77923110                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30390460                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        39992                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11902971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1316819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       955181406                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           825320395                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664339                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       634564158                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.392360                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            831116948                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1293398525                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     708812316                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.590195                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.590195                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3056320      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    663832080     76.08%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          368      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          156      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6524      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           44      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104063      0.01%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39746      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158121252     18.12%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47236511      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           51      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157272      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    872554464                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        307879                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       619301                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       241706                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       956582                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9463479                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010846                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7446316     78.68%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1945501     20.56%     99.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        71597      0.76%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           55      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    878653744                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2348974009                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    825078689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1438018776                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1015163955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       872554464                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    423773689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2315212                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    614982497                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    592705691                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.472155                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.122094                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    331318724     55.90%     55.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60439793     10.20%     66.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51589054      8.70%     74.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37804295      6.38%     81.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36073690      6.09%     87.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29711104      5.01%     92.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24814804      4.19%     96.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13849242      2.34%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7104985      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    592705691                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.472046                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83084679                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 706                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30775574                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     18007342                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    181950508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65180577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361526852                       # number of misc regfile reads
system.switch_cpus_1.numCycles              592749319                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     222720675                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940187                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     46299504                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83098666                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     19465349                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4270267                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2849727376                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1120854792                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1361988366                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146812131                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     55765740                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11027329                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    129046558                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      618048179                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2381902                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1819735113                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          316                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            6                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142738692                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1511017320                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2094059895                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5769390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11338042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2751                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5002776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        44439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9918969                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          44439                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             557247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       457310                       # Transaction distribution
system.membus.trans_dist::CleanEvict           420946                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            321030                       # Transaction distribution
system.membus.trans_dist::ReadExResp           321030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        557247                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2634816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2634816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2634816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     85477568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     85477568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85477568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            878283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  878283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              878283                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3828972000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4758539750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1433953694000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1433953694000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4633900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4477813                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          200733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         200733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           934754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          934754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4633901                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17105511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17107429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    428996928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429078720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          826644                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50034176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6596032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000418                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020429                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6593278     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2754      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6596032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6804722000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8452389499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            958500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       652400                       # number of demand (read+write) hits
system.l2.demand_hits::total                   652458                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           58                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       652400                       # number of overall hits
system.l2.overall_hits::total                  652458                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          582                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4915615                       # number of demand (read+write) misses
system.l2.demand_misses::total                4916197                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          582                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4915615                       # number of overall misses
system.l2.overall_misses::total               4916197                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 206191743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206249820500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58077000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 206191743500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206249820500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5568015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5568655                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5568015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5568655                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.909375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882831                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882834                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.909375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882831                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882834                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99788.659794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 41946.276000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41953.123624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99788.659794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 41946.276000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41953.123624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              781781                       # number of writebacks
system.l2.writebacks::total                    781781                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4915615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4916197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4915615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     52267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 157035593500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 157087860500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     52267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 157035593500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 157087860500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.909375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.909375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89805.841924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 31946.276000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 31953.125658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89805.841924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 31946.276000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 31953.125658                       # average overall mshr miss latency
system.l2.replacements                         782205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1135062                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1135062                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1135062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1135062                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          639                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              639                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          639                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          639                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4134037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4134037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       114201                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               114201                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86532                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86532                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       200733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           200733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.431080                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.431080                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86532                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86532                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1430222000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1430222000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.431080                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.431080                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16528.243887                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16528.243887                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       239234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                239234                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695520                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  43525505500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43525505500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       934754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            934754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.744067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.744067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 62579.804319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62579.804319                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  36570305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36570305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.744067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.744067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 52579.804319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52579.804319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       413166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4220095                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4220677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58077000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 162666238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 162724315000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4633261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4633901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.909375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99788.659794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 38545.634162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 38554.079120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4220095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4220677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 120465288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 120517555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.909375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89805.841924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 28545.634162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 28554.081490                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.373742                       # Cycle average of tags in use
system.l2.tags.total_refs                     2206395                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139789                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.935793                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4069.373742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993499                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          878                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91840037                       # Number of tag accesses
system.l2.tags.data_accesses                 91840037                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      4037918                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4037919                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      4037918                       # number of overall hits
system.l3.overall_hits::total                 4037919                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          580                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       877697                       # number of demand (read+write) misses
system.l3.demand_misses::total                 878277                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          580                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       877697                       # number of overall misses
system.l3.overall_misses::total                878277                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     48735000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  76702589500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      76751324500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     48735000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  76702589500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     76751324500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          581                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4915615                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4916196                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          581                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4915615                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4916196                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.998279                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.178553                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.178650                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.998279                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.178553                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.178650                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 84025.862069                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87390.739059                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87388.516949                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 84025.862069                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87390.739059                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87388.516949                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              457310                       # number of writebacks
system.l3.writebacks::total                    457310                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          580                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       877697                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            878277                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          580                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       877697                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           878277                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     42935000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  67925619500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  67968554500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     42935000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  67925619500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  67968554500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.998279                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.178553                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.178650                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.998279                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.178553                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.178650                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74025.862069                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77390.739059                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77388.516949                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74025.862069                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77390.739059                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77388.516949                       # average overall mshr miss latency
system.l3.replacements                         921411                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       781780                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           781780                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       781780                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       781780                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1281                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1281                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86526                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86526                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            6                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86532                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86532                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000069                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000069                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            6                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       114000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       114000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000069                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19000                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       374490                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                374490                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       321030                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              321030                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  27713014500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   27713014500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695520                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695520                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.461568                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.461568                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86325.310719                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86325.310719                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       321030                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         321030                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  24502714500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  24502714500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.461568                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.461568                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76325.310719                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76325.310719                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3663428                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3663429                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          580                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       556667                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           557247                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     48735000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  48989575000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  49038310000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          581                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4220095                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4220676                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.998279                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.131909                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.132028                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84025.862069                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88005.171853                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88001.030064                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          580                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       556667                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       557247                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     42935000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  43422905000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  43465840000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.998279                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.131909                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.132028                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74025.862069                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78005.171853                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 78001.030064                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    10428615                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    954179                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.929412                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1219.886435                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data        93.536936                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   975.171087                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    22.424012                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30456.981531                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.037228                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.002855                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.029760                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000684                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.929473                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3665                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21770                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6328                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 159624915                       # Number of tag accesses
system.l3.tags.data_accesses                159624915                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4220676                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1239090                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4598562                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86532                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86532                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695520                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695520                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4220676                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14921697                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364670464                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          921411                       # Total snoops (count)
system.tol3bus.snoopTraffic                  29267840                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5924139                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.007501                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.086285                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5879700     99.25%     99.25% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  44439      0.75%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5924139                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5741264500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7417560000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     56172608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           56209728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29267840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29267840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       877697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              878277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       457310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             457310                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       125247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    189532425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189657672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       125247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           125247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98752842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98752842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98752842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       125247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    189532425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            288410514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    457310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    876899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.036969808500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27095                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27095                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2246871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             430992                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      878277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     457310                       # Number of write requests accepted
system.mem_ctrls.readBursts                    878277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   457310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    798                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             52559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             55694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             55957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             56421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             57101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            55688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27826                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15317866750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4387395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31770598000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17456.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36206.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   429435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  169221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                878277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               457310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  794221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       736093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.048467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.441093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.333558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       560083     76.09%     76.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115675     15.71%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22117      3.00%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10012      1.36%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7159      0.97%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4594      0.62%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3327      0.45%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2988      0.41%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10138      1.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       736093                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.381879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.185868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         27042     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           38      0.14%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27095                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.877062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.845419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15402     56.84%     56.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              674      2.49%     59.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10102     37.28%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              804      2.97%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      0.37%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27095                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               56158656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29266176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                56209728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29267840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  296393018500                       # Total gap between requests
system.mem_ctrls.avgGap                     221919.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     56121536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29266176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 125246.875125261111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 189360102.673217833042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98747227.663413628936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       877697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       457310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     19064750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  31751533250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6996484361500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32870.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36175.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15299215.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2598324540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1381015680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3114296640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1188687960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23395042320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82851432300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44038242240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158567041680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.022265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 113643969500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9896380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172834310250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2657479440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1412457255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3150903420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1198334520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23395042320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84909700020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42304964160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       159028881135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.580561                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109124272000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9896380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 177354007750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83082890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508693545                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099177                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511478                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83082890                       # number of overall hits
system.cpu.icache.overall_hits::total      1508693545                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2020                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2020                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1147                       # number of overall misses
system.cpu.icache.overall_misses::total          3167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     91305000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91305000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     91305000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91305000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83084037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508696712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83084037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508696712                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 79603.312990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28830.123145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 79603.312990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28830.123145                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          630                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2147                       # number of writebacks
system.cpu.icache.writebacks::total              2147                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          507                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          507                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          507                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          507                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          640                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          640                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     59662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     59662500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59662500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93222.656250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93222.656250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93222.656250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93222.656250                       # average overall mshr miss latency
system.cpu.icache.replacements                   2147                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83082890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508693545                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2020                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     91305000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91305000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83084037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508696712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 79603.312990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28830.123145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     59662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93222.656250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93222.656250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.339269                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508696204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          567392.329447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.653638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    23.685631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.046261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6034789507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6034789507                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418700667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159678881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599264599                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418700667                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885051                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159678881                       # number of overall hits
system.cpu.dcache.overall_hits::total       599264599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15094671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       595144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8480471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24170286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15094671                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       595144                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8480471                       # number of overall misses
system.cpu.dcache.overall_misses::total      24170286                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23062091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 358275519375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 381337610375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23062091000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 358275519375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 381337610375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168159352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623434885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168159352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623434885                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038770                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027707                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038770                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38750.438549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 42247.125115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15777.124457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38750.438549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 42247.125115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15777.124457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22807536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          663                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1127007                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.237262                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763481                       # number of writebacks
system.cpu.dcache.writebacks::total           5763481                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2711735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2711735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2711735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2711735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       595144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5768736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6363880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       595144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5768736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6363880                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22466947000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 225039991375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 247506938375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22466947000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 225039991375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 247506938375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37750.438549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 39010.277360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38892.458433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37750.438549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 39010.277360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38892.458433                       # average overall mshr miss latency
system.cpu.dcache.replacements               19761638                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311146590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17715663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    126018005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454880258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10609375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7344984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18406357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16542261500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 306148252500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 322690514000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133362989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473286615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36598.085611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41681.268809                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17531.471002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2711720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2711720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4633264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5085262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16090263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 174048249000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 190138512500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35598.085611                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 37564.932410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37390.111365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33660876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6519829500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  52127266875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  58647096375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45546.711050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 45907.409662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10174.847118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6376683500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  50991742375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  57368425875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44546.711050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 44907.969879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44867.525621                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620899320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19762150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.418612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   366.467909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.709855                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   105.818109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.206676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513501690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513501690                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1433953694000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 407842888500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
