{
  "module_name": "sor.h",
  "hash_id": "a5c785647190f0a2c7ec22bcc571c6c2882cb48bcc102d76b8a051bc8ec03b60",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tegra/sor.h",
  "human_readable_source": " \n \n\n#ifndef DRM_TEGRA_SOR_H\n#define DRM_TEGRA_SOR_H\n\n#define SOR_CTXSW 0x00\n\n#define SOR_SUPER_STATE0 0x01\n\n#define SOR_SUPER_STATE1 0x02\n#define  SOR_SUPER_STATE_ATTACHED\t\t(1 << 3)\n#define  SOR_SUPER_STATE_MODE_NORMAL\t\t(1 << 2)\n#define  SOR_SUPER_STATE_HEAD_MODE_MASK\t\t(3 << 0)\n#define  SOR_SUPER_STATE_HEAD_MODE_AWAKE\t(2 << 0)\n#define  SOR_SUPER_STATE_HEAD_MODE_SNOOZE\t(1 << 0)\n#define  SOR_SUPER_STATE_HEAD_MODE_SLEEP\t(0 << 0)\n\n#define SOR_STATE0 0x03\n\n#define SOR_STATE1 0x04\n#define  SOR_STATE_ASY_PIXELDEPTH_MASK\t\t(0xf << 17)\n#define  SOR_STATE_ASY_PIXELDEPTH_BPP_18_444\t(0x2 << 17)\n#define  SOR_STATE_ASY_PIXELDEPTH_BPP_24_444\t(0x5 << 17)\n#define  SOR_STATE_ASY_PIXELDEPTH_BPP_30_444\t(0x6 << 17)\n#define  SOR_STATE_ASY_PIXELDEPTH_BPP_36_444\t(0x8 << 17)\n#define  SOR_STATE_ASY_PIXELDEPTH_BPP_48_444\t(0x9 << 17)\n#define  SOR_STATE_ASY_VSYNCPOL\t\t\t(1 << 13)\n#define  SOR_STATE_ASY_HSYNCPOL\t\t\t(1 << 12)\n#define  SOR_STATE_ASY_PROTOCOL_MASK\t\t(0xf << 8)\n#define  SOR_STATE_ASY_PROTOCOL_CUSTOM\t\t(0xf << 8)\n#define  SOR_STATE_ASY_PROTOCOL_DP_A\t\t(0x8 << 8)\n#define  SOR_STATE_ASY_PROTOCOL_DP_B\t\t(0x9 << 8)\n#define  SOR_STATE_ASY_PROTOCOL_SINGLE_TMDS_A\t(0x1 << 8)\n#define  SOR_STATE_ASY_PROTOCOL_LVDS\t\t(0x0 << 8)\n#define  SOR_STATE_ASY_CRC_MODE_MASK\t\t(0x3 << 6)\n#define  SOR_STATE_ASY_CRC_MODE_NON_ACTIVE\t(0x2 << 6)\n#define  SOR_STATE_ASY_CRC_MODE_COMPLETE\t(0x1 << 6)\n#define  SOR_STATE_ASY_CRC_MODE_ACTIVE\t\t(0x0 << 6)\n#define  SOR_STATE_ASY_SUBOWNER_MASK\t\t(0x3 << 4)\n#define  SOR_STATE_ASY_OWNER_MASK\t\t0xf\n#define  SOR_STATE_ASY_OWNER(x)\t\t\t(((x) & 0xf) << 0)\n\n#define SOR_HEAD_STATE0(x) (0x05 + (x))\n#define  SOR_HEAD_STATE_RANGECOMPRESS_MASK (0x1 << 3)\n#define  SOR_HEAD_STATE_DYNRANGE_MASK (0x1 << 2)\n#define  SOR_HEAD_STATE_DYNRANGE_VESA (0 << 2)\n#define  SOR_HEAD_STATE_DYNRANGE_CEA (1 << 2)\n#define  SOR_HEAD_STATE_COLORSPACE_MASK (0x3 << 0)\n#define  SOR_HEAD_STATE_COLORSPACE_RGB (0 << 0)\n#define SOR_HEAD_STATE1(x) (0x07 + (x))\n#define SOR_HEAD_STATE2(x) (0x09 + (x))\n#define SOR_HEAD_STATE3(x) (0x0b + (x))\n#define SOR_HEAD_STATE4(x) (0x0d + (x))\n#define SOR_HEAD_STATE5(x) (0x0f + (x))\n#define SOR_CRC_CNTRL 0x11\n#define  SOR_CRC_CNTRL_ENABLE\t\t\t(1 << 0)\n#define SOR_DP_DEBUG_MVID 0x12\n\n#define SOR_CLK_CNTRL 0x13\n#define  SOR_CLK_CNTRL_DP_LINK_SPEED_MASK\t(0x1f << 2)\n#define  SOR_CLK_CNTRL_DP_LINK_SPEED(x)\t\t(((x) & 0x1f) << 2)\n#define  SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62\t(0x06 << 2)\n#define  SOR_CLK_CNTRL_DP_LINK_SPEED_G2_70\t(0x0a << 2)\n#define  SOR_CLK_CNTRL_DP_LINK_SPEED_G5_40\t(0x14 << 2)\n#define  SOR_CLK_CNTRL_DP_CLK_SEL_MASK\t\t(3 << 0)\n#define  SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK\t(0 << 0)\n#define  SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_PCLK\t(1 << 0)\n#define  SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK\t(2 << 0)\n#define  SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_DPCLK\t(3 << 0)\n\n#define SOR_CAP 0x14\n\n#define SOR_PWR 0x15\n#define  SOR_PWR_TRIGGER\t\t\t(1 << 31)\n#define  SOR_PWR_MODE_SAFE\t\t\t(1 << 28)\n#define  SOR_PWR_NORMAL_STATE_PU\t\t(1 << 0)\n\n#define SOR_TEST 0x16\n#define  SOR_TEST_CRC_POST_SERIALIZE\t\t(1 << 23)\n#define  SOR_TEST_ATTACHED\t\t\t(1 << 10)\n#define  SOR_TEST_HEAD_MODE_MASK\t\t(3 << 8)\n#define  SOR_TEST_HEAD_MODE_AWAKE\t\t(2 << 8)\n\n#define SOR_PLL0 0x17\n#define  SOR_PLL0_ICHPMP_MASK\t\t\t(0xf << 24)\n#define  SOR_PLL0_ICHPMP(x)\t\t\t(((x) & 0xf) << 24)\n#define  SOR_PLL0_FILTER_MASK\t\t\t(0xf << 16)\n#define  SOR_PLL0_FILTER(x)\t\t\t(((x) & 0xf) << 16)\n#define  SOR_PLL0_VCOCAP_MASK\t\t\t(0xf << 8)\n#define  SOR_PLL0_VCOCAP(x)\t\t\t(((x) & 0xf) << 8)\n#define  SOR_PLL0_VCOCAP_RST\t\t\tSOR_PLL0_VCOCAP(3)\n#define  SOR_PLL0_PLLREG_MASK\t\t\t(0x3 << 6)\n#define  SOR_PLL0_PLLREG_LEVEL(x)\t\t(((x) & 0x3) << 6)\n#define  SOR_PLL0_PLLREG_LEVEL_V25\t\tSOR_PLL0_PLLREG_LEVEL(0)\n#define  SOR_PLL0_PLLREG_LEVEL_V15\t\tSOR_PLL0_PLLREG_LEVEL(1)\n#define  SOR_PLL0_PLLREG_LEVEL_V35\t\tSOR_PLL0_PLLREG_LEVEL(2)\n#define  SOR_PLL0_PLLREG_LEVEL_V45\t\tSOR_PLL0_PLLREG_LEVEL(3)\n#define  SOR_PLL0_PULLDOWN\t\t\t(1 << 5)\n#define  SOR_PLL0_RESISTOR_EXT\t\t\t(1 << 4)\n#define  SOR_PLL0_VCOPD\t\t\t\t(1 << 2)\n#define  SOR_PLL0_PWR\t\t\t\t(1 << 0)\n\n#define SOR_PLL1 0x18\n \n#define  SOR_PLL1_LOADADJ_MASK\t\t\t(0xf << 20)\n#define  SOR_PLL1_LOADADJ(x)\t\t\t(((x) & 0xf) << 20)\n#define  SOR_PLL1_TERM_COMPOUT\t\t\t(1 << 15)\n#define  SOR_PLL1_TMDS_TERMADJ_MASK\t\t(0xf << 9)\n#define  SOR_PLL1_TMDS_TERMADJ(x)\t\t(((x) & 0xf) << 9)\n#define  SOR_PLL1_TMDS_TERM\t\t\t(1 << 8)\n\n#define SOR_PLL2 0x19\n#define  SOR_PLL2_LVDS_ENABLE\t\t\t(1 << 25)\n#define  SOR_PLL2_SEQ_PLLCAPPD_ENFORCE\t\t(1 << 24)\n#define  SOR_PLL2_PORT_POWERDOWN\t\t(1 << 23)\n#define  SOR_PLL2_BANDGAP_POWERDOWN\t\t(1 << 22)\n#define  SOR_PLL2_POWERDOWN_OVERRIDE\t\t(1 << 18)\n#define  SOR_PLL2_SEQ_PLLCAPPD\t\t\t(1 << 17)\n#define  SOR_PLL2_SEQ_PLL_PULLDOWN\t\t(1 << 16)\n\n#define SOR_PLL3 0x1a\n#define  SOR_PLL3_BG_TEMP_COEF_MASK\t\t(0xf << 28)\n#define  SOR_PLL3_BG_TEMP_COEF(x)\t\t(((x) & 0xf) << 28)\n#define  SOR_PLL3_BG_VREF_LEVEL_MASK\t\t(0xf << 24)\n#define  SOR_PLL3_BG_VREF_LEVEL(x)\t\t(((x) & 0xf) << 24)\n#define  SOR_PLL3_PLL_VDD_MODE_1V8\t\t(0 << 13)\n#define  SOR_PLL3_PLL_VDD_MODE_3V3\t\t(1 << 13)\n#define  SOR_PLL3_AVDD10_LEVEL_MASK\t\t(0xf << 8)\n#define  SOR_PLL3_AVDD10_LEVEL(x)\t\t(((x) & 0xf) << 8)\n#define  SOR_PLL3_AVDD14_LEVEL_MASK\t\t(0xf << 4)\n#define  SOR_PLL3_AVDD14_LEVEL(x)\t\t(((x) & 0xf) << 4)\n\n#define SOR_CSTM 0x1b\n#define  SOR_CSTM_ROTCLK_MASK\t\t\t(0xf << 24)\n#define  SOR_CSTM_ROTCLK(x)\t\t\t(((x) & 0xf) << 24)\n#define  SOR_CSTM_LVDS\t\t\t\t(1 << 16)\n#define  SOR_CSTM_LINK_ACT_B\t\t\t(1 << 15)\n#define  SOR_CSTM_LINK_ACT_A\t\t\t(1 << 14)\n#define  SOR_CSTM_UPPER\t\t\t\t(1 << 11)\n\n#define SOR_LVDS 0x1c\n#define SOR_CRCA 0x1d\n#define  SOR_CRCA_VALID\t\t\t(1 << 0)\n#define  SOR_CRCA_RESET\t\t\t(1 << 0)\n#define SOR_CRCB 0x1e\n#define SOR_BLANK 0x1f\n#define SOR_SEQ_CTL 0x20\n#define  SOR_SEQ_CTL_PD_PC_ALT(x)\t(((x) & 0xf) << 12)\n#define  SOR_SEQ_CTL_PD_PC(x)\t\t(((x) & 0xf) <<  8)\n#define  SOR_SEQ_CTL_PU_PC_ALT(x)\t(((x) & 0xf) <<  4)\n#define  SOR_SEQ_CTL_PU_PC(x)\t\t(((x) & 0xf) <<  0)\n\n#define SOR_LANE_SEQ_CTL 0x21\n#define  SOR_LANE_SEQ_CTL_TRIGGER\t\t(1 << 31)\n#define  SOR_LANE_SEQ_CTL_STATE_BUSY\t\t(1 << 28)\n#define  SOR_LANE_SEQ_CTL_SEQUENCE_UP\t\t(0 << 20)\n#define  SOR_LANE_SEQ_CTL_SEQUENCE_DOWN\t\t(1 << 20)\n#define  SOR_LANE_SEQ_CTL_POWER_STATE_UP\t(0 << 16)\n#define  SOR_LANE_SEQ_CTL_POWER_STATE_DOWN\t(1 << 16)\n#define  SOR_LANE_SEQ_CTL_DELAY(x)\t\t(((x) & 0xf) << 12)\n\n#define SOR_SEQ_INST(x) (0x22 + (x))\n#define  SOR_SEQ_INST_PLL_PULLDOWN (1 << 31)\n#define  SOR_SEQ_INST_POWERDOWN_MACRO (1 << 30)\n#define  SOR_SEQ_INST_ASSERT_PLL_RESET (1 << 29)\n#define  SOR_SEQ_INST_BLANK_V (1 << 28)\n#define  SOR_SEQ_INST_BLANK_H (1 << 27)\n#define  SOR_SEQ_INST_BLANK_DE (1 << 26)\n#define  SOR_SEQ_INST_BLACK_DATA (1 << 25)\n#define  SOR_SEQ_INST_TRISTATE_IOS (1 << 24)\n#define  SOR_SEQ_INST_DRIVE_PWM_OUT_LO (1 << 23)\n#define  SOR_SEQ_INST_PIN_B_LOW (0 << 22)\n#define  SOR_SEQ_INST_PIN_B_HIGH (1 << 22)\n#define  SOR_SEQ_INST_PIN_A_LOW (0 << 21)\n#define  SOR_SEQ_INST_PIN_A_HIGH (1 << 21)\n#define  SOR_SEQ_INST_SEQUENCE_UP (0 << 19)\n#define  SOR_SEQ_INST_SEQUENCE_DOWN (1 << 19)\n#define  SOR_SEQ_INST_LANE_SEQ_STOP (0 << 18)\n#define  SOR_SEQ_INST_LANE_SEQ_RUN (1 << 18)\n#define  SOR_SEQ_INST_PORT_POWERDOWN (1 << 17)\n#define  SOR_SEQ_INST_PLL_POWERDOWN (1 << 16)\n#define  SOR_SEQ_INST_HALT (1 << 15)\n#define  SOR_SEQ_INST_WAIT_US (0 << 12)\n#define  SOR_SEQ_INST_WAIT_MS (1 << 12)\n#define  SOR_SEQ_INST_WAIT_VSYNC (2 << 12)\n#define  SOR_SEQ_INST_WAIT(x) (((x) & 0x3ff) << 0)\n\n#define SOR_PWM_DIV 0x32\n#define  SOR_PWM_DIV_MASK\t\t\t0xffffff\n\n#define SOR_PWM_CTL 0x33\n#define  SOR_PWM_CTL_TRIGGER\t\t\t(1 << 31)\n#define  SOR_PWM_CTL_CLK_SEL\t\t\t(1 << 30)\n#define  SOR_PWM_CTL_DUTY_CYCLE_MASK\t\t0xffffff\n\n#define SOR_VCRC_A0 0x34\n#define SOR_VCRC_A1 0x35\n#define SOR_VCRC_B0 0x36\n#define SOR_VCRC_B1 0x37\n#define SOR_CCRC_A0 0x38\n#define SOR_CCRC_A1 0x39\n#define SOR_CCRC_B0 0x3a\n#define SOR_CCRC_B1 0x3b\n#define SOR_EDATA_A0 0x3c\n#define SOR_EDATA_A1 0x3d\n#define SOR_EDATA_B0 0x3e\n#define SOR_EDATA_B1 0x3f\n#define SOR_COUNT_A0 0x40\n#define SOR_COUNT_A1 0x41\n#define SOR_COUNT_B0 0x42\n#define SOR_COUNT_B1 0x43\n#define SOR_DEBUG_A0 0x44\n#define SOR_DEBUG_A1 0x45\n#define SOR_DEBUG_B0 0x46\n#define SOR_DEBUG_B1 0x47\n#define SOR_TRIG 0x48\n#define SOR_MSCHECK 0x49\n#define SOR_XBAR_CTRL 0x4a\n#define  SOR_XBAR_CTRL_LINK1_XSEL(channel, value) ((((value) & 0x7) << ((channel) * 3)) << 17)\n#define  SOR_XBAR_CTRL_LINK0_XSEL(channel, value) ((((value) & 0x7) << ((channel) * 3)) <<  2)\n#define  SOR_XBAR_CTRL_LINK_SWAP (1 << 1)\n#define  SOR_XBAR_CTRL_BYPASS (1 << 0)\n#define SOR_XBAR_POL 0x4b\n\n#define SOR_DP_LINKCTL0 0x4c\n#define  SOR_DP_LINKCTL_LANE_COUNT_MASK\t\t(0x1f << 16)\n#define  SOR_DP_LINKCTL_LANE_COUNT(x)\t\t(((1 << (x)) - 1) << 16)\n#define  SOR_DP_LINKCTL_ENHANCED_FRAME\t\t(1 << 14)\n#define  SOR_DP_LINKCTL_TU_SIZE_MASK\t\t(0x7f << 2)\n#define  SOR_DP_LINKCTL_TU_SIZE(x)\t\t(((x) & 0x7f) << 2)\n#define  SOR_DP_LINKCTL_ENABLE\t\t\t(1 << 0)\n\n#define SOR_DP_LINKCTL1 0x4d\n\n#define SOR_LANE_DRIVE_CURRENT0 0x4e\n#define SOR_LANE_DRIVE_CURRENT1 0x4f\n#define SOR_LANE4_DRIVE_CURRENT0 0x50\n#define SOR_LANE4_DRIVE_CURRENT1 0x51\n#define  SOR_LANE_DRIVE_CURRENT_LANE3(x) (((x) & 0xff) << 24)\n#define  SOR_LANE_DRIVE_CURRENT_LANE2(x) (((x) & 0xff) << 16)\n#define  SOR_LANE_DRIVE_CURRENT_LANE1(x) (((x) & 0xff) << 8)\n#define  SOR_LANE_DRIVE_CURRENT_LANE0(x) (((x) & 0xff) << 0)\n\n#define SOR_LANE_PREEMPHASIS0 0x52\n#define SOR_LANE_PREEMPHASIS1 0x53\n#define SOR_LANE4_PREEMPHASIS0 0x54\n#define SOR_LANE4_PREEMPHASIS1 0x55\n#define  SOR_LANE_PREEMPHASIS_LANE3(x) (((x) & 0xff) << 24)\n#define  SOR_LANE_PREEMPHASIS_LANE2(x) (((x) & 0xff) << 16)\n#define  SOR_LANE_PREEMPHASIS_LANE1(x) (((x) & 0xff) << 8)\n#define  SOR_LANE_PREEMPHASIS_LANE0(x) (((x) & 0xff) << 0)\n\n#define SOR_LANE_POSTCURSOR0 0x56\n#define SOR_LANE_POSTCURSOR1 0x57\n#define  SOR_LANE_POSTCURSOR_LANE3(x) (((x) & 0xff) << 24)\n#define  SOR_LANE_POSTCURSOR_LANE2(x) (((x) & 0xff) << 16)\n#define  SOR_LANE_POSTCURSOR_LANE1(x) (((x) & 0xff) << 8)\n#define  SOR_LANE_POSTCURSOR_LANE0(x) (((x) & 0xff) << 0)\n\n#define SOR_DP_CONFIG0 0x58\n#define SOR_DP_CONFIG_DISPARITY_NEGATIVE\t(1 << 31)\n#define SOR_DP_CONFIG_ACTIVE_SYM_ENABLE\t\t(1 << 26)\n#define SOR_DP_CONFIG_ACTIVE_SYM_POLARITY\t(1 << 24)\n#define SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK\t(0xf << 16)\n#define SOR_DP_CONFIG_ACTIVE_SYM_FRAC(x)\t(((x) & 0xf) << 16)\n#define SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK\t(0x7f << 8)\n#define SOR_DP_CONFIG_ACTIVE_SYM_COUNT(x)\t(((x) & 0x7f) << 8)\n#define SOR_DP_CONFIG_WATERMARK_MASK\t(0x3f << 0)\n#define SOR_DP_CONFIG_WATERMARK(x)\t(((x) & 0x3f) << 0)\n\n#define SOR_DP_CONFIG1 0x59\n#define SOR_DP_MN0 0x5a\n#define SOR_DP_MN1 0x5b\n\n#define SOR_DP_PADCTL0 0x5c\n#define  SOR_DP_PADCTL_PAD_CAL_PD\t(1 << 23)\n#define  SOR_DP_PADCTL_TX_PU_ENABLE\t(1 << 22)\n#define  SOR_DP_PADCTL_TX_PU_MASK\t(0xff << 8)\n#define  SOR_DP_PADCTL_TX_PU(x)\t\t(((x) & 0xff) << 8)\n#define  SOR_DP_PADCTL_CM_TXD_3\t\t(1 << 7)\n#define  SOR_DP_PADCTL_CM_TXD_2\t\t(1 << 6)\n#define  SOR_DP_PADCTL_CM_TXD_1\t\t(1 << 5)\n#define  SOR_DP_PADCTL_CM_TXD_0\t\t(1 << 4)\n#define  SOR_DP_PADCTL_CM_TXD(x)\t(1 << (4 + (x)))\n#define  SOR_DP_PADCTL_PD_TXD_3\t\t(1 << 3)\n#define  SOR_DP_PADCTL_PD_TXD_0\t\t(1 << 2)\n#define  SOR_DP_PADCTL_PD_TXD_1\t\t(1 << 1)\n#define  SOR_DP_PADCTL_PD_TXD_2\t\t(1 << 0)\n#define  SOR_DP_PADCTL_PD_TXD(x)\t(1 << (0 + (x)))\n\n#define SOR_DP_PADCTL1 0x5d\n\n#define SOR_DP_DEBUG0 0x5e\n#define SOR_DP_DEBUG1 0x5f\n\n#define SOR_DP_SPARE0 0x60\n#define  SOR_DP_SPARE_DISP_VIDEO_PREAMBLE\t(1 << 3)\n#define  SOR_DP_SPARE_MACRO_SOR_CLK\t\t(1 << 2)\n#define  SOR_DP_SPARE_PANEL_INTERNAL\t\t(1 << 1)\n#define  SOR_DP_SPARE_SEQ_ENABLE\t\t(1 << 0)\n\n#define SOR_DP_SPARE1 0x61\n#define SOR_DP_AUDIO_CTRL 0x62\n\n#define SOR_DP_AUDIO_HBLANK_SYMBOLS 0x63\n#define SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK (0x01ffff << 0)\n\n#define SOR_DP_AUDIO_VBLANK_SYMBOLS 0x64\n#define SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK (0x1fffff << 0)\n\n#define SOR_DP_GENERIC_INFOFRAME_HEADER 0x65\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK0 0x66\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK1 0x67\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK2 0x68\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK3 0x69\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK4 0x6a\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK5 0x6b\n#define SOR_DP_GENERIC_INFOFRAME_SUBPACK6 0x6c\n\n#define SOR_DP_TPG 0x6d\n#define  SOR_DP_TPG_CHANNEL_CODING\t(1 << 6)\n#define  SOR_DP_TPG_SCRAMBLER_MASK\t(3 << 4)\n#define  SOR_DP_TPG_SCRAMBLER_FIBONACCI\t(2 << 4)\n#define  SOR_DP_TPG_SCRAMBLER_GALIOS\t(1 << 4)\n#define  SOR_DP_TPG_SCRAMBLER_NONE\t(0 << 4)\n#define  SOR_DP_TPG_PATTERN_MASK\t(0xf << 0)\n#define  SOR_DP_TPG_PATTERN_HBR2\t(0x8 << 0)\n#define  SOR_DP_TPG_PATTERN_CSTM\t(0x7 << 0)\n#define  SOR_DP_TPG_PATTERN_PRBS7\t(0x6 << 0)\n#define  SOR_DP_TPG_PATTERN_SBLERRRATE\t(0x5 << 0)\n#define  SOR_DP_TPG_PATTERN_D102\t(0x4 << 0)\n#define  SOR_DP_TPG_PATTERN_TRAIN3\t(0x3 << 0)\n#define  SOR_DP_TPG_PATTERN_TRAIN2\t(0x2 << 0)\n#define  SOR_DP_TPG_PATTERN_TRAIN1\t(0x1 << 0)\n#define  SOR_DP_TPG_PATTERN_NONE\t(0x0 << 0)\n\n#define SOR_DP_TPG_CONFIG 0x6e\n#define SOR_DP_LQ_CSTM0 0x6f\n#define SOR_DP_LQ_CSTM1 0x70\n#define SOR_DP_LQ_CSTM2 0x71\n\n#define SOR_DP_PADCTL2 0x73\n#define  SOR_DP_PADCTL_SPAREPLL_MASK (0xff << 24)\n#define  SOR_DP_PADCTL_SPAREPLL(x) (((x) & 0xff) << 24)\n\n#define SOR_HDMI_AUDIO_INFOFRAME_CTRL 0x9a\n#define SOR_HDMI_AUDIO_INFOFRAME_STATUS 0x9b\n#define SOR_HDMI_AUDIO_INFOFRAME_HEADER 0x9c\n\n#define SOR_HDMI_AVI_INFOFRAME_CTRL 0x9f\n#define  INFOFRAME_CTRL_CHECKSUM_ENABLE\t(1 << 9)\n#define  INFOFRAME_CTRL_SINGLE\t\t(1 << 8)\n#define  INFOFRAME_CTRL_OTHER\t\t(1 << 4)\n#define  INFOFRAME_CTRL_ENABLE\t\t(1 << 0)\n\n#define SOR_HDMI_AVI_INFOFRAME_STATUS 0xa0\n#define  INFOFRAME_STATUS_DONE\t\t(1 << 0)\n\n#define SOR_HDMI_AVI_INFOFRAME_HEADER 0xa1\n#define  INFOFRAME_HEADER_LEN(x) (((x) & 0xff) << 16)\n#define  INFOFRAME_HEADER_VERSION(x) (((x) & 0xff) << 8)\n#define  INFOFRAME_HEADER_TYPE(x) (((x) & 0xff) << 0)\n\n#define SOR_HDMI_ACR_CTRL 0xb1\n\n#define SOR_HDMI_ACR_0320_SUBPACK_LOW 0xb2\n#define  SOR_HDMI_ACR_SUBPACK_LOW_SB1(x) (((x) & 0xff) << 24)\n\n#define SOR_HDMI_ACR_0320_SUBPACK_HIGH 0xb3\n#define  SOR_HDMI_ACR_SUBPACK_HIGH_ENABLE (1 << 31)\n\n#define SOR_HDMI_ACR_0441_SUBPACK_LOW 0xb4\n#define SOR_HDMI_ACR_0441_SUBPACK_HIGH 0xb5\n\n#define SOR_HDMI_CTRL 0xc0\n#define  SOR_HDMI_CTRL_ENABLE (1 << 30)\n#define  SOR_HDMI_CTRL_MAX_AC_PACKET(x) (((x) & 0x1f) << 16)\n#define  SOR_HDMI_CTRL_AUDIO_LAYOUT (1 << 10)\n#define  SOR_HDMI_CTRL_REKEY(x) (((x) & 0x7f) << 0)\n\n#define SOR_HDMI_SPARE 0xcb\n#define  SOR_HDMI_SPARE_ACR_PRIORITY_HIGH (1 << 31)\n#define  SOR_HDMI_SPARE_CTS_RESET(x) (((x) & 0x7) << 16)\n#define  SOR_HDMI_SPARE_HW_CTS_ENABLE (1 << 0)\n\n#define SOR_REFCLK 0xe6\n#define  SOR_REFCLK_DIV_INT(x) ((((x) >> 2) & 0xff) << 8)\n#define  SOR_REFCLK_DIV_FRAC(x) (((x) & 0x3) << 6)\n\n#define SOR_INPUT_CONTROL 0xe8\n#define  SOR_INPUT_CONTROL_ARM_VIDEO_RANGE_LIMITED (1 << 1)\n#define  SOR_INPUT_CONTROL_HDMI_SRC_SELECT(x) (((x) & 0x1) << 0)\n\n#define SOR_AUDIO_CNTRL 0xfc\n#define  SOR_AUDIO_CNTRL_INJECT_NULLSMPL (1 << 29)\n#define  SOR_AUDIO_CNTRL_SOURCE_SELECT(x) (((x) & 0x3) << 20)\n#define   SOURCE_SELECT_MASK 0x3\n#define   SOURCE_SELECT_HDA 0x2\n#define   SOURCE_SELECT_SPDIF 0x1\n#define   SOURCE_SELECT_AUTO 0x0\n#define  SOR_AUDIO_CNTRL_AFIFO_FLUSH (1 << 12)\n\n#define SOR_AUDIO_SPARE 0xfe\n#define  SOR_AUDIO_SPARE_HBR_ENABLE (1 << 27)\n\n#define SOR_AUDIO_NVAL_0320 0xff\n#define SOR_AUDIO_NVAL_0441 0x100\n#define SOR_AUDIO_NVAL_0882 0x101\n#define SOR_AUDIO_NVAL_1764 0x102\n#define SOR_AUDIO_NVAL_0480 0x103\n#define SOR_AUDIO_NVAL_0960 0x104\n#define SOR_AUDIO_NVAL_1920 0x105\n\n#define SOR_AUDIO_HDA_CODEC_SCRATCH0 0x10a\n#define  SOR_AUDIO_HDA_CODEC_SCRATCH0_VALID (1 << 30)\n#define  SOR_AUDIO_HDA_CODEC_SCRATCH0_FMT_MASK 0xffff\n\n#define SOR_AUDIO_HDA_ELD_BUFWR 0x10c\n#define  SOR_AUDIO_HDA_ELD_BUFWR_INDEX(x) (((x) & 0xff) << 8)\n#define  SOR_AUDIO_HDA_ELD_BUFWR_DATA(x) (((x) & 0xff) << 0)\n\n#define SOR_AUDIO_HDA_PRESENSE 0x10d\n#define  SOR_AUDIO_HDA_PRESENSE_ELDV (1 << 1)\n#define  SOR_AUDIO_HDA_PRESENSE_PD (1 << 0)\n\n#define SOR_AUDIO_AVAL_0320 0x10f\n#define SOR_AUDIO_AVAL_0441 0x110\n#define SOR_AUDIO_AVAL_0882 0x111\n#define SOR_AUDIO_AVAL_1764 0x112\n#define SOR_AUDIO_AVAL_0480 0x113\n#define SOR_AUDIO_AVAL_0960 0x114\n#define SOR_AUDIO_AVAL_1920 0x115\n\n#define SOR_INT_STATUS 0x11c\n#define  SOR_INT_CODEC_CP_REQUEST (1 << 2)\n#define  SOR_INT_CODEC_SCRATCH1 (1 << 1)\n#define  SOR_INT_CODEC_SCRATCH0 (1 << 0)\n\n#define SOR_INT_MASK 0x11d\n#define SOR_INT_ENABLE 0x11e\n\n#define SOR_HDMI_VSI_INFOFRAME_CTRL 0x123\n#define SOR_HDMI_VSI_INFOFRAME_STATUS 0x124\n#define SOR_HDMI_VSI_INFOFRAME_HEADER 0x125\n\n#define SOR_HDMI_AUDIO_N 0x13c\n#define SOR_HDMI_AUDIO_N_LOOKUP (1 << 28)\n#define SOR_HDMI_AUDIO_N_RESET (1 << 20)\n\n#define SOR_HDMI2_CTRL 0x13e\n#define  SOR_HDMI2_CTRL_CLOCK_MODE_DIV_BY_4 (1 << 1)\n#define  SOR_HDMI2_CTRL_SCRAMBLE (1 << 0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}