

================================================================
== Vivado HLS Report for 'LDPC_buff'
================================================================
* Date:           Mon Sep 30 16:33:20 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDCP_data_buffer_mult
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 7.33ns
ST_1: StgValue_2 (36)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !61

ST_1: StgValue_3 (37)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !67

ST_1: StgValue_4 (38)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat0), !map !71

ST_1: StgValue_5 (39)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat1), !map !77

ST_1: StgValue_6 (40)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat2), !map !81

ST_1: StgValue_7 (41)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %raw_dat3), !map !85

ST_1: StgValue_8 (42)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat4), !map !89

ST_1: StgValue_9 (43)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat5), !map !95

ST_1: StgValue_10 (44)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat6), !map !99

ST_1: StgValue_11 (45)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat7), !map !103

ST_1: StgValue_12 (46)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat8), !map !107

ST_1: StgValue_13 (47)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat9), !map !111

ST_1: StgValue_14 (48)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %raw_dat10), !map !115

ST_1: StgValue_15 (49)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %numbits_V), !map !119

ST_1: StgValue_16 (50)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %overrun), !map !123

ST_1: StgValue_17 (51)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !127

ST_1: StgValue_18 (52)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1 %write_r), !map !131

ST_1: StgValue_19 (53)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i2 %deran_V), !map !135

ST_1: StgValue_20 (54)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mux), !map !139

ST_1: StgValue_21 (55)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_done), !map !143

ST_1: StgValue_22 (56)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decode_start), !map !147

ST_1: StgValue_23 (57)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_ready), !map !151

ST_1: StgValue_24 (58)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_done_b), !map !155

ST_1: StgValue_25 (59)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decode_start_b), !map !159

ST_1: StgValue_26 (60)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1 %decode_ready_b), !map !163

ST_1: StgValue_27 (61)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i8* %deran_data), !map !167

ST_1: StgValue_28 (62)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_write_pos_V), !map !171

ST_1: StgValue_29 (63)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap(i1 %out_mux), !map !175

ST_1: StgValue_30 (64)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @LDPC_buff_str) nounwind

ST_1: out_mux_read (65)  [1/1] 0.00ns
:29  %out_mux_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %out_mux)

ST_1: decode_ready_b_read (66)  [1/1] 0.00ns
:30  %decode_ready_b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_ready_b)

ST_1: decode_done_b_read (67)  [1/1] 0.00ns
:31  %decode_done_b_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_done_b)

ST_1: decode_ready_read (68)  [1/1] 0.00ns
:32  %decode_ready_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_ready)

ST_1: decode_done_read (69)  [1/1] 0.00ns
:33  %decode_done_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %decode_done)

ST_1: deran_V_read (70)  [1/1] 0.00ns
:34  %deran_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %deran_V)

ST_1: write_read (71)  [1/1] 0.00ns
:35  %write_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_r)

ST_1: numbits_V_read (72)  [1/1] 0.00ns
:36  %numbits_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %numbits_V)

ST_1: reset_read (73)  [1/1] 0.00ns
:37  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: data_in_read (74)  [1/1] 0.00ns
:38  %data_in_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_in)

ST_1: StgValue_41 (75)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:41
:39  call void (...)* @_ssdm_op_SpecInterface(i1* %mux, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_42 (76)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:41
:40  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: write_pos_load (77)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
:41  %write_pos_load = load i16* @write_pos, align 2

ST_1: ccsds_V_load (78)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:80
:42  %ccsds_V_load = load i16* @ccsds_V, align 2

ST_1: mux_pos_load (79)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:99
:43  %mux_pos_load = load i1* @mux_pos, align 1

ST_1: StgValue_46 (80)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:47
:44  br i1 %reset_read, label %1, label %_ifconv

ST_1: StgValue_47 (82)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:49
_ifconv:0  store i16 -1, i16* @write_pos, align 2

ST_1: StgValue_48 (83)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:50
_ifconv:1  store i16 0, i16* @pos_r, align 2

ST_1: StgValue_49 (84)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:51
_ifconv:2  store i16 0, i16* @mem, align 2

ST_1: tmp_14 (85)  [1/1] 1.55ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54
_ifconv:3  %tmp_14 = icmp eq i16 %numbits_V_read, 1536

ST_1: tmp_15 (86)  [1/1] 1.55ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56
_ifconv:4  %tmp_15 = icmp eq i16 %numbits_V_read, 6144

ST_1: tmp_16 (87)  [1/1] 1.55ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:58
_ifconv:5  %tmp_16 = icmp eq i16 %numbits_V_read, 8192

ST_1: sel_tmp2 (88)  [1/1] 1.55ns
_ifconv:6  %sel_tmp2 = icmp ne i16 %numbits_V_read, 5120

ST_1: sel_tmp3 (89)  [1/1] 1.55ns
_ifconv:7  %sel_tmp3 = icmp ne i16 %numbits_V_read, 2048

ST_1: sel_tmp4 (90)  [1/1] 0.84ns
_ifconv:8  %sel_tmp4 = and i1 %sel_tmp2, %sel_tmp3

ST_1: sel_tmp5 (91)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54
_ifconv:9  %sel_tmp5 = and i1 %sel_tmp4, %tmp_14

ST_1: sel_tmp (92)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54 (grouped into LUT with out node or_cond)
_ifconv:10  %sel_tmp = xor i1 %tmp_14, true

ST_1: tmp (93)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node or_cond)
_ifconv:11  %tmp = and i1 %tmp_15, %sel_tmp

ST_1: sel_tmp1 (94)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node or_cond)
_ifconv:12  %sel_tmp1 = and i1 %tmp, %sel_tmp4

ST_1: sel_tmp6 (95)  [1/1] 1.55ns
_ifconv:13  %sel_tmp6 = icmp eq i16 %numbits_V_read, 5120

ST_1: sel_tmp7 (96)  [1/1] 1.55ns
_ifconv:14  %sel_tmp7 = icmp eq i16 %numbits_V_read, 2048

ST_1: sel_tmp8 (97)  [1/1] 0.84ns
_ifconv:15  %sel_tmp8 = or i1 %sel_tmp6, %sel_tmp7

ST_1: newSel_cast_cast (98)  [1/1] 0.00ns (grouped into LUT with out node newSel2)
_ifconv:16  %newSel_cast_cast = select i1 %sel_tmp8, i12 512, i12 1024

ST_1: or_cond (99)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (out node of the LUT)
_ifconv:17  %or_cond = or i1 %sel_tmp8, %sel_tmp1

ST_1: newSel (100)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54 (grouped into LUT with out node newSel2)
_ifconv:18  %newSel = select i1 %sel_tmp5, i12 256, i12 -2048

ST_1: or_cond1 (101)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:54 (grouped into LUT with out node newSel2)
_ifconv:19  %or_cond1 = or i1 %sel_tmp5, %tmp_16

ST_1: newSel1 (102)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node newSel2)
_ifconv:20  %newSel1 = select i1 %or_cond, i12 %newSel_cast_cast, i12 %newSel

ST_1: or_cond2 (103)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (grouped into LUT with out node newSel2)
_ifconv:21  %or_cond2 = or i1 %or_cond, %or_cond1

ST_1: newSel2 (104)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:56 (out node of the LUT)
_ifconv:22  %newSel2 = select i1 %or_cond2, i12 %newSel1, i12 128

ST_1: StgValue_70 (105)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:53
_ifconv:23  store i12 %newSel2, i12* @trig, align 2

ST_1: StgValue_71 (106)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:65
_ifconv:24  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 false)

ST_1: StgValue_72 (107)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:66
_ifconv:25  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 false)

ST_1: StgValue_73 (108)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:68
_ifconv:26  store i1 %out_mux_read, i1* @mux_pos, align 1

ST_1: StgValue_74 (109)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:69
_ifconv:27  call void @_ssdm_op_Write.ap_none.i1P(i1* %mux, i1 %out_mux_read)

ST_1: StgValue_75 (110)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:72
_ifconv:28  br label %._crit_edge341

ST_1: StgValue_76 (112)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:73
:0  br i1 %write_read, label %2, label %._crit_edge341

ST_1: tmp_s (114)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
:0  %tmp_s = add i16 %write_pos_load, 1

ST_1: StgValue_78 (115)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
:1  store i16 %tmp_s, i16* @write_pos, align 2

ST_1: irig_load (116)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120
:2  %irig_load = load i32* @irig, align 4

ST_1: StgValue_80 (117)  [1/1] 1.24ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:77
:3  switch i2 %deran_V_read, label %20 [
    i2 1, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14
    i2 -2, label %8
    i2 -1, label %14
  ]

ST_1: tmp_12 (119)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_1)
:0  %tmp_12 = trunc i32 %irig_load to i14

ST_1: tmp_5 (120)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_1)
:1  %tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %irig_load, i32 1, i32 14)

ST_1: tmp_31_cast (121)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:164 (grouped into LUT with out node data_in_1)
:2  %tmp_31_cast = xor i14 %tmp_12, %tmp_5

ST_1: tmp_13 (122)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:168 (grouped into LUT with out node data_in_1)
:3  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_31_cast, i32 13)

ST_1: data_in_assign_2 (123)  [1/1] 1.34ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:169
:4  %data_in_assign_2 = sub i8 0, %data_in_read

ST_1: data_in_1 (124)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:168 (out node of the LUT)
:5  %data_in_1 = select i1 %tmp_13, i8 %data_in_assign_2, i8 %data_in_read

ST_1: StgValue_87 (125)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:173
:6  call fastcc void @write_raw_data(i8 signext %data_in_1, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_33_cast (126)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:7  %tmp_33_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_4_cast (127)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:8  %lhs_V_4_cast = zext i16 %numbits_V_read to i17

ST_1: r_V_5 (128)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:9  %r_V_5 = add i17 -1, %lhs_V_4_cast

ST_1: tmp_20 (129)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:10  %tmp_20 = icmp eq i17 %tmp_33_cast, %r_V_5

ST_1: StgValue_92 (130)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:176
:11  br i1 %tmp_20, label %15, label %._crit_edge348

ST_1: StgValue_93 (132)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:178
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_94 (133)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:181
:1  br i1 %mux_pos_load, label %18, label %16

ST_1: StgValue_95 (135)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:184
:0  br i1 %decode_done_b_read, label %._crit_edge349, label %17

ST_1: StgValue_96 (137)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:185
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_97 (138)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:185
:1  br label %._crit_edge349

ST_1: StgValue_98 (140)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:186
._crit_edge349:0  br label %._crit_edge348

ST_1: StgValue_99 (142)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:190
:0  br i1 %decode_done_read, label %._crit_edge350, label %19

ST_1: StgValue_100 (144)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:191
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_101 (145)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:191
:1  br label %._crit_edge350

ST_1: StgValue_102 (147)  [1/1] 1.09ns
._crit_edge350:0  br label %._crit_edge348

ST_1: decode_start_flag_5 (149)  [1/1] 0.00ns
._crit_edge348:0  %decode_start_flag_5 = phi i1 [ false, %14 ], [ false, %._crit_edge350 ], [ true, %._crit_edge349 ]

ST_1: decode_start_b_flag_5 (150)  [1/1] 0.00ns
._crit_edge348:1  %decode_start_b_flag_5 = phi i1 [ false, %14 ], [ true, %._crit_edge350 ], [ false, %._crit_edge349 ]

ST_1: tmp_24 (151)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:195
._crit_edge348:2  %tmp_24 = shl i32 %irig_load, 1

ST_1: tmp_25 (152)  [1/1] 1.38ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:197
._crit_edge348:3  %tmp_25 = icmp sgt i8 %data_in_read, 0

ST_1: tmp_26 (153)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:198 (grouped into LUT with out node storemerge3)
._crit_edge348:4  %tmp_26 = or i32 %tmp_24, 1

ST_1: storemerge3 (154)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:197 (out node of the LUT)
._crit_edge348:5  %storemerge3 = select i1 %tmp_25, i32 %tmp_26, i32 %tmp_24

ST_1: StgValue_109 (155)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:195
._crit_edge348:6  store i32 %storemerge3, i32* @irig, align 4

ST_1: StgValue_110 (156)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:199
._crit_edge348:7  br label %._crit_edge352

ST_1: tmp_10 (158)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_s)
:0  %tmp_10 = trunc i32 %irig_load to i14

ST_1: tmp_3 (159)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:120 (grouped into LUT with out node data_in_s)
:1  %tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %irig_load, i32 1, i32 14)

ST_1: tmp_25_cast (160)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:123 (grouped into LUT with out node data_in_s)
:2  %tmp_25_cast = xor i14 %tmp_10, %tmp_3

ST_1: tmp_11 (161)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:127 (grouped into LUT with out node data_in_s)
:3  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_25_cast, i32 13)

ST_1: data_in_assign_1 (162)  [1/1] 1.34ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:128
:4  %data_in_assign_1 = sub i8 0, %data_in_read

ST_1: data_in_s (163)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:127 (out node of the LUT)
:5  %data_in_s = select i1 %tmp_11, i8 %data_in_assign_1, i8 %data_in_read

ST_1: StgValue_117 (164)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:132
:6  call fastcc void @write_raw_data(i8 signext %data_in_s, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_27_cast (165)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:7  %tmp_27_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_3_cast (166)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:8  %lhs_V_3_cast = zext i16 %numbits_V_read to i17

ST_1: r_V_4 (167)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:9  %r_V_4 = add i17 -1, %lhs_V_3_cast

ST_1: tmp_19 (168)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:10  %tmp_19 = icmp eq i17 %tmp_27_cast, %r_V_4

ST_1: StgValue_122 (169)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:135
:11  br i1 %tmp_19, label %9, label %._crit_edge344

ST_1: StgValue_123 (171)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:137
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_124 (172)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:140
:1  br i1 %mux_pos_load, label %12, label %10

ST_1: StgValue_125 (174)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:143
:0  br i1 %decode_done_b_read, label %._crit_edge345, label %11

ST_1: StgValue_126 (176)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:144
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_127 (177)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:144
:1  br label %._crit_edge345

ST_1: StgValue_128 (179)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:145
._crit_edge345:0  br label %._crit_edge344

ST_1: StgValue_129 (181)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:149
:0  br i1 %decode_done_read, label %._crit_edge346, label %13

ST_1: StgValue_130 (183)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:150
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_131 (184)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:150
:1  br label %._crit_edge346

ST_1: StgValue_132 (186)  [1/1] 1.09ns
._crit_edge346:0  br label %._crit_edge344

ST_1: decode_start_flag_3 (188)  [1/1] 0.00ns
._crit_edge344:0  %decode_start_flag_3 = phi i1 [ false, %8 ], [ false, %._crit_edge346 ], [ true, %._crit_edge345 ]

ST_1: decode_start_b_flag_3 (189)  [1/1] 0.00ns
._crit_edge344:1  %decode_start_b_flag_3 = phi i1 [ false, %8 ], [ true, %._crit_edge346 ], [ false, %._crit_edge345 ]

ST_1: tmp_21 (190)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:154
._crit_edge344:2  %tmp_21 = shl i32 %irig_load, 1

ST_1: tmp_22 (191)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:156 (grouped into LUT with out node storemerge2)
._crit_edge344:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_in_read, i32 7)

ST_1: tmp_23 (192)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:157 (grouped into LUT with out node storemerge2)
._crit_edge344:4  %tmp_23 = or i32 %tmp_21, 1

ST_1: storemerge2 (193)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:156 (out node of the LUT)
._crit_edge344:5  %storemerge2 = select i1 %tmp_22, i32 %tmp_23, i32 %tmp_21

ST_1: StgValue_139 (194)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:154
._crit_edge344:6  store i32 %storemerge2, i32* @irig, align 4

ST_1: StgValue_140 (195)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:158
._crit_edge344:7  br label %._crit_edge352

ST_1: r_V_6 (197)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:80
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:0  %r_V_6 = trunc i16 %ccsds_V_load to i1

ST_1: tmp_4 (198)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:81 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:1  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 3)

ST_1: tmp_8 (199)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:82 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 5)

ST_1: r_V_7 (200)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:83 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:3  %r_V_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ccsds_V_load, i32 7)

ST_1: tmp1 (201)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:84 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:4  %tmp1 = xor i1 %r_V_7, %r_V_6

ST_1: r_V_s (202)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:84 (grouped into LUT with out node new_bit)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:5  %r_V_s = xor i1 %tmp_8, %tmp_4

ST_1: new_bit (203)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:84 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:6  %new_bit = xor i1 %r_V_s, %tmp1

ST_1: data_in_assign (204)  [1/1] 1.34ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:87
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:7  %data_in_assign = sub i8 0, %data_in_read

ST_1: irig_data (205)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:86
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:8  %irig_data = select i1 %r_V_6, i8 %data_in_assign, i8 %data_in_read

ST_1: StgValue_150 (206)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:91
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:9  call fastcc void @write_raw_data(i8 signext %irig_data, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_21_cast (207)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:10  %tmp_21_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_2_cast (208)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:11  %lhs_V_2_cast = zext i16 %numbits_V_read to i17

ST_1: r_V_3 (209)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:12  %r_V_3 = add i17 -1, %lhs_V_2_cast

ST_1: tmp_18 (210)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:13  %tmp_18 = icmp eq i17 %tmp_21_cast, %r_V_3

ST_1: StgValue_155 (211)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:94
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14:14  br i1 %tmp_18, label %3, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

ST_1: StgValue_156 (213)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:96
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_157 (214)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:99
:1  br i1 %mux_pos_load, label %6, label %4

ST_1: StgValue_158 (216)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:102
:0  br i1 %decode_done_b_read, label %._crit_edge342, label %5

ST_1: StgValue_159 (218)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:103
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_160 (219)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:103
:1  br label %._crit_edge342

ST_1: StgValue_161 (221)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:104
._crit_edge342:0  br label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

ST_1: StgValue_162 (223)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:108
:0  br i1 %decode_done_read, label %._crit_edge343, label %7

ST_1: StgValue_163 (225)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:109
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_164 (226)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:109
:1  br label %._crit_edge343

ST_1: StgValue_165 (228)  [1/1] 1.09ns
._crit_edge343:0  br label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge

ST_1: decode_start_flag_1 (230)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:0  %decode_start_flag_1 = phi i1 [ false, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14 ], [ false, %._crit_edge343 ], [ true, %._crit_edge342 ]

ST_1: decode_start_b_flag_1 (231)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:1  %decode_start_b_flag_1 = phi i1 [ false, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14 ], [ true, %._crit_edge343 ], [ false, %._crit_edge342 ]

ST_1: p_4 (232)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:114 (grouped into LUT with out node tmp_7)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:2  %p_4 = or i16 %ccsds_V_load, 256

ST_1: tmp_1 (233)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:116 (grouped into LUT with out node tmp_7)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:3  %tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_4, i32 1, i32 15)

ST_1: tmp_6 (234)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:116 (grouped into LUT with out node tmp_7)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:4  %tmp_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %ccsds_V_load, i32 1, i32 15)

ST_1: tmp_7 (235)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:113 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:5  %tmp_7 = select i1 %new_bit, i15 %tmp_1, i15 %tmp_6

ST_1: StgValue_172 (236)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:117
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge:6  br label %._crit_edge352

ST_1: StgValue_173 (238)  [1/1] 2.33ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:204
:0  call fastcc void @write_raw_data(i8 signext %data_in_read, [2048 x i8]* %raw_dat0, [2048 x i8]* %raw_dat1, [2048 x i8]* %raw_dat2, [2048 x i8]* %raw_dat3, [1024 x i8]* %raw_dat4, [1024 x i8]* %raw_dat5, [1024 x i8]* %raw_dat6, [1024 x i8]* %raw_dat7, [1024 x i8]* %raw_dat8, [1024 x i8]* %raw_dat9, [1024 x i8]* %raw_dat10)

ST_1: tmp_15_cast (239)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:1  %tmp_15_cast = sext i16 %tmp_s to i17

ST_1: lhs_V_cast (240)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:2  %lhs_V_cast = zext i16 %numbits_V_read to i17

ST_1: r_V (241)  [1/1] 1.46ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:3  %r_V = add i17 %lhs_V_cast, -1

ST_1: tmp_17 (242)  [1/1] 1.56ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:4  %tmp_17 = icmp eq i17 %tmp_15_cast, %r_V

ST_1: StgValue_178 (243)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:207
:5  br i1 %tmp_17, label %21, label %._crit_edge352

ST_1: StgValue_179 (245)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:209
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %full, i1 true)

ST_1: StgValue_180 (246)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:212
:1  br i1 %mux_pos_load, label %24, label %22

ST_1: StgValue_181 (248)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:215
:0  br i1 %decode_done_b_read, label %._crit_edge353, label %23

ST_1: StgValue_182 (250)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:216
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_183 (251)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:216
:1  br label %._crit_edge353

ST_1: StgValue_184 (253)  [1/1] 1.30ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:217
._crit_edge353:0  br label %._crit_edge352

ST_1: StgValue_185 (255)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:221
:0  br i1 %decode_done_read, label %._crit_edge354, label %25

ST_1: StgValue_186 (257)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:222
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %overrun, i1 true)

ST_1: StgValue_187 (258)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:222
:1  br label %._crit_edge354

ST_1: StgValue_188 (260)  [1/1] 1.30ns
._crit_edge354:0  br label %._crit_edge352

ST_1: ccsds_V_flag (262)  [1/1] 0.00ns
._crit_edge352:0  %ccsds_V_flag = phi i1 [ false, %._crit_edge348 ], [ false, %._crit_edge344 ], [ true, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ false, %._crit_edge353 ], [ false, %._crit_edge354 ], [ false, %20 ]

ST_1: ccsds_V_new (263)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:113
._crit_edge352:1  %ccsds_V_new = phi i15 [ undef, %._crit_edge348 ], [ undef, %._crit_edge344 ], [ %tmp_7, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ undef, %._crit_edge353 ], [ undef, %._crit_edge354 ], [ undef, %20 ]

ST_1: decode_start_flag_8 (264)  [1/1] 0.00ns
._crit_edge352:2  %decode_start_flag_8 = phi i1 [ %decode_start_flag_5, %._crit_edge348 ], [ %decode_start_flag_3, %._crit_edge344 ], [ %decode_start_flag_1, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ true, %._crit_edge353 ], [ false, %._crit_edge354 ], [ false, %20 ]

ST_1: decode_start_b_flag_8 (265)  [1/1] 0.00ns
._crit_edge352:3  %decode_start_b_flag_8 = phi i1 [ %decode_start_b_flag_5, %._crit_edge348 ], [ %decode_start_b_flag_3, %._crit_edge344 ], [ %decode_start_b_flag_1, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ false, %._crit_edge353 ], [ true, %._crit_edge354 ], [ false, %20 ]

ST_1: p_3 (266)  [1/1] 0.00ns
._crit_edge352:4  %p_3 = phi i8 [ %data_in_1, %._crit_edge348 ], [ %data_in_s, %._crit_edge344 ], [ %irig_data, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14._crit_edge ], [ %data_in_read, %._crit_edge353 ], [ %data_in_read, %._crit_edge354 ], [ %data_in_read, %20 ]

ST_1: ccsds_V_new_cast (267)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:229
._crit_edge352:5  %ccsds_V_new_cast = zext i15 %ccsds_V_new to i16

ST_1: StgValue_195 (268)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:229
._crit_edge352:6  call void @_ssdm_op_Write.ap_auto.i8P(i8* %deran_data, i8 %p_3)

ST_1: StgValue_196 (269)  [1/1] 1.09ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:230
._crit_edge352:7  br label %._crit_edge341

ST_1: val_assign (271)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:76
._crit_edge341:0  %val_assign = phi i16 [ -1, %_ifconv ], [ %tmp_s, %._crit_edge352 ], [ %write_pos_load, %1 ]

ST_1: ccsds_V_flag_2 (272)  [1/1] 0.00ns
._crit_edge341:1  %ccsds_V_flag_2 = phi i1 [ true, %_ifconv ], [ %ccsds_V_flag, %._crit_edge352 ], [ false, %1 ]

ST_1: ccsds_V_new_2 (273)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:229
._crit_edge341:2  %ccsds_V_new_2 = phi i16 [ 255, %_ifconv ], [ %ccsds_V_new_cast, %._crit_edge352 ], [ undef, %1 ]

ST_1: decode_start_flag_s (274)  [1/1] 0.00ns
._crit_edge341:3  %decode_start_flag_s = phi i1 [ false, %_ifconv ], [ %decode_start_flag_8, %._crit_edge352 ], [ false, %1 ]

ST_1: decode_start_b_flag_s (275)  [1/1] 0.00ns
._crit_edge341:4  %decode_start_b_flag_s = phi i1 [ false, %_ifconv ], [ %decode_start_b_flag_8, %._crit_edge352 ], [ false, %1 ]

ST_1: StgValue_202 (276)  [1/1] 0.00ns
._crit_edge341:5  br i1 %ccsds_V_flag_2, label %mergeST, label %.new

ST_1: StgValue_203 (278)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:63
mergeST:0  store i16 %ccsds_V_new_2, i16* @ccsds_V, align 2

ST_1: StgValue_204 (279)  [1/1] 0.00ns
mergeST:1  br label %.new

ST_1: decode_start_flag_2 (281)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:234
.new:0  %decode_start_flag_2 = or i1 %decode_start_flag_s, %decode_ready_read

ST_1: not_decode_ready (282)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:234
.new:1  %not_decode_ready = xor i1 %decode_ready_read, true

ST_1: StgValue_207 (283)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:234
.new:2  br i1 %decode_start_flag_2, label %mergeST1, label %._crit_edge355.new

ST_1: StgValue_208 (285)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:101
mergeST1:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %decode_start, i1 %not_decode_ready)

ST_1: StgValue_209 (286)  [1/1] 0.00ns
mergeST1:1  br label %._crit_edge355.new

ST_1: decode_start_b_flag_2 (288)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:237
._crit_edge355.new:0  %decode_start_b_flag_2 = or i1 %decode_start_b_flag_s, %decode_ready_b_read

ST_1: not_decode_ready_b (289)  [1/1] 0.84ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:237
._crit_edge355.new:1  %not_decode_ready_b = xor i1 %decode_ready_b_read, true

ST_1: StgValue_212 (290)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:241
._crit_edge355.new:2  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_write_pos_V, i16 %val_assign)

ST_1: StgValue_213 (291)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:237
._crit_edge355.new:3  br i1 %decode_start_b_flag_2, label %mergeST2, label %._crit_edge356.new

ST_1: StgValue_214 (293)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:107
mergeST2:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %decode_start_b, i1 %not_decode_ready_b)

ST_1: StgValue_215 (294)  [1/1] 0.00ns
mergeST2:1  br label %._crit_edge356.new

ST_1: StgValue_216 (296)  [1/1] 0.00ns  loc: LDCP_data_buffer_mult/LDPC_buff.cpp:243
._crit_edge356.new:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.33ns
The critical path consists of the following:
	wire read on port 'numbits_V' [72]  (0 ns)
	'add' operation ('r.V', LDCP_data_buffer_mult/LDPC_buff.cpp:176) [128]  (1.46 ns)
	'icmp' operation ('tmp_20', LDCP_data_buffer_mult/LDPC_buff.cpp:176) [129]  (1.56 ns)
	multiplexor before 'phi' operation ('decode_start_b_flag_5') [150]  (1.09 ns)
	'phi' operation ('decode_start_b_flag_5') [150]  (0 ns)
	multiplexor before 'phi' operation ('ccsds_V_flag') [262]  (1.3 ns)
	'phi' operation ('ccsds_V_flag') [262]  (0 ns)
	multiplexor before 'phi' operation ('decode_start_flag_s') [274]  (1.09 ns)
	'phi' operation ('decode_start_flag_s') [274]  (0 ns)
	'or' operation ('decode_start_flag_2', LDCP_data_buffer_mult/LDPC_buff.cpp:234) [281]  (0.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
