

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   32.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c79d87a318de4f9551cdbd9e08020227  /home/moh18/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/moh18/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/moh18/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_E7XsBx
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5hznlC"
Running: cat _ptx_5hznlC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_csmj5G
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_csmj5G --output-file  /dev/null 2> _ptx_5hznlCinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5hznlC _ptx2_csmj5G _ptx_5hznlCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 260135
gpu_sim_insn = 103760320
gpu_ipc =     398.8710
gpu_tot_sim_cycle = 482285
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     215.1432
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 93458
gpu_stall_icnt2sh    = 282685
partiton_reqs_in_parallel = 5629512
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6407
partiton_level_parallism_total  =      11.6726
partiton_reqs_in_parallel_util = 5629512
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 257711
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8443
partiton_level_parallism_util_total  =      21.8443
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      41.2592 GB/Sec
L2_BW_total  =      22.2544 GB/Sec
gpu_total_sim_rate=25215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8709
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924915
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8709
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2686, 3456, 3464, 3454, 3461, 3309, 3314, 2690, 2764, 3456, 3465, 3455, 3465, 3312, 3320, 2688, 2516, 3146, 3150, 3143, 3152, 3144, 3151, 2515, 2516, 3147, 3154, 3147, 3154, 3142, 3153, 2522, 2262, 2833, 2831, 2831, 2836, 2829, 2836, 2267, 2518, 3147, 3156, 3147, 3154, 3146, 3153, 2524, 2518, 3151, 3154, 3148, 3156, 3144, 3155, 2521, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 128627
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74998
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 48743
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153357	W0_Idle:3183358	W0_Scoreboard:7990887	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 578 
maxdqlatency = 0 
maxmflatency = 61909 
averagemflatency = 6533 
max_icnt2mem_latency = 61613 
max_icnt2sh_latency = 482284 
mrq_lat_table:17580 	1588 	1542 	2949 	3833 	4364 	4512 	4649 	4423 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35459 	31770 	524 	783 	2893 	3421 	22867 	15029 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23509 	4364 	756 	568 	35971 	2687 	173 	319 	621 	2826 	4911 	25110 	11295 	126 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15930 	38498 	29577 	1716 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3180 	23956 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	38 	2 	5 	5 	9 	21 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        70        67        70        57        56        68        69        63        64        60        60        41        43        58        62 
dram[1]:        68        70        68        70        57        58        68        68        67        66        60        62        43        44        56        55 
dram[2]:        68        70        67        70        57        55        67        70        66        70        58        62        44        47        56        58 
dram[3]:        68        70        67        69        59        61        68        69        64        64        60        60        40        46        54        57 
dram[4]:        68        70        68        70        62        65        67        69        67        68        60        62        41        45        56        56 
dram[5]:        68        70        68        70        62        60        67        68        62        68        63        66        44        45        55        58 
dram[6]:        68        70        66        70        61        65        67        69        63        64        64        65        43        44        55        56 
dram[7]:        68        70        68        70        62        61        67        70        66        69        64        66        42        45        56        57 
dram[8]:        67        70        67        70        57        56        68        69        61        66        64        65        43        44        54        58 
dram[9]:        68        70        68        70        57        60        68        69        66        67        64        66        44        48        56        55 
dram[10]:        68        70        66        70        58        57        67        69        66        69        63        66        42        44        56        58 
maximum service time to same row:
dram[0]:     64812     64733     69536     69534     56094     55947     69338     69257     70450     70358    103567    104108    103877    103726    108090    108460 
dram[1]:     64736     64730     69044     69159     55939     56727     69334     69435     70564     70339    103593    104197    103833    104006    108158    108123 
dram[2]:     64732     64577     69189     69267     56089     56741     69319     69279     70306     70281    103632    104177    103787    103533    108047    108137 
dram[3]:     64693     64627     64449     63969     56112     56725     69336     69326     70292     70325    103697    104202    103716    103745    108538    108613 
dram[4]:     64630     64693     69044     69174     56005     56727     69357     69402     70172     70214    103720    104285    103698    103945    108540    108588 
dram[5]:     64717     64574     69191     69265     56091     55946     69410     69274    108526    108520    103711    104254    103789    103535    108391    108397 
dram[6]:     64691     64623     64452     63966     56114     56726     69424     69444    108546    108489    103698    104283    103641    103746    108546    108505 
dram[7]:     64626     64694     69520     69562     56005     56744     69355     69374    108532    108524    103719    104319    103686    103805    108434    108318 
dram[8]:     64714     64727     69535     69544     56091     55946     69372     69229     70334     70135    103559    104122    103943    103726    108372    108369 
dram[9]:     64982     64855     64510     64024     56114     56727     69377     69435     70324     70449    103607    104197    103644    103963    108476    108424 
dram[10]:     64845     64742     69551     69549     56088     56743     69323     69316     70336     70257    103632    104178    103833    103805    108090    108153 
average row accesses per activate:
dram[0]: 24.454546 24.272728 21.461538 22.307692 10.440000 11.521739 22.818182 22.090910 16.923077 19.727272 12.350000 12.750000 23.454546 24.363636  9.500000 12.409091 
dram[1]: 23.909090 24.272728 20.428572 22.000000 10.520000 10.600000 22.454546 21.909090 17.538462 15.500000 12.400000 16.187500 23.272728 24.000000  9.357142 12.363636 
dram[2]: 23.727272 24.181818 21.923077 22.230770 11.260870  9.629630 22.727272 22.272728 16.214285 17.461538 12.600000 16.187500 23.181818 24.545454 10.958333 11.000000 
dram[3]: 24.000000 24.363636 25.090910 21.923077 11.434783 10.760000 22.727272 21.727272 20.090910 19.545454 12.450000 17.200001 23.181818 24.272728 10.230769 13.250000 
dram[4]: 23.363636 24.363636 21.538462 22.000000 10.680000 10.192307 22.090910 22.181818 16.142857 18.250000 13.833333 16.312500 23.363636 24.181818  9.777778 12.952381 
dram[5]: 24.000000 24.090910 21.846153 19.266666 10.400000 10.520000 22.545454 22.181818 20.000000 16.923077 16.000000 14.722222 23.454546 24.272728 10.680000 10.185185 
dram[6]: 23.909090 24.545454 21.076923 22.461538 11.434783 10.840000 22.454546 22.000000 19.909090 19.545454 13.888889 15.411765 23.272728 24.363636  8.612904  9.814815 
dram[7]: 24.000000 24.363636 18.733334 19.066668 12.761905 10.640000 22.545454 22.000000 17.153847 15.857142 15.937500 16.500000 23.454546 24.545454  9.103448  8.181818 
dram[8]: 24.181818 24.454546 21.461538 17.176470 12.380953 10.480000 22.727272 22.363636 16.615385 17.000000 12.700000 16.187500 23.818182 24.454546  8.677420  8.774194 
dram[9]: 24.181818 24.363636 21.307692 22.384615 12.476191 10.760000 22.636364 21.818182 17.153847 18.416666 12.350000 15.411765 23.545454 24.727272  9.814815 11.695652 
dram[10]: 23.818182 24.454546 18.600000 19.400000 12.428572 10.560000 22.818182 22.272728 17.076923 14.866667 14.111111 13.150000 23.363636 24.454546 10.640000  9.714286 
average row locality = 45471/2804 = 16.216476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       124       123       135       146       117       121       112       104        92        89       117       125       114       124       122       129 
dram[1]:       119       123       142       142       119       121       108       102       100        89       117       128       112       120       118       128 
dram[2]:       117       122       141       145       115       116       112       107        99        99       121       128       111       126       119       120 
dram[3]:       120       124       132       141       119       125       112       101        93        87       118       127       111       123       122       121 
dram[4]:       113       124       136       142       123       121       105       106        98        91       118       130       113       122       119       127 
dram[5]:       120       121       140       145       116       119       110       106        92        92       125       134       114       123       122       130 
dram[6]:       119       126       130       148       119       127       109       104        91        87       119       131       112       124       122       120 
dram[7]:       120       124       137       142       124       122       110       104        95        94       124       133       114       126       119       125 
dram[8]:       122       125       135       148       116       118       112       108        88        93       123       128       118       125       124       127 
dram[9]:       122       124       133       147       118       125       111       102        95        93       116       131       115       128       120       124 
dram[10]:       118       125       135       147       117       120       113       107        94        95       123       132       113       125       121       128 
total reads: 20881
bank skew: 148/87 = 1.70
chip skew: 1913/1876 = 1.02
average mf latency per bank:
dram[0]:      17646     17893     25340     25047     27902     27873     17664     18432     15816     16598     10649     10575      5920      5915      6150      6226
dram[1]:      18264     18848     24674     25473     27832     28349     18226     18569     15654     16576     10861     10349      6046      5888      6282      6030
dram[2]:      18414     18688     25173     25546     28653     28439     17964     18618     15355     15596     10596     10376      5756      5557      6253      6417
dram[3]:      18040     18147     26210     26235     27202     27299     18037     18976     15356     16290     10522     10450      5817      5714      6220      6516
dram[4]:      18605     18528     25914     26213     27962     28557     18559     18229     15236     15714     10722     10229      5819      5629      6520      6347
dram[5]:      18770     19155     25712     25921     28632     28459     18204     19014     15049     15422     10376     10199      5456      5379      6411      6439
dram[6]:      18846     19111     26328     25641     27901     27989     18325     18795     14938     15824     11008     10717      5530      5419      6475      6679
dram[7]:      18986     19276     26030     26197     27764     28097     18508     18966     14910     15307     10953     10588      5543      5318      6434      6296
dram[8]:      19229     19202     25661     25180     28439     28589     17502     18184     15906     16084     10327     10183      5443      5518      6205      6338
dram[9]:      18748     19520     26001     25695     27471     27372     18007     18666     15502     16081     10868     10368      5583      5444      6442      6425
dram[10]:      18654     18614     25774     25279     28003     27712     17928     18495     15573     15785     10661     10348      5611      5441      6352      6256
maximum mf latency per bank:
dram[0]:      61844     61839     32280     32257     32261     32143     31923     31972     29044     29133     16266     16420     15871     15959     16757     16750
dram[1]:      61867     61867     32205     32154     32106     32256     31934     32046     28967     29098     16408     16425     14293     14224     16724     16741
dram[2]:      61855     61887     32209     32182     32300     32176     32030     31974     29014     28717     16380     16527     14196     14230     16715     16737
dram[3]:      61848     61853     32109     32292     32364     32186     31812     31893     28565     28413     16326     16466     14194     14153     16712     16737
dram[4]:      61864     61891     32148     32112     32154     32254     31908     31849     27729     27507     16232     16259     14056     13827     16717     16711
dram[5]:      61860     61909     32183     32447     32300     32234     31988     31899     16777     16784     16209     16364     10859     10894     16709     16700
dram[6]:      61853     61907     32224     32137     32262     32249     31774     31915     16626     16701     16221     16239     10877     10918     16712     16735
dram[7]:      61901     61897     32158     32029     32144     32272     32026     32092     16634     16754     16317     16433     10891     10892     16720     16729
dram[8]:      61867     61907     32247     32371     32264     32214     32033     31953     29086     29170     16256     16346     15964     15879     16750     16750
dram[9]:      61843     61879     32221     32142     32154     32260     32007     32002     29048     29116     16395     16468     14213     14214     16721     16749
dram[10]:      61852     61887     32174     32182     32203     32253     31978     32022     28982     28789     16348     16574     14133     14257     16721     16751
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469698 n_act=255 n_pre=239 n_req=4129 n_rd=8940 n_write=3899 bw_util=0.05316
n_activity=40854 dram_eff=0.6285
bk0: 580a 478783i bk1: 576a 478172i bk2: 576a 477286i bk3: 576a 476891i bk4: 576a 477957i bk5: 576a 477524i bk6: 556a 478287i bk7: 556a 478088i bk8: 512a 479126i bk9: 512a 478577i bk10: 520a 478137i bk11: 520a 478062i bk12: 576a 478953i bk13: 576a 478359i bk14: 576a 478094i bk15: 576a 478052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08393
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469718 n_act=256 n_pre=240 n_req=4124 n_rd=8944 n_write=3873 bw_util=0.05307
n_activity=40683 dram_eff=0.6301
bk0: 576a 478875i bk1: 576a 478336i bk2: 576a 476996i bk3: 576a 476819i bk4: 576a 477672i bk5: 576a 477240i bk6: 556a 478552i bk7: 556a 478300i bk8: 512a 478969i bk9: 512a 478677i bk10: 524a 478262i bk11: 524a 477884i bk12: 576a 478785i bk13: 576a 478367i bk14: 576a 478364i bk15: 576a 477870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469706 n_act=253 n_pre=237 n_req=4132 n_rd=8936 n_write=3899 bw_util=0.05314
n_activity=40415 dram_eff=0.6352
bk0: 576a 478662i bk1: 576a 478090i bk2: 576a 477215i bk3: 576a 476606i bk4: 576a 477983i bk5: 576a 477414i bk6: 552a 478380i bk7: 552a 478049i bk8: 512a 478980i bk9: 512a 478402i bk10: 524a 478074i bk11: 524a 478026i bk12: 576a 479196i bk13: 576a 478345i bk14: 576a 478409i bk15: 576a 478077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469776 n_act=241 n_pre=225 n_req=4110 n_rd=8936 n_write=3853 bw_util=0.05295
n_activity=40497 dram_eff=0.6316
bk0: 576a 478833i bk1: 576a 478274i bk2: 576a 477558i bk3: 576a 476823i bk4: 576a 477779i bk5: 576a 477146i bk6: 552a 478422i bk7: 552a 478234i bk8: 512a 479191i bk9: 512a 478691i bk10: 524a 478214i bk11: 524a 478011i bk12: 576a 479062i bk13: 576a 478446i bk14: 576a 478428i bk15: 576a 478230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469752 n_act=251 n_pre=235 n_req=4124 n_rd=8944 n_write=3849 bw_util=0.05297
n_activity=40544 dram_eff=0.6311
bk0: 576a 479082i bk1: 576a 478283i bk2: 576a 477383i bk3: 576a 477008i bk4: 576a 477628i bk5: 576a 477194i bk6: 552a 478565i bk7: 552a 478544i bk8: 512a 479072i bk9: 512a 478642i bk10: 524a 478426i bk11: 524a 478009i bk12: 576a 478973i bk13: 576a 478528i bk14: 580a 478467i bk15: 580a 478076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469665 n_act=254 n_pre=238 n_req=4145 n_rd=8944 n_write=3930 bw_util=0.05331
n_activity=40454 dram_eff=0.6365
bk0: 576a 478774i bk1: 576a 478214i bk2: 576a 477502i bk3: 576a 476871i bk4: 576a 477894i bk5: 576a 477292i bk6: 552a 478285i bk7: 552a 478155i bk8: 512a 479201i bk9: 512a 478510i bk10: 524a 478292i bk11: 524a 477812i bk12: 576a 479062i bk13: 576a 478662i bk14: 580a 478358i bk15: 580a 477871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469717 n_act=255 n_pre=239 n_req=4124 n_rd=8944 n_write=3876 bw_util=0.05308
n_activity=40744 dram_eff=0.6293
bk0: 576a 478963i bk1: 576a 478219i bk2: 576a 477723i bk3: 576a 476613i bk4: 576a 477780i bk5: 576a 477222i bk6: 552a 478660i bk7: 552a 478259i bk8: 512a 479151i bk9: 512a 478717i bk10: 524a 478021i bk11: 524a 477804i bk12: 576a 479023i bk13: 576a 478564i bk14: 580a 478342i bk15: 580a 477901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12363
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469656 n_act=263 n_pre=247 n_req=4149 n_rd=8944 n_write=3921 bw_util=0.05327
n_activity=40738 dram_eff=0.6316
bk0: 576a 478698i bk1: 576a 478402i bk2: 576a 477234i bk3: 576a 476701i bk4: 576a 477788i bk5: 576a 477123i bk6: 552a 478175i bk7: 552a 478014i bk8: 512a 479001i bk9: 512a 478346i bk10: 524a 478421i bk11: 524a 477882i bk12: 576a 478950i bk13: 576a 478470i bk14: 580a 478236i bk15: 580a 477888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11744
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469635 n_act=266 n_pre=250 n_req=4146 n_rd=8944 n_write=3936 bw_util=0.05333
n_activity=41247 dram_eff=0.6245
bk0: 576a 478846i bk1: 576a 478243i bk2: 576a 477430i bk3: 576a 476404i bk4: 576a 477897i bk5: 576a 477155i bk6: 552a 478309i bk7: 552a 478171i bk8: 512a 478912i bk9: 512a 478635i bk10: 524a 478265i bk11: 524a 478002i bk12: 576a 478874i bk13: 576a 478716i bk14: 580a 478310i bk15: 580a 477970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08919
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469712 n_act=250 n_pre=234 n_req=4140 n_rd=8944 n_write=3891 bw_util=0.05314
n_activity=40683 dram_eff=0.631
bk0: 576a 478799i bk1: 576a 478242i bk2: 576a 477451i bk3: 576a 476707i bk4: 576a 477893i bk5: 576a 477342i bk6: 552a 478411i bk7: 552a 478230i bk8: 512a 478938i bk9: 512a 478566i bk10: 524a 478274i bk11: 524a 477975i bk12: 576a 478764i bk13: 576a 478242i bk14: 580a 478350i bk15: 580a 477878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483031 n_nop=469665 n_act=261 n_pre=245 n_req=4148 n_rd=8940 n_write=3920 bw_util=0.05325
n_activity=40812 dram_eff=0.6302
bk0: 576a 478618i bk1: 576a 478315i bk2: 576a 477277i bk3: 576a 476613i bk4: 576a 477856i bk5: 576a 477396i bk6: 552a 478222i bk7: 552a 477829i bk8: 512a 479254i bk9: 512a 478570i bk10: 524a 478463i bk11: 524a 478015i bk12: 576a 478767i bk13: 576a 478201i bk14: 580a 478272i bk15: 576a 478057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09849

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2220, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2432, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2173, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2459, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2181, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2413, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2139, Reservation_fails = 1
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2408, Reservation_fails = 1
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2178, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2453, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2214, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2436, Reservation_fails = 0
Ending simulation
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2145, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2472, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2180, Reservation_fails = 1
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2435, Reservation_fails = 1
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2213, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2453, Reservation_fails = 1
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2159, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2492, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2205, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2413, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 50873
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.7816
	minimum = 6
	maximum = 774
Network latency average = 16.1633
	minimum = 6
	maximum = 767
Slowest packet = 80048
Flit latency average = 14.9005
	minimum = 6
	maximum = 765
Slowest flit = 174493
Fragmentation average = 0.0201349
	minimum = 0
	maximum = 743
Injected packet rate average = 0.00870597
	minimum = 0.00708673 (at node 22)
	maximum = 0.0100813 (at node 41)
Accepted packet rate average = 0.00870597
	minimum = 0.00708673 (at node 22)
	maximum = 0.0100813 (at node 41)
Injected flit rate average = 0.0186098
	minimum = 0.0107079 (at node 25)
	maximum = 0.028147 (at node 41)
Accepted flit rate average= 0.0186098
	minimum = 0.0145156 (at node 32)
	maximum = 0.0234475 (at node 0)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7816 (1 samples)
	minimum = 6 (1 samples)
	maximum = 774 (1 samples)
Network latency average = 16.1633 (1 samples)
	minimum = 6 (1 samples)
	maximum = 767 (1 samples)
Flit latency average = 14.9005 (1 samples)
	minimum = 6 (1 samples)
	maximum = 765 (1 samples)
Fragmentation average = 0.0201349 (1 samples)
	minimum = 0 (1 samples)
	maximum = 743 (1 samples)
Injected packet rate average = 0.00870597 (1 samples)
	minimum = 0.00708673 (1 samples)
	maximum = 0.0100813 (1 samples)
Accepted packet rate average = 0.00870597 (1 samples)
	minimum = 0.00708673 (1 samples)
	maximum = 0.0100813 (1 samples)
Injected flit rate average = 0.0186098 (1 samples)
	minimum = 0.0107079 (1 samples)
	maximum = 0.028147 (1 samples)
Accepted flit rate average = 0.0186098 (1 samples)
	minimum = 0.0145156 (1 samples)
	maximum = 0.0234475 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 35 sec (4115 sec)
gpgpu_simulation_rate = 25215 (inst/sec)
gpgpu_simulation_rate = 117 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4356 Tlb_hit: 1470 Tlb_miss: 2886 Tlb_hit_rate: 0.337466
Shader1: Tlb_access: 4028 Tlb_hit: 898 Tlb_miss: 3130 Tlb_hit_rate: 0.222939
Shader2: Tlb_access: 4032 Tlb_hit: 1012 Tlb_miss: 3020 Tlb_hit_rate: 0.250992
Shader3: Tlb_access: 3848 Tlb_hit: 954 Tlb_miss: 2894 Tlb_hit_rate: 0.247921
Shader4: Tlb_access: 4316 Tlb_hit: 1180 Tlb_miss: 3136 Tlb_hit_rate: 0.273401
Shader5: Tlb_access: 4040 Tlb_hit: 1202 Tlb_miss: 2838 Tlb_hit_rate: 0.297525
Shader6: Tlb_access: 4052 Tlb_hit: 1014 Tlb_miss: 3038 Tlb_hit_rate: 0.250247
Shader7: Tlb_access: 3748 Tlb_hit: 856 Tlb_miss: 2892 Tlb_hit_rate: 0.228388
Shader8: Tlb_access: 4424 Tlb_hit: 1286 Tlb_miss: 3138 Tlb_hit_rate: 0.290687
Shader9: Tlb_access: 4048 Tlb_hit: 970 Tlb_miss: 3078 Tlb_hit_rate: 0.239625
Shader10: Tlb_access: 4264 Tlb_hit: 1014 Tlb_miss: 3250 Tlb_hit_rate: 0.237805
Shader11: Tlb_access: 4096 Tlb_hit: 1024 Tlb_miss: 3072 Tlb_hit_rate: 0.250000
Shader12: Tlb_access: 4032 Tlb_hit: 966 Tlb_miss: 3066 Tlb_hit_rate: 0.239583
Shader13: Tlb_access: 3876 Tlb_hit: 820 Tlb_miss: 3056 Tlb_hit_rate: 0.211558
Shader14: Tlb_access: 3844 Tlb_hit: 932 Tlb_miss: 2912 Tlb_hit_rate: 0.242456
Shader15: Tlb_access: 4152 Tlb_hit: 908 Tlb_miss: 3244 Tlb_hit_rate: 0.218690
Shader16: Tlb_access: 4276 Tlb_hit: 1288 Tlb_miss: 2988 Tlb_hit_rate: 0.301216
Shader17: Tlb_access: 3812 Tlb_hit: 914 Tlb_miss: 2898 Tlb_hit_rate: 0.239769
Shader18: Tlb_access: 3676 Tlb_hit: 884 Tlb_miss: 2792 Tlb_hit_rate: 0.240479
Shader19: Tlb_access: 3976 Tlb_hit: 962 Tlb_miss: 3014 Tlb_hit_rate: 0.241952
Shader20: Tlb_access: 3872 Tlb_hit: 918 Tlb_miss: 2954 Tlb_hit_rate: 0.237087
Shader21: Tlb_access: 4364 Tlb_hit: 1334 Tlb_miss: 3030 Tlb_hit_rate: 0.305683
Shader22: Tlb_access: 3672 Tlb_hit: 746 Tlb_miss: 2926 Tlb_hit_rate: 0.203159
Shader23: Tlb_access: 4256 Tlb_hit: 1722 Tlb_miss: 2534 Tlb_hit_rate: 0.404605
Shader24: Tlb_access: 4220 Tlb_hit: 1202 Tlb_miss: 3018 Tlb_hit_rate: 0.284834
Shader25: Tlb_access: 3688 Tlb_hit: 1068 Tlb_miss: 2620 Tlb_hit_rate: 0.289588
Shader26: Tlb_access: 3892 Tlb_hit: 960 Tlb_miss: 2932 Tlb_hit_rate: 0.246660
Shader27: Tlb_access: 3956 Tlb_hit: 832 Tlb_miss: 3124 Tlb_hit_rate: 0.210313
Tlb_tot_access: 112816 Tlb_tot_hit: 29336, Tlb_tot_miss: 83480, Tlb_tot_hit_rate: 0.260034
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 648 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader1: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader2: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader3: Tlb_validate: 620 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader4: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader5: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader6: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader7: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader8: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader9: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader10: Tlb_validate: 600 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader11: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader12: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader13: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader14: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader15: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader16: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader17: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader18: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader19: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader20: Tlb_validate: 708 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader21: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader22: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader23: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader24: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader25: Tlb_validate: 542 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader26: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader27: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Tlb_tot_valiate: 18966 Tlb_invalidate: 6108, Tlb_tot_evict: 0, Tlb_tot_evict page: 6108
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2886 Page_hit: 1206 Page_miss: 1680 Page_hit_rate: 0.417879 Page_fault: 0 Page_pending: 1679
Shader1: Page_table_access:3130 Page_hit: 1250 Page_miss: 1880 Page_hit_rate: 0.399361 Page_fault: 1 Page_pending: 1879
Shader2: Page_table_access:3020 Page_hit: 1432 Page_miss: 1588 Page_hit_rate: 0.474172 Page_fault: 1 Page_pending: 1587
Shader3: Page_table_access:2894 Page_hit: 1310 Page_miss: 1584 Page_hit_rate: 0.452661 Page_fault: 1 Page_pending: 1581
Shader4: Page_table_access:3136 Page_hit: 1452 Page_miss: 1684 Page_hit_rate: 0.463010 Page_fault: 3 Page_pending: 1682
Shader5: Page_table_access:2838 Page_hit: 1182 Page_miss: 1656 Page_hit_rate: 0.416490 Page_fault: 0 Page_pending: 1656
Shader6: Page_table_access:3038 Page_hit: 1322 Page_miss: 1716 Page_hit_rate: 0.435155 Page_fault: 0 Page_pending: 1716
Shader7: Page_table_access:2892 Page_hit: 1340 Page_miss: 1552 Page_hit_rate: 0.463347 Page_fault: 0 Page_pending: 1552
Shader8: Page_table_access:3138 Page_hit: 1542 Page_miss: 1596 Page_hit_rate: 0.491396 Page_fault: 0 Page_pending: 1596
Shader9: Page_table_access:3078 Page_hit: 1546 Page_miss: 1532 Page_hit_rate: 0.502274 Page_fault: 0 Page_pending: 1532
Shader10: Page_table_access:3250 Page_hit: 1502 Page_miss: 1748 Page_hit_rate: 0.462154 Page_fault: 0 Page_pending: 1748
Shader11: Page_table_access:3072 Page_hit: 1388 Page_miss: 1684 Page_hit_rate: 0.451823 Page_fault: 0 Page_pending: 1684
Shader12: Page_table_access:3066 Page_hit: 1454 Page_miss: 1612 Page_hit_rate: 0.474234 Page_fault: 1 Page_pending: 1611
Shader13: Page_table_access:3056 Page_hit: 1492 Page_miss: 1564 Page_hit_rate: 0.488220 Page_fault: 0 Page_pending: 1564
Shader14: Page_table_access:2912 Page_hit: 1292 Page_miss: 1620 Page_hit_rate: 0.443681 Page_fault: 2 Page_pending: 1619
Shader15: Page_table_access:3244 Page_hit: 1604 Page_miss: 1640 Page_hit_rate: 0.494451 Page_fault: 0 Page_pending: 1640
Shader16: Page_table_access:2988 Page_hit: 1424 Page_miss: 1564 Page_hit_rate: 0.476573 Page_fault: 0 Page_pending: 1564
Shader17: Page_table_access:2898 Page_hit: 1258 Page_miss: 1640 Page_hit_rate: 0.434092 Page_fault: 1 Page_pending: 1639
Shader18: Page_table_access:2792 Page_hit: 1332 Page_miss: 1460 Page_hit_rate: 0.477077 Page_fault: 0 Page_pending: 1460
Shader19: Page_table_access:3014 Page_hit: 1306 Page_miss: 1708 Page_hit_rate: 0.433311 Page_fault: 1 Page_pending: 1706
Shader20: Page_table_access:2954 Page_hit: 1482 Page_miss: 1472 Page_hit_rate: 0.501693 Page_fault: 0 Page_pending: 1472
Shader21: Page_table_access:3030 Page_hit: 1414 Page_miss: 1616 Page_hit_rate: 0.466667 Page_fault: 0 Page_pending: 1616
Shader22: Page_table_access:2926 Page_hit: 1526 Page_miss: 1400 Page_hit_rate: 0.521531 Page_fault: 1 Page_pending: 1400
Shader23: Page_table_access:2534 Page_hit: 1010 Page_miss: 1524 Page_hit_rate: 0.398579 Page_fault: 0 Page_pending: 1524
Shader24: Page_table_access:3018 Page_hit: 1282 Page_miss: 1736 Page_hit_rate: 0.424785 Page_fault: 3 Page_pending: 1734
Shader25: Page_table_access:2620 Page_hit: 1016 Page_miss: 1604 Page_hit_rate: 0.387786 Page_fault: 0 Page_pending: 1604
Shader26: Page_table_access:2932 Page_hit: 1364 Page_miss: 1568 Page_hit_rate: 0.465211 Page_fault: 0 Page_pending: 1568
Shader27: Page_table_access:3124 Page_hit: 1368 Page_miss: 1756 Page_hit_rate: 0.437900 Page_fault: 0 Page_pending: 1756
Page_talbe_tot_access: 83480 Page_tot_hit: 38096, Page_tot_miss 45384, Page_tot_hit_rate: 0.456349 Page_tot_fault: 15 Page_tot_pending: 45369
Total_memory_access_page_fault: 15, Average_latency 288102.093750
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.663066
[0-25]: 0.051049, [26-50]: 0.049573, [51-75]: 0.899378, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   482285 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(175.648209)
F:   223850----T:   227282 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(2.317353)
F:   227282----T:   228997 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(1.158001)
F:   228997----T:   230397 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   230397----T:   234287 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(2.626604)
F:   234287----T:   235589 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   235589----T:   239709 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   239709----T:   241011 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   241011----T:   245131 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   245131----T:   246433 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   246433----T:   250553 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   250553----T:   251953 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   251953----T:   255843 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(2.626604)
F:   255843----T:   257243 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   257243----T:   264856 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(5.140446)
F:   264856----T:   266158 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   266158----T:   274005 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(5.298447)
F:   279057----T:   280359 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   280359----T:   288206 	 St: c0121000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(5.298447)
F:   288998----T:   290398 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   290398----T:   305524 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(10.213369)
F:   305524----T:   306826 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   306826----T:   322187 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(10.372046)
F:   326724----T:   328124 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   328124----T:   343250 	 St: c0142000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(10.213369)
F:   351856----T:   353256 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   353256----T:   383438 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(20.379473)
F:   383438----T:   384740 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   384740----T:   415158 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   420460----T:   421762 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   421762----T:   452180 	 St: c0181000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   482285----T:   483587 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   482285----T:   486405 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:   487707----T:   489009 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   487707----T:   491827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:   493129----T:   494431 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   493129----T:   500976 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F:   502278----T:   503580 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   502278----T:   517639 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(10.372046)
F:   518941----T:   520243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:   518941----T:   549359 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(20.538826)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 260135(cycle), 175.648209(us)
Tot_kernel_exec_time_and_fault_time: 1259810(cycle), 850.648193(us)
Tot_memcpy_h2d_time: 204041(cycle), 137.772446(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 204041(cycle), 137.772446(us)
Tot_devicesync_time: 68376(cycle), 46.168804(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 68376(cycle), 46.168804(us)
GPGPU-Sim: *** exit detected ***
