<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_mci.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="arch_2arm_2at91__mci_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>MMC Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gee2025a9a25857a2a838b1c179534bce">MCI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#gee2025a9a25857a2a838b1c179534bce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g8475e92e033607f800537215d95be0f5">MCI_CR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g8475e92e033607f800537215d95be0f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g3cfa97a5637ea304f007d6a234298592">MCI_MCIEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface enable.  <a href="group__xg_nut_arch_arm_at91_mci.html#g3cfa97a5637ea304f007d6a234298592"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g074a939078e1f8624583b388d02761ef">MCI_MCIDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface disable.  <a href="group__xg_nut_arch_arm_at91_mci.html#g074a939078e1f8624583b388d02761ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gd5eb264c90a77395d7d05378d44ee593">MCI_PWSEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power save mode enable.  <a href="group__xg_nut_arch_arm_at91_mci.html#gd5eb264c90a77395d7d05378d44ee593"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gc629287593d16985917a04c42febec4f">MCI_PWSDIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power save mode disable.  <a href="group__xg_nut_arch_arm_at91_mci.html#gc629287593d16985917a04c42febec4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g69caf6a749d8d81b291891adaad88d5f">MCI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g69caf6a749d8d81b291891adaad88d5f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ga9546a46f1e4d7ddde4cfa6f89c3f4e1">MCI_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#ga9546a46f1e4d7ddde4cfa6f89c3f4e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gcb47e6b8e67424266e4196f48b2c8047">MCI_MR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#gcb47e6b8e67424266e4196f48b2c8047"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g1fd0365bfc147032896319160ce59fab">MCI_CLKDIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g1fd0365bfc147032896319160ce59fab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gcae4f8e4c620d395e769b6cfe567ee66">MCI_CLKDIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider LSB.  <a href="group__xg_nut_arch_arm_at91_mci.html#gcae4f8e4c620d395e769b6cfe567ee66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g9209e6339e4e1b8bbabb5d65bc7251fb">MCI_PWSDIV</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power saving divider mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g9209e6339e4e1b8bbabb5d65bc7251fb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g1a627526ac1e6e4fdc11b728c5654649">MCI_PWSDIV_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power saving divider LSB.  <a href="group__xg_nut_arch_arm_at91_mci.html#g1a627526ac1e6e4fdc11b728c5654649"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g4b89d26f3dda34f5d2a233501937e012">MCI_RDPROOF</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable read proof.  <a href="group__xg_nut_arch_arm_at91_mci.html#g4b89d26f3dda34f5d2a233501937e012"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gafcc0bdc5d5140dc2537d8ac7cc312d9">MCI_WRPROOF</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable write proof.  <a href="group__xg_nut_arch_arm_at91_mci.html#gafcc0bdc5d5140dc2537d8ac7cc312d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ge16b23b3478229fc6ccf08bc60651117">MCI_PDCFBYTE</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force PDC byte transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#ge16b23b3478229fc6ccf08bc60651117"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g978187695b1a91da6ce078c86f8aea2d">MCI_PDCPADV</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC padding value.  <a href="group__xg_nut_arch_arm_at91_mci.html#g978187695b1a91da6ce078c86f8aea2d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g94a7f6f1f5f33d630ad4a35c1a000f44">MCI_PDCMODE</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC-oriented mode.  <a href="group__xg_nut_arch_arm_at91_mci.html#g94a7f6f1f5f33d630ad4a35c1a000f44"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g9bfc0639556416ad5b5f95bf0f699cdb">MCI_BLKLEN</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data block length mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g9bfc0639556416ad5b5f95bf0f699cdb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gea7e83dc6599eedb2636fc7a32c69805">MCI_BLKLEN_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data block length LSB.  <a href="group__xg_nut_arch_arm_at91_mci.html#gea7e83dc6599eedb2636fc7a32c69805"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Data Timeout Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gbe7b3d4a0def25c1c2ae4c64ba326964">MCI_DTOR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#gbe7b3d4a0def25c1c2ae4c64ba326964"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gd7b8f3eb9cd28f9b3217ca6db8ed4448">MCI_DTOR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_DTOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#gd7b8f3eb9cd28f9b3217ca6db8ed4448"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gdce0c7e0c2711ebb1c478e1a9f826c64">MCI_DTOCYC</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout cycle number mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#gdce0c7e0c2711ebb1c478e1a9f826c64"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g6bcf6e75f6c9b9c9c64a4560e5beae47">MCI_DTOCYC_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout cycle number LSB.  <a href="group__xg_nut_arch_arm_at91_mci.html#g6bcf6e75f6c9b9c9c64a4560e5beae47"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g7e2c85a400b35974a7421196d2531f63">MCI_DTOMUL</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g7e2c85a400b35974a7421196d2531f63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g5e43ac894b5a14eaea76d9824356db40">MCI_DTOMUL_1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 1.  <a href="group__xg_nut_arch_arm_at91_mci.html#g5e43ac894b5a14eaea76d9824356db40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gcfcd91c2591ea67cb5674eda92997ec4">MCI_DTOMUL_16</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 16.  <a href="group__xg_nut_arch_arm_at91_mci.html#gcfcd91c2591ea67cb5674eda92997ec4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gf46efb0a1a5b2b21eb389f7bcaadd64e">MCI_DTOMUL_128</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 128.  <a href="group__xg_nut_arch_arm_at91_mci.html#gf46efb0a1a5b2b21eb389f7bcaadd64e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g90d65886420f6ec77b002272b435a35e">MCI_DTOMUL_256</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 256.  <a href="group__xg_nut_arch_arm_at91_mci.html#g90d65886420f6ec77b002272b435a35e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g05cc0c49211e49ba39cd984c07af3863">MCI_DTOMUL_1K</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 1024.  <a href="group__xg_nut_arch_arm_at91_mci.html#g05cc0c49211e49ba39cd984c07af3863"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g6ab4eea458776224fe0e940a389d4922">MCI_DTOMUL_4K</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 4096.  <a href="group__xg_nut_arch_arm_at91_mci.html#g6ab4eea458776224fe0e940a389d4922"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ge8f972fffff1220809883c72188167fe">MCI_DTOMUL_64K</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 65536.  <a href="group__xg_nut_arch_arm_at91_mci.html#ge8f972fffff1220809883c72188167fe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g35779bab821ce74b22fdc25aee7d2c08">MCI_DTOMUL_1M</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data timeout multiplier 1048576.  <a href="group__xg_nut_arch_arm_at91_mci.html#g35779bab821ce74b22fdc25aee7d2c08"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC SDCard/SDIO Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g066069a0496418dc9066d6059523c5f2">MCI_SDCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g066069a0496418dc9066d6059523c5f2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g21b82c6dffaf10acbaf0a2dd18b220c7">MCI_SDCR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_SDCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g21b82c6dffaf10acbaf0a2dd18b220c7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g54461ecc7834db5b5ed08e35ff302064">MCI_SDCSEL</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO slot mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g54461ecc7834db5b5ed08e35ff302064"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g85fa1c68f096fa51f363c5161f15538f">MCI_SDCSEL_SLOTA</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slot A selected.  <a href="group__xg_nut_arch_arm_at91_mci.html#g85fa1c68f096fa51f363c5161f15538f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ge31d2a35bb76bb6ac264393065a02b1f">MCI_SDCSEL_SLOTB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slot B selected.  <a href="group__xg_nut_arch_arm_at91_mci.html#ge31d2a35bb76bb6ac264393065a02b1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g24949b1a0ec8d25570552f2142e046eb">MCI_SDCBUS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDC/SDIO 4-bit bus.  <a href="group__xg_nut_arch_arm_at91_mci.html#g24949b1a0ec8d25570552f2142e046eb"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Argument Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gec2f83b94777378803990534c5d3d4eb">MCI_ARGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Argument register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#gec2f83b94777378803990534c5d3d4eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g2c8862f81df1c0d54eef584df908af02">MCI_ARGR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_ARGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Argument register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g2c8862f81df1c0d54eef584df908af02"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g1947c768f53addc81d10852905b04563">MCI_CMDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g1947c768f53addc81d10852905b04563"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g55b314f08ad33f78d17bce844ec6ca77">MCI_CMDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_CMDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g55b314f08ad33f78d17bce844ec6ca77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g8c5a021ae1981d5bdabbaf6bd33e4fda">MCI_CMDNB</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command number mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g8c5a021ae1981d5bdabbaf6bd33e4fda"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g89f0022dec36f7af37536c6d40f683cf">MCI_CMDNB_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command number LSB.  <a href="group__xg_nut_arch_arm_at91_mci.html#g89f0022dec36f7af37536c6d40f683cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ga5d95f407d07c233e2e1118604309a1d">MCI_RSPTYP</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response type mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#ga5d95f407d07c233e2e1118604309a1d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g56b5224bbe1d8cedb7076d7967c31bae">MCI_RSPTYP_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No response.  <a href="group__xg_nut_arch_arm_at91_mci.html#g56b5224bbe1d8cedb7076d7967c31bae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g31d48b6b1e119f21eb9067b0664859aa">MCI_RSPTYP_48</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">48-bit response.  <a href="group__xg_nut_arch_arm_at91_mci.html#g31d48b6b1e119f21eb9067b0664859aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g6837d8fa140af009070256058dbab913">MCI_RSPTYP_136</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">136-bit response.  <a href="group__xg_nut_arch_arm_at91_mci.html#g6837d8fa140af009070256058dbab913"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gea0efa6cce7ae827c755bb1b20706043">MCI_SPCMD</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Special command mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#gea0efa6cce7ae827c755bb1b20706043"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g8e7fb5d7bf3648b30e2a8d6c3bf438cc">MCI_SPCMD_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not a special command.  <a href="group__xg_nut_arch_arm_at91_mci.html#g8e7fb5d7bf3648b30e2a8d6c3bf438cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g45a549c43bb900dd6138780f33f28266">MCI_SPCMD_INIT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialization command.  <a href="group__xg_nut_arch_arm_at91_mci.html#g45a549c43bb900dd6138780f33f28266"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gfdeed02c5789fba81d99e4c30d9073e2">MCI_SPCMD_SYNC</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronized command.  <a href="group__xg_nut_arch_arm_at91_mci.html#gfdeed02c5789fba81d99e4c30d9073e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gca60f5ce42e82c7f00cdda0231e8c7d3">MCI_SPCMD_ICMD</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt command.  <a href="group__xg_nut_arch_arm_at91_mci.html#gca60f5ce42e82c7f00cdda0231e8c7d3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g648fbf9863a77182d710332463152d63">MCI_SPCMD_IRSP</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt response.  <a href="group__xg_nut_arch_arm_at91_mci.html#g648fbf9863a77182d710332463152d63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g4e75a41d7da68338b0a7a549c21190ed">MCI_OPDCMD</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Open drain command.  <a href="group__xg_nut_arch_arm_at91_mci.html#g4e75a41d7da68338b0a7a549c21190ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gd0539ae4bc2354d7d027a3030697dded">MCI_OPCMD</a>&nbsp;&nbsp;&nbsp;MCI_OPDCMD</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Open drain command. Deprecated spelling.  <a href="group__xg_nut_arch_arm_at91_mci.html#gd0539ae4bc2354d7d027a3030697dded"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g30ce3f016ff3fe0d544cadca42fbddfa">MCI_MAXLAT</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum latency for command to response.  <a href="group__xg_nut_arch_arm_at91_mci.html#g30ce3f016ff3fe0d544cadca42fbddfa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gb5d5b0add56ba266059848b83e5fba99">MCI_TRCMD</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer command mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#gb5d5b0add56ba266059848b83e5fba99"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g465eb2f58f5dd3b86ce766c06f736df6">MCI_TRCMD_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No data transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g465eb2f58f5dd3b86ce766c06f736df6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g0c2b8fec8b40898b1dfcdfb488fde53a">MCI_TRCMD_START</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start data transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g0c2b8fec8b40898b1dfcdfb488fde53a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g9c918132e2cebbd2e28f8c4a67efa016">MCI_TRCMD_STOP</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop data transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g9c918132e2cebbd2e28f8c4a67efa016"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g55151740d7359e85565eefcff89b8d57">MCI_TRDIR</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g55151740d7359e85565eefcff89b8d57"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gfe42c54bd438a42369d55496cf528ed6">MCI_TRTYP</a>&nbsp;&nbsp;&nbsp;0x00380000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer type mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#gfe42c54bd438a42369d55496cf528ed6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g6177fdb5662197a38512c500c4fefc49">MCI_TRTYP_MMC_SBLK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDC single block transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g6177fdb5662197a38512c500c4fefc49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g0883936b64eaec15177042267c42246a">MCI_TRTYP_MMC_MBLK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDC multiple block transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g0883936b64eaec15177042267c42246a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gcd86f7ab6e10fe5d248d9bf78e315280">MCI_TRTYP_MMC_STREAM</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC stream transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#gcd86f7ab6e10fe5d248d9bf78e315280"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g6ced05fbe2a4a97b1b729887cc2c13ca">MCI_TRTYP_SDIO_BYTE</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO byte transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g6ced05fbe2a4a97b1b729887cc2c13ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g190c499620b66e88069c54db47ebe94c">MCI_TRTYP_SDIO_BLK</a>&nbsp;&nbsp;&nbsp;0x00280000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO block transfer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g190c499620b66e88069c54db47ebe94c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g70727f45792eb6ab6ab63a3927d52234">MCI_IOSPCMD</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specila SDIO command mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g70727f45792eb6ab6ab63a3927d52234"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gcce456a947a3fd4a563d518ab8311b3b">MCI_IOSPCMD_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not a special SDIO command.  <a href="group__xg_nut_arch_arm_at91_mci.html#gcce456a947a3fd4a563d518ab8311b3b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g38737961a70db7021d53feae21b9bd5d">MCI_IOSPCMD_SUSPEND</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO suspend command.  <a href="group__xg_nut_arch_arm_at91_mci.html#g38737961a70db7021d53feae21b9bd5d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g4d011025a302a18f6db2e14a73dd6bc5">MCI_IOSPCMD_RESUME</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDIO resume command.  <a href="group__xg_nut_arch_arm_at91_mci.html#g4d011025a302a18f6db2e14a73dd6bc5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Block Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gaefabb3e189c0ce9b9cb1d38e7e98026">MCI_BLKR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#gaefabb3e189c0ce9b9cb1d38e7e98026"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g3f9a2fc644b779cb2f9034973023b877">MCI_BLKR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_BLKR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g3f9a2fc644b779cb2f9034973023b877"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g17af26122bf1ee7dcc33dfc064569dae">MCI_BCNT</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDIO block count or SDIO byte count mask.  <a href="group__xg_nut_arch_arm_at91_mci.html#g17af26122bf1ee7dcc33dfc064569dae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g1c936a619467c720ffe515f144d6188a">MCI_BCNT_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MMC/SDIO block count or SDIO byte count LSB.  <a href="group__xg_nut_arch_arm_at91_mci.html#g1c936a619467c720ffe515f144d6188a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Response Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gc454f069038562c188217dfd617dc450">MCI_RSPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#gc454f069038562c188217dfd617dc450"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g5e77ed81d2628d00dc4d14fcf2d91c5e">MCI_RSPR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_RSPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g5e77ed81d2628d00dc4d14fcf2d91c5e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Receive Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g3d37e1ef0c58f7085f633944ccf5aee2">MCI_RDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g3d37e1ef0c58f7085f633944ccf5aee2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g93a2f9efe98837c22d0eed5ab8b7301e">MCI_RDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_RDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g93a2f9efe98837c22d0eed5ab8b7301e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Transmit Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g0d6c6b729d810daa15a98d0ec9234a1a">MCI_TDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g0d6c6b729d810daa15a98d0ec9234a1a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g6ce5cb2817ce0b8d8aa3716692182f0c">MCI_TDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_TDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g6ce5cb2817ce0b8d8aa3716692182f0c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MMC Interrupt and Status Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g4f5680d0d4929b5a468b3edaa325b272">MCI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g4f5680d0d4929b5a468b3edaa325b272"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g921a5bea3b0ffd5fd452e6b382c0a066">MCI_SR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g921a5bea3b0ffd5fd452e6b382c0a066"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g71e6236c7dccd697172689216df27ec2">MCI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g71e6236c7dccd697172689216df27ec2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g5c1b50c3bc002ab46c8d4f5e0a428a0a">MCI_IER</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g5c1b50c3bc002ab46c8d4f5e0a428a0a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g9018b4ae34e3eeeaf1a76ad4302e89aa">MCI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g9018b4ae34e3eeeaf1a76ad4302e89aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g734d731589aa9ffa35c32bd544cf61cd">MCI_IDR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#g734d731589aa9ffa35c32bd544cf61cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g8c6c4fa6efbf8b65c3ede30172d017aa">MCI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register offset.  <a href="group__xg_nut_arch_arm_at91_mci.html#g8c6c4fa6efbf8b65c3ede30172d017aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gf5db47e466db17f1bb751e25a50bb551">MCI_IMR</a>&nbsp;&nbsp;&nbsp;(MCI_BASE + MCI_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register address.  <a href="group__xg_nut_arch_arm_at91_mci.html#gf5db47e466db17f1bb751e25a50bb551"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g27f099720d16e320a1ce9885ca097f65">MCI_CMDRDY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command ready.  <a href="group__xg_nut_arch_arm_at91_mci.html#g27f099720d16e320a1ce9885ca097f65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g68820887069241ee1a7824cd79016f61">MCI_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver ready.  <a href="group__xg_nut_arch_arm_at91_mci.html#g68820887069241ee1a7824cd79016f61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g20c6f98edaddbfb6d547b11455beea88">MCI_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit ready.  <a href="group__xg_nut_arch_arm_at91_mci.html#g20c6f98edaddbfb6d547b11455beea88"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g15882c042318140aebd4e2c0ad9370c7">MCI_BLKE</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data block ended.  <a href="group__xg_nut_arch_arm_at91_mci.html#g15882c042318140aebd4e2c0ad9370c7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gfe064903337ecdba936515f8ce9cf42c">MCI_DTIP</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data transfer in progress.  <a href="group__xg_nut_arch_arm_at91_mci.html#gfe064903337ecdba936515f8ce9cf42c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gb82f452fe2fc2495336176e063fcb80d">MCI_NOTBUSY</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MCI not busy.  <a href="group__xg_nut_arch_arm_at91_mci.html#gb82f452fe2fc2495336176e063fcb80d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g4159bbb850c76b07a2eb8ac393a9e206">MCI_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of receive buffer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g4159bbb850c76b07a2eb8ac393a9e206"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g04213df1fa00e1c6d2d3e924d4368a09">MCI_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of transmit buffer.  <a href="group__xg_nut_arch_arm_at91_mci.html#g04213df1fa00e1c6d2d3e924d4368a09"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g970c5532f88a7e2b3afeb67300a8b41e">MCI_SDIOIRQA</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undocumented.  <a href="group__xg_nut_arch_arm_at91_mci.html#g970c5532f88a7e2b3afeb67300a8b41e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g124d1d1cc023d5d8196ba8e3de7f755f">MCI_SDIOIRQB</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undocumented.  <a href="group__xg_nut_arch_arm_at91_mci.html#g124d1d1cc023d5d8196ba8e3de7f755f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g669d5ec3b80806a071335b8c23c27661">MCI_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer full.  <a href="group__xg_nut_arch_arm_at91_mci.html#g669d5ec3b80806a071335b8c23c27661"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ga2396cf139e635e3e10d10ee7c9af877">MCI_TXBUFE</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer empty.  <a href="group__xg_nut_arch_arm_at91_mci.html#ga2396cf139e635e3e10d10ee7c9af877"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g816df99639b4f7d0063d9475a743f6ee">MCI_RINDE</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response index error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g816df99639b4f7d0063d9475a743f6ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#gfd69355ec7cc749079869b630d59fb02">MCI_RDIRE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response direction error.  <a href="group__xg_nut_arch_arm_at91_mci.html#gfd69355ec7cc749079869b630d59fb02"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#ge55f21fa931d5556faffd73b477e915c">MCI_RCRCE</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response CRC error.  <a href="group__xg_nut_arch_arm_at91_mci.html#ge55f21fa931d5556faffd73b477e915c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g587b3e681cbf981a4541d38527d9ceb3">MCI_RENDE</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response end bit error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g587b3e681cbf981a4541d38527d9ceb3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g83701a62df7fb0c3154826bcab610fa2">MCI_RTOE</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response timeout error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g83701a62df7fb0c3154826bcab610fa2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g06599c307ae435b8ad2fbe3c82a498f6">MCI_DCRCE</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data CRC error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g06599c307ae435b8ad2fbe3c82a498f6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g37dc926d403e3829c25b7652aa8181e7">MCI_DTOE</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Date timeout error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g37dc926d403e3829c25b7652aa8181e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g8c1720de4af9687aee746e933a4a28c3">MCI_OVRE</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g8c1720de4af9687aee746e933a4a28c3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_mci.html#g5a92bda8a6ce67facd18f838ea04ffb4">MCI_UNRE</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Underrun error.  <a href="group__xg_nut_arch_arm_at91_mci.html#g5a92bda8a6ce67facd18f838ea04ffb4"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.3  2008/10/03 11:29:51  haraldkipp
 * MCI_OPCMD should have been MCI_OPDCMD. The wrong one will be kept for
 * backward compatibility.
 *
 * Revision 1.2  2006/09/05 12:32:13  haraldkipp
 * Timeout multiplier settings renamed to follow Atmel's convention.
 * 4-bit bus SDC setting corrected.
 * Several comments added or corrected.
 *
 * Revision 1.1  2006/08/31 19:10:37  haraldkipp
 * New peripheral register definitions for the AT91SAM9260.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="arch_2arm_2at91__mci_8h-source.html">at91_mci.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
