// Seed: 2462254691
module module_0 (
    input tri0 id_0
    , id_15,
    output uwire id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wor id_7
    , id_16,
    input uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    output wor id_11,
    input tri0 id_12,
    output tri1 id_13
);
  wor id_17 = 1;
  assign id_16 = id_17 < id_2;
  always @* #1;
endmodule
module module_1 (
    output tri id_0,
    input  wor id_1,
    input  wor id_2
);
  uwire id_4;
  wire  id_5;
  assign id_0 = id_2;
  assign id_0 = id_4;
  assign id_0 = id_2;
  supply1 id_6;
  assign id_4 = id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_2, id_4, id_4, id_6, id_2, id_6, id_6, id_0, id_1, id_4
  );
endmodule
