##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BleUart_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. BleUart_IntClock:R)
		5.2::Critical Path Report for (BleUart_IntClock:R vs. BleUart_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: BleUart_IntClock  | Frequency: 57.19 MHz  | Target: 0.31 MHz   | 
Clock: Clock_1           | Frequency: 80.96 MHz  | Target: 0.02 MHz   | 
Clock: CyBUS_CLK         | Frequency: 63.39 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BleUart_IntClock  BleUart_IntClock  3.25e+006        3232515     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1           Clock_1           5e+007           49987649    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         BleUart_IntClock  41666.7          25892       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase    
------------  ------------  ------------------  
BleTx(0)_PAD  29479         BleUart_IntClock:R  
IN1(0)_PAD    29829         Clock_1:R           
IN1(0)_PAD    29822         CyBUS_CLK:R         
IN2(0)_PAD    31220         Clock_1:R           
IN2(0)_PAD    31214         CyBUS_CLK:R         
IN3(0)_PAD    31528         CyBUS_CLK:R         
IN3(0)_PAD    29870         Clock_1:R           
IN4(0)_PAD    30734         Clock_1:R           
IN4(0)_PAD    30600         CyBUS_CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BleUart_IntClock
**********************************************
Clock: BleUart_IntClock
Frequency: 57.19 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                      macrocell22     1250   1250  3232515  RISE       1
\BleUart:BUART:counter_load_not\/main_0           macrocell3      3765   5015  3232515  RISE       1
\BleUart:BUART:counter_load_not\/q                macrocell3      3350   8365  3232515  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2930  11295  3232515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 80.96 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987649p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49987649  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4001   6291  49987649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 63.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12305
-------------------------------------   ----- 
End-of-path arrival time (ps)           12305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
BleRx(0)/fb                                iocell20        1743   1743  25892  RISE       1
\BleUart:BUART:rx_postpoll\/main_1         macrocell7      4963   6706  25892  RISE       1
\BleUart:BUART:rx_postpoll\/q              macrocell7      3350  10056  25892  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2249  12305  25892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. BleUart_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12305
-------------------------------------   ----- 
End-of-path arrival time (ps)           12305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
BleRx(0)/fb                                iocell20        1743   1743  25892  RISE       1
\BleUart:BUART:rx_postpoll\/main_1         macrocell7      4963   6706  25892  RISE       1
\BleUart:BUART:rx_postpoll\/q              macrocell7      3350  10056  25892  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2249  12305  25892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (BleUart_IntClock:R vs. BleUart_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                      macrocell22     1250   1250  3232515  RISE       1
\BleUart:BUART:counter_load_not\/main_0           macrocell3      3765   5015  3232515  RISE       1
\BleUart:BUART:counter_load_not\/q                macrocell3      3350   8365  3232515  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2930  11295  3232515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987649p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49987649  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4001   6291  49987649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12305
-------------------------------------   ----- 
End-of-path arrival time (ps)           12305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
BleRx(0)/fb                                iocell20        1743   1743  25892  RISE       1
\BleUart:BUART:rx_postpoll\/main_1         macrocell7      4963   6706  25892  RISE       1
\BleUart:BUART:rx_postpoll\/q              macrocell7      3350  10056  25892  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2249  12305  25892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_state_0\/main_9
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 29839p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
BleRx(0)/fb                        iocell20      1743   1743  25892  RISE       1
\BleUart:BUART:rx_state_0\/main_9  macrocell27   6575   8318  29839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_state_2\/main_8
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 29839p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
BleRx(0)/fb                        iocell20      1743   1743  25892  RISE       1
\BleUart:BUART:rx_state_2\/main_8  macrocell30   6575   8318  29839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_status_3\/main_6
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 30719p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BleRx(0)/fb                         iocell20      1743   1743  25892  RISE       1
\BleUart:BUART:rx_status_3\/main_6  macrocell35   5695   7438  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:rx_last\/main_0
Capture Clock  : \BleUart:BUART:rx_last\/clock_0
Path slack     : 30719p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
BleRx(0)/fb                     iocell20      1743   1743  25892  RISE       1
\BleUart:BUART:rx_last\/main_0  macrocell36   5695   7438  30719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_last\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:pollcount_1\/main_3
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 31451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BleRx(0)/fb                         iocell20      1743   1743  25892  RISE       1
\BleUart:BUART:pollcount_1\/main_3  macrocell33   4963   6706  31451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BleRx(0)/fb
Path End       : \BleUart:BUART:pollcount_0\/main_2
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 31451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#78 vs. BleUart_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BleRx(0)/in_clock                                           iocell20            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
BleRx(0)/fb                         iocell20      1743   1743  25892  RISE       1
\BleUart:BUART:pollcount_0\/main_2  macrocell34   4963   6706  31451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                      macrocell22     1250   1250  3232515  RISE       1
\BleUart:BUART:counter_load_not\/main_0           macrocell3      3765   5015  3232515  RISE       1
\BleUart:BUART:counter_load_not\/q                macrocell3      3350   8365  3232515  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2930  11295  3232515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BleUart:BUART:sRX:RxSts\/status_4
Capture Clock  : \BleUart:BUART:sRX:RxSts\/clock
Path slack     : 3233933p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15567
-------------------------------------   ----- 
End-of-path arrival time (ps)           15567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3233933  RISE       1
\BleUart:BUART:rx_status_4\/main_1                 macrocell8      2836   6416  3233933  RISE       1
\BleUart:BUART:rx_status_4\/q                      macrocell8      3350   9766  3233933  RISE       1
\BleUart:BUART:sRX:RxSts\/status_4                 statusicell3    5801  15567  3233933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BleUart:BUART:sRX:RxBitCounter\/clock
Path slack     : 3234217p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_counter_load\/main_0  macrocell6    3507   4757  3234217  RISE       1
\BleUart:BUART:rx_counter_load\/q       macrocell6    3350   8107  3234217  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/load   count7cell    2316  10423  3234217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BleUart:BUART:sTX:TxSts\/status_0
Capture Clock  : \BleUart:BUART:sTX:TxSts\/clock
Path slack     : 3236602p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12898
-------------------------------------   ----- 
End-of-path arrival time (ps)           12898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3236602  RISE       1
\BleUart:BUART:tx_status_0\/main_3                 macrocell4      3655   7235  3236602  RISE       1
\BleUart:BUART:tx_status_0\/q                      macrocell4      3350  10585  3236602  RISE       1
\BleUart:BUART:sTX:TxSts\/status_0                 statusicell2    2313  12898  3236602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236704p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q         macrocell26     1250   1250  3234217  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   6036   7286  3236704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238175p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q                macrocell27     1250   1250  3234954  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4565   5815  3238175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  3238447  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4293   5543  3238447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \BleUart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238555p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q                macrocell22     1250   1250  3232515  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4185   5435  3238555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_state_3\/main_2
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3239056p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7434
-------------------------------------   ---- 
End-of-path arrival time (ps)           7434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3238447  RISE       1
\BleUart:BUART:rx_state_3\/main_2   macrocell29   6184   7434  3239056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \BleUart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239176p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4624   4814  3239176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BleUart:BUART:tx_state_0\/main_3
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3239255p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  3236602  RISE       1
\BleUart:BUART:tx_state_0\/main_3                  macrocell23     3655   7235  3239255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \BleUart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239510p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q                macrocell23     1250   1250  3233055  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3230   4480  3239510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_state_0\/main_2
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3239611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3238447  RISE       1
\BleUart:BUART:rx_state_0\/main_2   macrocell27   5629   6879  3239611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_2
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3239611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  3238447  RISE       1
\BleUart:BUART:rx_load_fifo\/main_2  macrocell28   5629   6879  3239611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_state_2\/main_2
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3239611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3238447  RISE       1
\BleUart:BUART:rx_state_2\/main_2   macrocell30   5629   6879  3239611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \BleUart:BUART:txn\/main_3
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3239818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  3239818  RISE       1
\BleUart:BUART:txn\/main_3                macrocell21     2302   6672  3239818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:rx_state_0\/main_10
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3239950p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell34   1250   1250  3236615  RISE       1
\BleUart:BUART:rx_state_0\/main_10  macrocell27   5290   6540  3239950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_status_3\/main_0
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3240082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_status_3\/main_0   macrocell35   5158   6408  3240082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_state_1\/main_0
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3240502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q       macrocell22   1250   1250  3232515  RISE       1
\BleUart:BUART:tx_state_1\/main_0  macrocell22   4738   5988  3240502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_state_2\/main_0
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3240502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q       macrocell22   1250   1250  3232515  RISE       1
\BleUart:BUART:tx_state_2\/main_0  macrocell24   4738   5988  3240502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_bitclk\/main_0
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3240502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q      macrocell22   1250   1250  3232515  RISE       1
\BleUart:BUART:tx_bitclk\/main_0  macrocell25   4738   5988  3240502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_load_fifo\/q
Path End       : \BleUart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BleUart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240785p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_load_fifo\/q            macrocell28     1250   1250  3235551  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4835   6085  3240785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:rx_status_3\/main_7
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3240865p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell34   1250   1250  3236615  RISE       1
\BleUart:BUART:rx_status_3\/main_7  macrocell35   4375   5625  3240865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_1
Path End       : \BleUart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BleUart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240898  RISE       1
\BleUart:BUART:rx_bitclk_enable\/main_1   macrocell31   3652   5592  3240898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_1
Path End       : \BleUart:BUART:pollcount_1\/main_1
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3240898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240898  RISE       1
\BleUart:BUART:pollcount_1\/main_1        macrocell33   3652   5592  3240898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_1
Path End       : \BleUart:BUART:pollcount_0\/main_1
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 3240898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240898  RISE       1
\BleUart:BUART:pollcount_0\/main_1        macrocell34   3652   5592  3240898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_0
Path End       : \BleUart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BleUart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240900p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3240900  RISE       1
\BleUart:BUART:rx_bitclk_enable\/main_2   macrocell31   3650   5590  3240900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_2
Path End       : \BleUart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BleUart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240901p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240901  RISE       1
\BleUart:BUART:rx_bitclk_enable\/main_0   macrocell31   3649   5589  3240901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_2
Path End       : \BleUart:BUART:pollcount_1\/main_0
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3240901p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240901  RISE       1
\BleUart:BUART:pollcount_1\/main_0        macrocell33   3649   5589  3240901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_2
Path End       : \BleUart:BUART:pollcount_0\/main_0
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 3240901p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240901  RISE       1
\BleUart:BUART:pollcount_0\/main_0        macrocell34   3649   5589  3240901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_1\/q
Path End       : \BleUart:BUART:rx_state_0\/main_8
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_1\/q      macrocell33   1250   1250  3237136  RISE       1
\BleUart:BUART:rx_state_0\/main_8  macrocell27   4208   5458  3241032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_bitclk_enable\/q
Path End       : \BleUart:BUART:rx_status_3\/main_2
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3241464p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_bitclk_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3238447  RISE       1
\BleUart:BUART:rx_status_3\/main_2  macrocell35   3776   5026  3241464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:tx_state_0\/main_0
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3241475p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q       macrocell22   1250   1250  3232515  RISE       1
\BleUart:BUART:tx_state_0\/main_0  macrocell23   3765   5015  3241475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_1\/q
Path End       : \BleUart:BUART:txn\/main_1
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3241479p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_1\/q  macrocell22   1250   1250  3232515  RISE       1
\BleUart:BUART:txn\/main_1    macrocell21   3761   5011  3241479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_status_3\/main_1
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3241555p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q        macrocell27   1250   1250  3234954  RISE       1
\BleUart:BUART:rx_status_3\/main_1  macrocell35   3685   4935  3241555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_status_3\/main_3
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3241565p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q        macrocell29   1250   1250  3234943  RISE       1
\BleUart:BUART:rx_status_3\/main_3  macrocell35   3675   4925  3241565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_0\/main_0
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241721p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_state_0\/main_0    macrocell27   3519   4769  3241721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_0
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241721p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_load_fifo\/main_0  macrocell28   3519   4769  3241721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_2\/main_0
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241721p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_state_2\/main_0    macrocell30   3519   4769  3241721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_status_3\/main_4
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q        macrocell30   1250   1250  3235126  RISE       1
\BleUart:BUART:rx_status_3\/main_4  macrocell35   3513   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_3\/main_0
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_state_3\/main_0    macrocell29   3507   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_ctrl_mark_last\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_ctrl_mark_last\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_ctrl_mark_last\/q        macrocell26   1250   1250  3234217  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_0  macrocell32   3507   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_state_0\/main_5
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241733  RISE       1
\BleUart:BUART:rx_state_0\/main_5         macrocell27   2817   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_load_fifo\/main_5
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241733  RISE       1
\BleUart:BUART:rx_load_fifo\/main_5       macrocell28   2817   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_state_2\/main_5
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241733  RISE       1
\BleUart:BUART:rx_state_2\/main_5         macrocell30   2817   4757  3241733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_state_3\/main_7
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241734p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241734  RISE       1
\BleUart:BUART:rx_state_3\/main_7         macrocell29   2816   4756  3241734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_state_0\/main_7
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241734  RISE       1
\BleUart:BUART:rx_state_0\/main_7         macrocell27   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_load_fifo\/main_7
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241734  RISE       1
\BleUart:BUART:rx_load_fifo\/main_7       macrocell28   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_4
Path End       : \BleUart:BUART:rx_state_2\/main_7
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241734  RISE       1
\BleUart:BUART:rx_state_2\/main_7         macrocell30   2803   4743  3241747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_state_3\/main_6
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241748  RISE       1
\BleUart:BUART:rx_state_3\/main_6         macrocell29   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_state_0\/main_6
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3241755p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241748  RISE       1
\BleUart:BUART:rx_state_0\/main_6         macrocell27   2795   4735  3241755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_load_fifo\/main_6
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3241755p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241748  RISE       1
\BleUart:BUART:rx_load_fifo\/main_6       macrocell28   2795   4735  3241755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_5
Path End       : \BleUart:BUART:rx_state_2\/main_6
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3241755p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241748  RISE       1
\BleUart:BUART:rx_state_2\/main_6         macrocell30   2795   4735  3241755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sRX:RxBitCounter\/count_6
Path End       : \BleUart:BUART:rx_state_3\/main_5
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3241757p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241733  RISE       1
\BleUart:BUART:rx_state_3\/main_5         macrocell29   2793   4733  3241757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_1\/q
Path End       : \BleUart:BUART:rx_status_3\/main_5
Capture Clock  : \BleUart:BUART:rx_status_3\/clock_0
Path slack     : 3241946p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_1\/q       macrocell33   1250   1250  3237136  RISE       1
\BleUart:BUART:rx_status_3\/main_5  macrocell35   3294   4544  3241946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_state_1\/main_1
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3242012p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q       macrocell23   1250   1250  3233055  RISE       1
\BleUart:BUART:tx_state_1\/main_1  macrocell22   3228   4478  3242012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_state_2\/main_1
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3242012p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q       macrocell23   1250   1250  3233055  RISE       1
\BleUart:BUART:tx_state_2\/main_1  macrocell24   3228   4478  3242012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_bitclk\/main_1
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3242012p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q      macrocell23   1250   1250  3233055  RISE       1
\BleUart:BUART:tx_bitclk\/main_1  macrocell25   3228   4478  3242012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:tx_state_0\/main_1
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3242015p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q       macrocell23   1250   1250  3233055  RISE       1
\BleUart:BUART:tx_state_0\/main_1  macrocell23   3225   4475  3242015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_0\/q
Path End       : \BleUart:BUART:txn\/main_2
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3242019p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_0\/q  macrocell23   1250   1250  3233055  RISE       1
\BleUart:BUART:txn\/main_2    macrocell21   3221   4471  3242019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:txn\/main_4
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3242129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q  macrocell24   1250   1250  3233173  RISE       1
\BleUart:BUART:txn\/main_4    macrocell21   3111   4361  3242129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_state_0\/main_4
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3242133p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q       macrocell24   1250   1250  3233173  RISE       1
\BleUart:BUART:tx_state_0\/main_4  macrocell23   3107   4357  3242133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:tx_state_1\/main_5
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q        macrocell25   1250   1250  3242166  RISE       1
\BleUart:BUART:tx_state_1\/main_5  macrocell22   3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:tx_state_2\/main_5
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3242166p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q        macrocell25   1250   1250  3242166  RISE       1
\BleUart:BUART:tx_state_2\/main_5  macrocell24   3074   4324  3242166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:tx_state_0\/main_5
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3242167p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q        macrocell25   1250   1250  3242166  RISE       1
\BleUart:BUART:tx_state_0\/main_5  macrocell23   3073   4323  3242167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:pollcount_1\/main_4
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3242174p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell34   1250   1250  3236615  RISE       1
\BleUart:BUART:pollcount_1\/main_4  macrocell33   3066   4316  3242174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_0\/q
Path End       : \BleUart:BUART:pollcount_0\/main_3
Capture Clock  : \BleUart:BUART:pollcount_0\/clock_0
Path slack     : 3242174p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_0\/q       macrocell34   1250   1250  3236615  RISE       1
\BleUart:BUART:pollcount_0\/main_3  macrocell34   3066   4316  3242174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_0\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_state_0\/main_2
Capture Clock  : \BleUart:BUART:tx_state_0\/clock_0
Path slack     : 3242249p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\BleUart:BUART:tx_state_0\/main_2               macrocell23     4051   4241  3242249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_state_1\/main_3
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3242279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q       macrocell24   1250   1250  3233173  RISE       1
\BleUart:BUART:tx_state_1\/main_3  macrocell22   2961   4211  3242279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_state_2\/main_3
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3242279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q       macrocell24   1250   1250  3233173  RISE       1
\BleUart:BUART:tx_state_2\/main_3  macrocell24   2961   4211  3242279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_state_2\/q
Path End       : \BleUart:BUART:tx_bitclk\/main_3
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3242279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_state_2\/q      macrocell24   1250   1250  3233173  RISE       1
\BleUart:BUART:tx_bitclk\/main_3  macrocell25   2961   4211  3242279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:tx_bitclk\/q
Path End       : \BleUart:BUART:txn\/main_6
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3242305p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:tx_bitclk\/q  macrocell25   1250   1250  3242166  RISE       1
\BleUart:BUART:txn\/main_6   macrocell21   2935   4185  3242305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_last\/q
Path End       : \BleUart:BUART:rx_state_2\/main_9
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242336p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_last\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_last\/q          macrocell36   1250   1250  3242336  RISE       1
\BleUart:BUART:rx_state_2\/main_9  macrocell30   2904   4154  3242336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_0\/main_1
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q       macrocell27   1250   1250  3234954  RISE       1
\BleUart:BUART:rx_state_0\/main_1  macrocell27   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_1
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q         macrocell27   1250   1250  3234954  RISE       1
\BleUart:BUART:rx_load_fifo\/main_1  macrocell28   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_2\/main_1
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q       macrocell27   1250   1250  3234954  RISE       1
\BleUart:BUART:rx_state_2\/main_1  macrocell30   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_3\/main_3
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3242459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q       macrocell29   1250   1250  3234943  RISE       1
\BleUart:BUART:rx_state_3\/main_3  macrocell29   2781   4031  3242459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q               macrocell29   1250   1250  3234943  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_2  macrocell32   2781   4031  3242459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_3\/main_1
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3242470p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q       macrocell27   1250   1250  3234954  RISE       1
\BleUart:BUART:rx_state_3\/main_1  macrocell29   2770   4020  3242470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_0\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242470p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_0\/q               macrocell27   1250   1250  3234954  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_1  macrocell32   2770   4020  3242470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_0\/main_3
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3242477p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q       macrocell29   1250   1250  3234943  RISE       1
\BleUart:BUART:rx_state_0\/main_3  macrocell27   2763   4013  3242477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_3
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3242477p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q         macrocell29   1250   1250  3234943  RISE       1
\BleUart:BUART:rx_load_fifo\/main_3  macrocell28   2763   4013  3242477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_3\/q
Path End       : \BleUart:BUART:rx_state_2\/main_3
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242477p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_3\/q       macrocell29   1250   1250  3234943  RISE       1
\BleUart:BUART:rx_state_2\/main_3  macrocell30   2763   4013  3242477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_3\/main_4
Capture Clock  : \BleUart:BUART:rx_state_3\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q       macrocell30   1250   1250  3235126  RISE       1
\BleUart:BUART:rx_state_3\/main_4  macrocell29   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BleUart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q               macrocell30   1250   1250  3235126  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/main_3  macrocell32   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_stop1_reg\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_0\/main_4
Capture Clock  : \BleUart:BUART:rx_state_0\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q       macrocell30   1250   1250  3235126  RISE       1
\BleUart:BUART:rx_state_0\/main_4  macrocell27   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_load_fifo\/main_4
Capture Clock  : \BleUart:BUART:rx_load_fifo\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q         macrocell30   1250   1250  3235126  RISE       1
\BleUart:BUART:rx_load_fifo\/main_4  macrocell28   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_load_fifo\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_state_2\/q
Path End       : \BleUart:BUART:rx_state_2\/main_4
Capture Clock  : \BleUart:BUART:rx_state_2\/clock_0
Path slack     : 3242642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_state_2\/q       macrocell30   1250   1250  3235126  RISE       1
\BleUart:BUART:rx_state_2\/main_4  macrocell30   2598   3848  3242642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_state_2\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_state_1\/main_2
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3242682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\BleUart:BUART:tx_state_1\/main_2               macrocell22     3618   3808  3242682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_state_2\/main_2
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3242682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\BleUart:BUART:tx_state_2\/main_2               macrocell24     3618   3808  3242682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BleUart:BUART:tx_bitclk\/main_2
Capture Clock  : \BleUart:BUART:tx_bitclk\/clock_0
Path slack     : 3242682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  3233289  RISE       1
\BleUart:BUART:tx_bitclk\/main_2                macrocell25     3618   3808  3242682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_bitclk\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:pollcount_1\/q
Path End       : \BleUart:BUART:pollcount_1\/main_2
Capture Clock  : \BleUart:BUART:pollcount_1\/clock_0
Path slack     : 3242695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:pollcount_1\/q       macrocell33   1250   1250  3237136  RISE       1
\BleUart:BUART:pollcount_1\/main_2  macrocell33   2545   3795  3242695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:pollcount_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:txn\/q
Path End       : \BleUart:BUART:txn\/main_0
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3242952p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\BleUart:BUART:txn\/q       macrocell21   1250   1250  3242952  RISE       1
\BleUart:BUART:txn\/main_0  macrocell21   2288   3538  3242952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BleUart:BUART:txn\/main_5
Capture Clock  : \BleUart:BUART:txn\/clock_0
Path slack     : 3243195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3295
-------------------------------------   ---- 
End-of-path arrival time (ps)           3295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243195  RISE       1
\BleUart:BUART:txn\/main_5                      macrocell21     3105   3295  3243195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:txn\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BleUart:BUART:tx_state_1\/main_4
Capture Clock  : \BleUart:BUART:tx_state_1\/clock_0
Path slack     : 3243206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3284
-------------------------------------   ---- 
End-of-path arrival time (ps)           3284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243195  RISE       1
\BleUart:BUART:tx_state_1\/main_4               macrocell22     3094   3284  3243206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_1\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BleUart:BUART:tx_state_2\/main_4
Capture Clock  : \BleUart:BUART:tx_state_2\/clock_0
Path slack     : 3243206p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3284
-------------------------------------   ---- 
End-of-path arrival time (ps)           3284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BleUart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  3243195  RISE       1
\BleUart:BUART:tx_state_2\/main_4               macrocell24     3094   3284  3243206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:tx_state_2\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BleUart:BUART:rx_status_3\/q
Path End       : \BleUart:BUART:sRX:RxSts\/status_3
Capture Clock  : \BleUart:BUART:sRX:RxSts\/clock
Path slack     : 3245391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (BleUart_IntClock:R#1 vs. BleUart_IntClock:R#2)   3250000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:rx_status_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\BleUart:BUART:rx_status_3\/q       macrocell35    1250   1250  3245391  RISE       1
\BleUart:BUART:sRX:RxSts\/status_3  statusicell3   2859   4109  3245391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BleUart:BUART:sRX:RxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987649p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49987649  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4001   6291  49987649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49987649  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell1      3476   5766  49988126  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell1      3350   9116  49988126  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2258  11374  49988126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49989982p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell14     1250   1250  49989941  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2708   3958  49989982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorControl:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991441  RISE       1
\MotorControl:PWMUDB:prevCompare1\/main_0    macrocell15     2539   5049  49991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:status_0\/main_1
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49991441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991441  RISE       1
\MotorControl:PWMUDB:status_0\/main_1        macrocell17     2539   5049  49991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1176/main_1
Capture Clock  : Net_1176/clock_0
Path slack     : 49991443p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991441  RISE       1
Net_1176/main_1                              macrocell19     2537   5047  49991443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1176/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_1176/main_0
Capture Clock  : Net_1176/clock_0
Path slack     : 49992539p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  49989941  RISE       1
Net_1176/main_0                         macrocell19   2701   3951  49992539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1176/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_1181/main_0
Capture Clock  : Net_1181/clock_0
Path slack     : 49992539p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  49989941  RISE       1
Net_1181/main_0                         macrocell20   2701   3951  49992539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1181/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare1\/q
Path End       : \MotorControl:PWMUDB:status_0\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49992992p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare1\/q   macrocell15   1250   1250  49992992  RISE       1
\MotorControl:PWMUDB:status_0\/main_0  macrocell17   2248   3498  49992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare2\/q
Path End       : \MotorControl:PWMUDB:status_1\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_1\/clock_0
Path slack     : 49993001p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare2\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare2\/q   macrocell16   1250   1250  49993001  RISE       1
\MotorControl:PWMUDB:status_1\/main_0  macrocell18   2239   3489  49993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorControl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorControl:PWMUDB:runmode_enable\/clock_0
Path slack     : 49993010p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk1:ctrlreg\/clock                controlcell1        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  49993010  RISE       1
\MotorControl:PWMUDB:runmode_enable\/main_0      macrocell14    2270   3480  49993010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell14         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_1\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_1\/q               macrocell18    1250   1250  49995996  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2254   3504  49995996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_0\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49996010p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_0\/q               macrocell17    1250   1250  49996010  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2240   3490  49996010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

