{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 21:19:36 2017 " "Info: Processing started: Thu Sep 28 21:19:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst18\|tempQ " "Info: Detected ripple clock \"divDigital:inst18\|tempQ\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst18\|tempQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst4\|tempQ " "Info: Detected ripple clock \"div:inst4\|tempQ\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst4\|tempQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK register control:inst2\|state\[2\] register control:inst2\|EWtime\[7\] 5.758 ns " "Info: Slack time is 5.758 ns for clock \"CLK\" between source register \"control:inst2\|state\[2\]\" and destination register \"control:inst2\|EWtime\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "70.21 MHz 14.242 ns " "Info: Fmax is 70.21 MHz (period= 14.242 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.291 ns + Largest register register " "Info: + Largest register to register requirement is 19.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|EWtime\[7\] 4 REG LC_X11_Y6_N0 4 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X11_Y6_N0; Fanout = 4; REG Node = 'control:inst2\|EWtime\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.417 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|state\[2\] 4 REG LC_X10_Y6_N8 43 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X10_Y6_N8; Fanout = 43; REG Node = 'control:inst2\|state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.533 ns - Longest register register " "Info: - Longest register to register delay is 13.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|state\[2\] 1 REG LC_X10_Y6_N8 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N8; Fanout = 43; REG Node = 'control:inst2\|state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|state[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.984 ns) + CELL(0.200 ns) 3.184 ns control:inst2\|Equal1~6 2 COMB LC_X6_Y4_N7 8 " "Info: 2: + IC(2.984 ns) + CELL(0.200 ns) = 3.184 ns; Loc. = LC_X6_Y4_N7; Fanout = 8; COMB Node = 'control:inst2\|Equal1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { control:inst2|state[2] control:inst2|Equal1~6 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.169 ns) + CELL(0.914 ns) 7.267 ns control:inst2\|EWtime\[7\]~80 3 COMB LC_X10_Y6_N3 6 " "Info: 3: + IC(3.169 ns) + CELL(0.914 ns) = 7.267 ns; Loc. = LC_X10_Y6_N3; Fanout = 6; COMB Node = 'control:inst2\|EWtime\[7\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.083 ns" { control:inst2|Equal1~6 control:inst2|EWtime[7]~80 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.914 ns) 8.894 ns control:inst2\|EWtime~81 4 COMB LC_X10_Y6_N6 3 " "Info: 4: + IC(0.713 ns) + CELL(0.914 ns) = 8.894 ns; Loc. = LC_X10_Y6_N6; Fanout = 3; COMB Node = 'control:inst2\|EWtime~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { control:inst2|EWtime[7]~80 control:inst2|EWtime~81 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.511 ns) 11.810 ns control:inst2\|EWtime~93 5 COMB LC_X12_Y6_N1 1 " "Info: 5: + IC(2.405 ns) + CELL(0.511 ns) = 11.810 ns; Loc. = LC_X12_Y6_N1; Fanout = 1; COMB Node = 'control:inst2\|EWtime~93'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { control:inst2|EWtime~81 control:inst2|EWtime~93 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.591 ns) 13.533 ns control:inst2\|EWtime\[7\] 6 REG LC_X11_Y6_N0 4 " "Info: 6: + IC(1.132 ns) + CELL(0.591 ns) = 13.533 ns; Loc. = LC_X11_Y6_N0; Fanout = 4; REG Node = 'control:inst2\|EWtime\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { control:inst2|EWtime~93 control:inst2|EWtime[7] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.130 ns ( 23.13 % ) " "Info: Total cell delay = 3.130 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.403 ns ( 76.87 % ) " "Info: Total interconnect delay = 10.403 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { control:inst2|state[2] control:inst2|Equal1~6 control:inst2|EWtime[7]~80 control:inst2|EWtime~81 control:inst2|EWtime~93 control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { control:inst2|state[2] {} control:inst2|Equal1~6 {} control:inst2|EWtime[7]~80 {} control:inst2|EWtime~81 {} control:inst2|EWtime~93 {} control:inst2|EWtime[7] {} } { 0.000ns 2.984ns 3.169ns 0.713ns 2.405ns 1.132ns } { 0.000ns 0.200ns 0.914ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[7] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[2] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { control:inst2|state[2] control:inst2|Equal1~6 control:inst2|EWtime[7]~80 control:inst2|EWtime~81 control:inst2|EWtime~93 control:inst2|EWtime[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { control:inst2|state[2] {} control:inst2|Equal1~6 {} control:inst2|EWtime[7]~80 {} control:inst2|EWtime~81 {} control:inst2|EWtime~93 {} control:inst2|EWtime[7] {} } { 0.000ns 2.984ns 3.169ns 0.713ns 2.405ns 1.132ns } { 0.000ns 0.200ns 0.914ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK register control:inst2\|mode\[0\] register control:inst2\|mode\[1\] 1.41 ns " "Info: Minimum slack time is 1.41 ns for clock \"CLK\" between source register \"control:inst2\|mode\[0\]\" and destination register \"control:inst2\|mode\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.255 ns + Shortest register register " "Info: + Shortest register to register delay is 1.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|mode\[0\] 1 REG LC_X6_Y6_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N7; Fanout = 4; REG Node = 'control:inst2\|mode\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|mode[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.280 ns) 1.255 ns control:inst2\|mode\[1\] 2 REG LC_X6_Y6_N3 4 " "Info: 2: + IC(0.975 ns) + CELL(0.280 ns) = 1.255 ns; Loc. = LC_X6_Y6_N3; Fanout = 4; REG Node = 'control:inst2\|mode\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst2|mode[0] control:inst2|mode[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.31 % ) " "Info: Total cell delay = 0.280 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 77.69 % ) " "Info: Total interconnect delay = 0.975 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst2|mode[0] control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { control:inst2|mode[0] {} control:inst2|mode[1] {} } { 0.000ns 0.975ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|mode\[1\] 4 REG LC_X6_Y6_N3 4 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X6_Y6_N3; Fanout = 4; REG Node = 'control:inst2\|mode\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.417 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|mode\[0\] 4 REG LC_X6_Y6_N7 4 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X6_Y6_N7; Fanout = 4; REG Node = 'control:inst2\|mode\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { control:inst2|mode[0] control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { control:inst2|mode[0] {} control:inst2|mode[1] {} } { 0.000ns 0.975ns } { 0.000ns 0.280ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[1] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|mode[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|mode[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst2\|state\[0\] flash CLK -2.251 ns register " "Info: tsu for register \"control:inst2\|state\[0\]\" (data pin = \"flash\", clock pin = \"CLK\") is -2.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.833 ns + Longest pin register " "Info: + Longest pin to register delay is 10.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns flash 1 PIN PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 10; PIN Node = 'flash'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flash } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 160 24 192 176 "flash" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.409 ns) + CELL(0.740 ns) 6.281 ns control:inst2\|state~37 2 COMB LC_X5_Y6_N4 4 " "Info: 2: + IC(4.409 ns) + CELL(0.740 ns) = 6.281 ns; Loc. = LC_X5_Y6_N4; Fanout = 4; COMB Node = 'control:inst2\|state~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { flash control:inst2|state~37 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.511 ns) 7.604 ns control:inst2\|state~47 3 COMB LC_X5_Y6_N2 1 " "Info: 3: + IC(0.812 ns) + CELL(0.511 ns) = 7.604 ns; Loc. = LC_X5_Y6_N2; Fanout = 1; COMB Node = 'control:inst2\|state~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { control:inst2|state~37 control:inst2|state~47 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 8.537 ns control:inst2\|state~48 4 COMB LC_X5_Y6_N8 2 " "Info: 4: + IC(0.733 ns) + CELL(0.200 ns) = 8.537 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; COMB Node = 'control:inst2\|state~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { control:inst2|state~47 control:inst2|state~48 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.042 ns control:inst2\|state~49 5 COMB LC_X5_Y6_N9 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.042 ns; Loc. = LC_X5_Y6_N9; Fanout = 1; COMB Node = 'control:inst2\|state~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { control:inst2|state~48 control:inst2|state~49 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(1.061 ns) 10.833 ns control:inst2\|state\[0\] 6 REG LC_X5_Y6_N0 24 " "Info: 6: + IC(0.730 ns) + CELL(1.061 ns) = 10.833 ns; Loc. = LC_X5_Y6_N0; Fanout = 24; REG Node = 'control:inst2\|state\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { control:inst2|state~49 control:inst2|state[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.844 ns ( 35.48 % ) " "Info: Total cell delay = 3.844 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.989 ns ( 64.52 % ) " "Info: Total interconnect delay = 6.989 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.833 ns" { flash control:inst2|state~37 control:inst2|state~47 control:inst2|state~48 control:inst2|state~49 control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.833 ns" { flash {} flash~combout {} control:inst2|state~37 {} control:inst2|state~47 {} control:inst2|state~48 {} control:inst2|state~49 {} control:inst2|state[0] {} } { 0.000ns 0.000ns 4.409ns 0.812ns 0.733ns 0.305ns 0.730ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|state\[0\] 4 REG LC_X5_Y6_N0 24 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X5_Y6_N0; Fanout = 24; REG Node = 'control:inst2\|state\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|state[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.833 ns" { flash control:inst2|state~37 control:inst2|state~47 control:inst2|state~48 control:inst2|state~49 control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.833 ns" { flash {} flash~combout {} control:inst2|state~37 {} control:inst2|state~47 {} control:inst2|state~48 {} control:inst2|state~49 {} control:inst2|state[0] {} } { 0.000ns 0.000ns 4.409ns 0.812ns 0.733ns 0.305ns 0.730ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.200ns 1.061ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|state[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[1\] control:inst2\|EWtime\[4\] 27.697 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[1\]\" through register \"control:inst2\|EWtime\[4\]\" is 27.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.417 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|EWtime\[4\] 4 REG LC_X12_Y6_N4 8 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X12_Y6_N4; Fanout = 8; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.904 ns + Longest register pin " "Info: + Longest register to pin delay is 13.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|EWtime\[4\] 1 REG LC_X12_Y6_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N4; Fanout = 8; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.730 ns) + CELL(0.200 ns) 4.930 ns mux41a:inst6\|Y\[0\]~16 2 COMB LC_X10_Y5_N7 1 " "Info: 2: + IC(4.730 ns) + CELL(0.200 ns) = 4.930 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'mux41a:inst6\|Y\[0\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { control:inst2|EWtime[4] mux41a:inst6|Y[0]~16 } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 6.207 ns mux41a:inst6\|Y\[0\] 3 COMB LC_X10_Y5_N8 7 " "Info: 3: + IC(0.766 ns) + CELL(0.511 ns) = 6.207 ns; Loc. = LC_X10_Y5_N8; Fanout = 7; COMB Node = 'mux41a:inst6\|Y\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.740 ns) 9.658 ns digital47:inst21\|Mux5~0 4 COMB LC_X12_Y2_N2 1 " "Info: 4: + IC(2.711 ns) + CELL(0.740 ns) = 9.658 ns; Loc. = LC_X12_Y2_N2; Fanout = 1; COMB Node = 'digital47:inst21\|Mux5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { mux41a:inst6|Y[0] digital47:inst21|Mux5~0 } "NODE_NAME" } } { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/digital47.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(2.322 ns) 13.904 ns D\[1\] 5 PIN PIN_53 0 " "Info: 5: + IC(1.924 ns) + CELL(2.322 ns) = 13.904 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'D\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 192 1128 1304 208 "D\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 27.14 % ) " "Info: Total cell delay = 3.773 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.131 ns ( 72.86 % ) " "Info: Total interconnect delay = 10.131 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.904 ns" { control:inst2|EWtime[4] mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.904 ns" { control:inst2|EWtime[4] {} mux41a:inst6|Y[0]~16 {} mux41a:inst6|Y[0] {} digital47:inst21|Mux5~0 {} D[1] {} } { 0.000ns 4.730ns 0.766ns 2.711ns 1.924ns } { 0.000ns 0.200ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.904 ns" { control:inst2|EWtime[4] mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.904 ns" { control:inst2|EWtime[4] {} mux41a:inst6|Y[0]~16 {} mux41a:inst6|Y[0] {} digital47:inst21|Mux5~0 {} D[1] {} } { 0.000ns 4.730ns 0.766ns 2.711ns 1.924ns } { 0.000ns 0.200ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst2\|cnt\[0\] RST CLK 7.487 ns register " "Info: th for register \"control:inst2\|cnt\[0\]\" (data pin = \"RST\", clock pin = \"CLK\") is 7.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.417 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 344 -464 -296 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y3_N9 13 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 13; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.294 ns) 8.218 ns div:inst4\|tempQ 3 REG LC_X8_Y4_N6 45 " "Info: 3: + IC(2.867 ns) + CELL(1.294 ns) = 8.218 ns; Loc. = LC_X8_Y4_N6; Fanout = 45; REG Node = 'div:inst4\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { divDigital:inst18|tempQ div:inst4|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.918 ns) 13.417 ns control:inst2\|cnt\[0\] 4 REG LC_X5_Y5_N0 3 " "Info: 4: + IC(4.281 ns) + CELL(0.918 ns) = 13.417 ns; Loc. = LC_X5_Y5_N0; Fanout = 3; REG Node = 'control:inst2\|cnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { div:inst4|tempQ control:inst2|cnt[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 34.80 % ) " "Info: Total cell delay = 4.669 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.748 ns ( 65.20 % ) " "Info: Total interconnect delay = 8.748 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.151 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RST 1 PIN PIN_29 25 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 25; PIN Node = 'RST'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/fpga.bdf" { { 112 40 208 128 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(1.243 ns) 6.151 ns control:inst2\|cnt\[0\] 2 REG LC_X5_Y5_N0 3 " "Info: 2: + IC(3.776 ns) + CELL(1.243 ns) = 6.151 ns; Loc. = LC_X5_Y5_N0; Fanout = 3; REG Node = 'control:inst2\|cnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { RST control:inst2|cnt[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.5/control.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 38.61 % ) " "Info: Total cell delay = 2.375 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 61.39 % ) " "Info: Total interconnect delay = 3.776 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { RST control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { RST {} RST~combout {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 3.776ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.417 ns" { CLK divDigital:inst18|tempQ div:inst4|tempQ control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.417 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} div:inst4|tempQ {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 1.600ns 2.867ns 4.281ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { RST control:inst2|cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.151 ns" { RST {} RST~combout {} control:inst2|cnt[0] {} } { 0.000ns 0.000ns 3.776ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 21:19:37 2017 " "Info: Processing ended: Thu Sep 28 21:19:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
