// Seed: 2105981312
`timescale 1ps / 1ps `default_nettype wire `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4
    , id_7,
    input logic id_5,
    output id_6
);
  logic id_8;
  type_12(
      id_5, id_3
  );
endmodule
