

================================================================
== Vivado HLS Report for 'aes_process_1'
================================================================
* Date:           Sat Dec 18 12:10:21 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1579|  2125|  1579|  2125|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes_mix_columns8_fu_185      |aes_mix_columns8      |   36|   36|   36|   36|   none  |
        |grp_aes_shift_rows_fu_194        |aes_shift_rows        |   19|   58|   19|   58|   none  |
        |grp_aes_substitute_bytes_fu_201  |aes_substitute_bytes  |   18|   18|   18|   18|   none  |
        |grp_aes_get_round_key5_fu_210    |aes_get_round_key5    |   10|   10|   10|   10|   none  |
        |grp_aes_add_round_key_fu_221     |aes_add_round_key     |   18|   18|   18|   18|   none  |
        |grp_aes_sequence_to_matr_fu_227  |aes_sequence_to_matr  |  169|  169|  169|  169|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1287|  1794| 99 ~ 138 |          -|          -|    13|    no    |
        |- Loop 2     |    40|    40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 13 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 18 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%text_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %text_V_offset)"   --->   Operation 21 'read' 'text_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 22 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 23 'alloca' 'round_key_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @aes_sequence_to_matr(i16* %text_V, i31 %text_V_offset_read, [16 x i16]* nocapture %state_matrix_V)"   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 25 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @aes_sequence_to_matr(i16* %text_V, i31 %text_V_offset_read, [16 x i16]* nocapture %state_matrix_V)"   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 28 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 28 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %text_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str12, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:24]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%phi_ln16 = phi i4 [ 1, %0 ], [ %add_ln24, %._crit_edge ]" [AES-XTS/main.cpp:24]   --->   Operation 32 'phi' 'phi_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:24]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %._crit_edge" [AES-XTS/main.cpp:24]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:26]   --->   Operation 38 'call' <Predicate = (!icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %phi_ln16 to i7" [AES-XTS/main.cpp:29]   --->   Operation 39 'zext' 'zext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 40 'call' <Predicate = (!icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln24 = add i4 %phi_ln16, 1" [AES-XTS/main.cpp:24]   --->   Operation 41 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:39]   --->   Operation 42 'call' <Predicate = (icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 43 'call' <Predicate = (icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:26]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.72>
ST_7 : Operation 46 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:27]   --->   Operation 46 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:27]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, i2 1, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, i2 1, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 50 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 50 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:24]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:39]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 2.72>
ST_14 : Operation 55 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:40]   --->   Operation 55 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:40]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 8> <Delay = 1.81>
ST_16 : Operation 57 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 57 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 9> <Delay = 1.76>
ST_17 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 59 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 10> <Delay = 1.78>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %2 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 60 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %2 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (1.13ns)   --->   "%icmp_ln242 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 62 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 63 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 64 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %aes_matrix_to_sequence.exit, label %3" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 66 'add' 'i_V' <Predicate = (!icmp_ln242)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 67 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (1.76ns)   --->   "br label %4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 68 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:44]   --->   Operation 69 'ret' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 4.10>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %3 ], [ %add_ln700, %5 ]" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 70 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %3 ], [ %row, %5 ]"   --->   Operation 71 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln244 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 72 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 73 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 74 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.loopexit.loopexit, label %5" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 76 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i5 %tmp to i6" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 77 'zext' 'zext_ln180' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln244, %zext_ln180" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 78 'add' 'add_ln180' <Predicate = (!icmp_ln244)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 79 'zext' 'zext_ln180_17' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_17" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 80 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 81 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 81 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln244)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 4.64>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_04_1_i to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 83 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 84 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 84 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [16 x i16]* %sequence_out_V, i64 0, i64 %zext_ln544" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 85 'getelementptr' 'sequence_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (2.32ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_20 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 87 'add' 'add_ln700' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "br label %4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ text_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ text_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sequence_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
text_V_offset_read  (read             ) [ 001000000000000000000]
state_matrix_V      (alloca           ) [ 001111111111111111111]
round_key_V         (alloca           ) [ 001111111111111111000]
call_ln0            (call             ) [ 000000000000000000000]
call_ln14           (call             ) [ 000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
call_ln15           (call             ) [ 000000000000000000000]
br_ln24             (br               ) [ 000011111111100000000]
phi_ln16            (phi              ) [ 000001000000000000000]
i_0                 (phi              ) [ 000001000000000000000]
icmp_ln24           (icmp             ) [ 000001111111100000000]
empty               (speclooptripcount) [ 000000000000000000000]
i                   (add              ) [ 000011111111100000000]
br_ln24             (br               ) [ 000000000000000000000]
zext_ln29           (zext             ) [ 000000100000000000000]
add_ln24            (add              ) [ 000011111111100000000]
call_ln26           (call             ) [ 000000000000000000000]
call_ln29           (call             ) [ 000000000000000000000]
call_ln27           (call             ) [ 000000000000000000000]
call_ln28           (call             ) [ 000000000000000000000]
call_ln35           (call             ) [ 000000000000000000000]
br_ln24             (br               ) [ 000011111111100000000]
call_ln39           (call             ) [ 000000000000000000000]
call_ln41           (call             ) [ 000000000000000000000]
call_ln40           (call             ) [ 000000000000000000000]
call_ln42           (call             ) [ 000000000000000000000]
br_ln242            (br               ) [ 000000000000000001111]
p_04_0_i            (phi              ) [ 000000000000000000111]
column_0_i          (phi              ) [ 000000000000000000100]
icmp_ln242          (icmp             ) [ 000000000000000000111]
empty_23            (speclooptripcount) [ 000000000000000000000]
column              (add              ) [ 000000000000000001111]
br_ln242            (br               ) [ 000000000000000000000]
i_V                 (add              ) [ 000000000000000001111]
zext_ln244          (zext             ) [ 000000000000000000011]
br_ln244            (br               ) [ 000000000000000000111]
ret_ln44            (ret              ) [ 000000000000000000000]
p_04_1_i            (phi              ) [ 000000000000000000011]
row_0_i             (phi              ) [ 000000000000000000010]
icmp_ln244          (icmp             ) [ 000000000000000000111]
empty_24            (speclooptripcount) [ 000000000000000000000]
row                 (add              ) [ 000000000000000000111]
br_ln244            (br               ) [ 000000000000000000000]
tmp                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln180          (zext             ) [ 000000000000000000000]
add_ln180           (add              ) [ 000000000000000000000]
zext_ln180_17       (zext             ) [ 000000000000000000000]
state_matrix_V_addr (getelementptr    ) [ 000000000000000000001]
br_ln0              (br               ) [ 000000000000000001111]
zext_ln544          (zext             ) [ 000000000000000000000]
state_matrix_V_load (load             ) [ 000000000000000000000]
sequence_out_V_addr (getelementptr    ) [ 000000000000000000000]
store_ln246         (store            ) [ 000000000000000000000]
add_ln700           (add              ) [ 000000000000000000111]
br_ln244            (br               ) [ 000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="text_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="text_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expanded_key_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_boxes_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="multiplication_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sequence_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_sequence_to_matr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_get_round_key5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_substitute_bytes"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="state_matrix_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_matrix_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="round_key_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="text_V_offset_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="31" slack="0"/>
<pin id="89" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="text_V_offset_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_matrix_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/19 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_matrix_V_load/19 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sequence_out_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr/20 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln246_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/20 "/>
</bind>
</comp>

<comp id="118" class="1005" name="phi_ln16_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln16 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="phi_ln16_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln16/5 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_04_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_04_0_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/18 "/>
</bind>
</comp>

<comp id="152" class="1005" name="column_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="column_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_i/18 "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_04_1_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_1_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_04_1_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="5" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_1_i/19 "/>
</bind>
</comp>

<comp id="174" class="1005" name="row_0_i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="row_0_i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i/19 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_aes_mix_columns8_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_aes_shift_rows_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/7 call_ln40/14 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_aes_substitute_bytes_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/5 call_ln39/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_aes_get_round_key5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="16" slack="0"/>
<pin id="215" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/1 call_ln29/5 call_ln41/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_aes_add_round_key_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/3 call_ln35/11 call_ln42/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_aes_sequence_to_matr_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="31" slack="0"/>
<pin id="231" dir="0" index="3" bw="16" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln24_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln29_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln24_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln242_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/18 "/>
</bind>
</comp>

<comp id="266" class="1004" name="column_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column/18 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/18 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln244_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/18 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln244_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/19 "/>
</bind>
</comp>

<comp id="288" class="1004" name="row_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/19 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln180_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/19 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln180_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="1"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/19 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln180_17_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_17/19 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln544_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/20 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln700_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/20 "/>
</bind>
</comp>

<comp id="327" class="1005" name="text_V_offset_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="1"/>
<pin id="329" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="text_V_offset_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="340" class="1005" name="zext_ln29_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="1"/>
<pin id="342" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln24_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="353" class="1005" name="column_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_V_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="363" class="1005" name="zext_ln244_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="1"/>
<pin id="365" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln244 "/>
</bind>
</comp>

<comp id="371" class="1005" name="row_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="376" class="1005" name="state_matrix_V_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln700_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="74" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="74" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="98" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="140" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="82" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="86" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="78" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="133" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="133" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="122" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="258"><net_src comp="122" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="156" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="156" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="144" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="156" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="178" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="178" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="178" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="72" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="319"><net_src comp="163" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="325"><net_src comp="163" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="86" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="338"><net_src comp="243" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="343"><net_src comp="249" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="348"><net_src comp="254" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="356"><net_src comp="266" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="361"><net_src comp="272" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="366"><net_src comp="278" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="374"><net_src comp="288" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="379"><net_src comp="92" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="384"><net_src comp="321" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sequence_out_V | {20 }
 - Input state : 
	Port: aes_process.1 : text_V | {1 2 }
	Port: aes_process.1 : text_V_offset | {1 }
	Port: aes_process.1 : expanded_key_V | {1 2 5 6 13 }
	Port: aes_process.1 : s_boxes_V | {5 6 13 }
	Port: aes_process.1 : multiplication_V | {9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln14 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln29 : 1
		call_ln29 : 2
		add_ln24 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln242 : 1
		column : 1
		br_ln242 : 2
		i_V : 1
		zext_ln244 : 1
	State 19
		icmp_ln244 : 1
		row : 1
		br_ln244 : 2
		tmp : 1
		zext_ln180 : 2
		add_ln180 : 3
		zext_ln180_17 : 4
		state_matrix_V_addr : 5
		state_matrix_V_load : 6
	State 20
		sequence_out_V_addr : 1
		store_ln246 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |   grp_aes_mix_columns8_fu_185   | 11.7942 |   348   |   840   |
|          |    grp_aes_shift_rows_fu_194    | 21.5519 |   620   |   351   |
|   call   | grp_aes_substitute_bytes_fu_201 |  10.98  |    78   |   175   |
|          |  grp_aes_get_round_key5_fu_210  |  7.259  |    89   |   156   |
|          |   grp_aes_add_round_key_fu_221  |  7.442  |    75   |   137   |
|          | grp_aes_sequence_to_matr_fu_227 |    0    |    92   |   108   |
|----------|---------------------------------|---------|---------|---------|
|          |             i_fu_243            |    0    |    0    |    13   |
|          |         add_ln24_fu_254         |    0    |    0    |    13   |
|          |          column_fu_266          |    0    |    0    |    12   |
|    add   |            i_V_fu_272           |    0    |    0    |    15   |
|          |            row_fu_288           |    0    |    0    |    12   |
|          |         add_ln180_fu_306        |    0    |    0    |    15   |
|          |         add_ln700_fu_321        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln24_fu_237        |    0    |    0    |    9    |
|   icmp   |        icmp_ln242_fu_260        |    0    |    0    |    9    |
|          |        icmp_ln244_fu_282        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|   read   |  text_V_offset_read_read_fu_86  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln29_fu_249        |    0    |    0    |    0    |
|          |        zext_ln244_fu_278        |    0    |    0    |    0    |
|   zext   |        zext_ln180_fu_302        |    0    |    0    |    0    |
|          |       zext_ln180_17_fu_311      |    0    |    0    |    0    |
|          |        zext_ln544_fu_316        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_fu_294           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 59.0271 |   1302  |   1889  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  round_key_V |    1   |    0   |    0   |    0   |
|state_matrix_V|    1   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    2   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln24_reg_345     |    4   |
|     add_ln700_reg_381     |    5   |
|     column_0_i_reg_152    |    3   |
|       column_reg_353      |    3   |
|        i_0_reg_129        |    4   |
|        i_V_reg_358        |    5   |
|         i_reg_335         |    4   |
|      p_04_0_i_reg_140     |    5   |
|      p_04_1_i_reg_163     |    5   |
|      phi_ln16_reg_118     |    4   |
|      row_0_i_reg_174      |    3   |
|        row_reg_371        |    3   |
|state_matrix_V_addr_reg_376|    4   |
| text_V_offset_read_reg_327|   31   |
|     zext_ln244_reg_363    |    6   |
|     zext_ln29_reg_340     |    7   |
+---------------------------+--------+
|           Total           |   96   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_98        |  p0  |   2  |   4  |    8   ||    9    |
|         p_04_0_i_reg_140        |  p0  |   2  |   5  |   10   ||    9    |
|  grp_aes_get_round_key5_fu_210  |  p1  |   4  |   5  |   20   ||    15   |
| grp_aes_sequence_to_matr_fu_227 |  p2  |   2  |  31  |   62   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   100  ||  7.1675 ||    42   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   59   |  1302  |  1889  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   66   |  1398  |  1931  |    0   |
+-----------+--------+--------+--------+--------+--------+
