// Seed: 3533869988
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  logic [7:0] id_5;
  assign id_2 = id_2;
  assign id_4[-1] = id_5[-1];
endmodule
module module_1 #(
    parameter id_11 = 32'd99
) (
    output supply1 id_0,
    output supply0 id_1,
    logic id_5,
    input wand id_2,
    output uwire id_3
);
  wand  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  _id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  assign id_17 = id_10;
  wire id_24;
  wire [id_11 : (  -1  )] id_25;
  assign id_7 = (-1'b0);
  wire id_26;
  wire id_27;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_5
  );
endmodule
