Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Mar 24 11:25:40 2025
| Host              : u200-station running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_clock_utilization -file softmc_top_clock_utilization_routed.rpt
| Design            : softmc_top
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Clock Region Cell Placement per Global Clock: Region X2Y5
29. Clock Region Cell Placement per Global Clock: Region X3Y5
30. Clock Region Cell Placement per Global Clock: Region X4Y5
31. Clock Region Cell Placement per Global Clock: Region X5Y5
32. Clock Region Cell Placement per Global Clock: Region X3Y6
33. Clock Region Cell Placement per Global Clock: Region X4Y6
34. Clock Region Cell Placement per Global Clock: Region X5Y6
35. Clock Region Cell Placement per Global Clock: Region X3Y7
36. Clock Region Cell Placement per Global Clock: Region X4Y7
37. Clock Region Cell Placement per Global Clock: Region X5Y7
38. Clock Region Cell Placement per Global Clock: Region X3Y8
39. Clock Region Cell Placement per Global Clock: Region X4Y8
40. Clock Region Cell Placement per Global Clock: Region X5Y8
41. Clock Region Cell Placement per Global Clock: Region X3Y9
42. Clock Region Cell Placement per Global Clock: Region X4Y9
43. Clock Region Cell Placement per Global Clock: Region X5Y9
44. Clock Region Cell Placement per Global Clock: Region X1Y10
45. Clock Region Cell Placement per Global Clock: Region X2Y10
46. Clock Region Cell Placement per Global Clock: Region X3Y10
47. Clock Region Cell Placement per Global Clock: Region X4Y10
48. Clock Region Cell Placement per Global Clock: Region X5Y10
49. Clock Region Cell Placement per Global Clock: Region X1Y11
50. Clock Region Cell Placement per Global Clock: Region X2Y11
51. Clock Region Cell Placement per Global Clock: Region X3Y11
52. Clock Region Cell Placement per Global Clock: Region X4Y11
53. Clock Region Cell Placement per Global Clock: Region X2Y12
54. Clock Region Cell Placement per Global Clock: Region X3Y12
55. Clock Region Cell Placement per Global Clock: Region X4Y12
56. Clock Region Cell Placement per Global Clock: Region X2Y13
57. Clock Region Cell Placement per Global Clock: Region X3Y13
58. Clock Region Cell Placement per Global Clock: Region X4Y13

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    6 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |   14 |       720 |   0 |            0 |      0 |
| MMCM       |    1 |        30 |   1 |            0 |      0 |
| PLL        |    3 |        60 |   0 |            0 |      3 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y194 | X5Y8         | X5Y7  |                   |                11 |       17352 |               0 |        4.000 | axi_clk                                                                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                        | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |
| g1        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y201 | X5Y8         | X5Y7  |                   |                 4 |        2244 |               0 |        4.000 | pipe_clk                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |
| g2        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y199 | X5Y8         | X5Y7  |                   |                 4 |        1967 |               0 |        2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                        | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |
| g3        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y209 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y204 | X5Y8         | X5Y7  |                   |                 1 |          13 |               0 |     1000.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                |
| g5        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y214 | X5Y8         | X5Y5  |                   |                 1 |           1 |               0 |        8.000 | xdma_pcie4_ip_gt_top_i_n_541                                                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                        | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK                                                                                                                                                                                                                                                                               |
| g6        | src1      | BUFGCE/O        | None       | BUFGCE_X1Y289  | X4Y12        | X4Y10 |                   |                19 |       14953 |               3 |        5.999 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |
| g7        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y173 | X5Y7         | X5Y7  |                   |                 4 |        3510 |               0 |       10.000 | refclk_100                                                                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |
| g8        | src3      | BUFGCE/O        | None       | BUFGCE_X1Y291  | X4Y12        | X4Y10 |                   |                 3 |        1609 |               0 |       11.999 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |
| g9        | src4      | BUFGCE/O        | None       | BUFGCE_X1Y296  | X4Y12        | X4Y12 |                   |                 1 |         550 |               0 |       23.998 | mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O                                                                                                                                                                                                                                                                                                                                                | phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |
| g10       | src5      | BUFGCE/O        | None       | BUFGCE_X1Y220  | X4Y9         | X4Y9  |                   |                 3 |         460 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |
| g11       | src6      | BUFGCE/O        | None       | BUFGCE_X0Y312  | X2Y13        | X3Y11 |                   |                 2 |          32 |               4 |              |                                                                                                                                                                                                                                                                                                                                                                                                       | s2_mem_wdata_reg[31]_i_2/O                                                                                                                                                                                                                                                                                                                                                                            | es/mem_wen                                                                                                                                                                                                                                                                                                                                                                             |
| g12       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y174 | X5Y7         | X5Y6  |                   |                 2 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y184 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | src9      | BUFG_GT/O       | None       | BUFG_GT_X1Y183 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | src10     | BUFG_GT/O       | None       | BUFG_GT_X1Y186 | X5Y7         | X5Y7  |                   |                 1 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | src11     | BUFG_GT/O       | None       | BUFG_GT_X1Y202 | X5Y8         | X5Y7  |                   |                 2 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | src12     | BUFG_GT/O       | None       | BUFG_GT_X1Y215 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | src13     | BUFG_GT/O       | None       | BUFG_GT_X1Y205 | X5Y8         | X5Y8  |                   |                 1 |          31 |               0 |        2.500 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | src14     | BUFGCE/O        | None       | BUFGCE_X1Y278  | X4Y11        | X4Y11 |                   |                 2 |          17 |               1 |        3.333 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_                                                                                                                                                                                                                                                                                                                           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                          | Driver Pin                                                                                                                                                                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                                                                                                |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35 | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35 | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35 | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35 | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35 | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35 | GTYE4_CHANNEL_X1Y35 | X5Y8         |           7 |               0 |               2.000 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src1      | g6        | MMCME4_ADV/CLKOUT0     | MMCM_X1Y12          | MMCM_X1Y12          | X4Y12        |           1 |               0 |               5.999 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                                                 |
| src2      | g7        | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y7   | GTYE4_COMMON_X1Y7   | X5Y7         |           2 |               0 |              10.000 | refclk_100                                                                                                                                                                                                                                                                                                                                                                            | refclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                     | sys_clk                                                                                                                                                                                                                                                                                                                            |
| src3      | g8        | MMCME4_ADV/CLKOUT6     | MMCM_X1Y12          | MMCM_X1Y12          | X4Y12        |           1 |               0 |              11.999 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                                                 |
| src4      | g9        | MMCME4_ADV/CLKOUT5     | MMCM_X1Y12          | MMCM_X1Y12          | X4Y12        |           1 |               0 |              23.998 | mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                                                                 |
| src5      | g10       | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y1    | X5Y6         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                               |
| src6      | g11       | FDRE/Q                 | None                | SLICE_X55Y811       | X2Y13        |           1 |               1 |                     |                                                                                                                                                                                                                                                                                                                                                                                       | pipeline/es/ep/s2_uop_reg[57]/Q                                                                                                                                                                                                                                                                                                                                                       | pipeline/es/ep/Q[0]                                                                                                                                                                                                                                                                                                                |
| src7      | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y28 | GTYE4_CHANNEL_X1Y28 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src8      | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y29 | GTYE4_CHANNEL_X1Y29 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src9      | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y30 | GTYE4_CHANNEL_X1Y30 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src10     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31 | GTYE4_CHANNEL_X1Y31 | X5Y7         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src11     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y32 | GTYE4_CHANNEL_X1Y32 | X5Y8         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src12     | g17       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y33 | GTYE4_CHANNEL_X1Y33 | X5Y8         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src13     | g18       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y34 | GTYE4_CHANNEL_X1Y34 | X5Y8         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src14     | g19       | IBUFCTRL/O             | IOB_X1Y598          | IOB_X1Y598          | X4Y11        |           1 |               1 |               3.333 | c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                     | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                                                                                                                |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y11             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     5 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     5 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X5Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |      1 |   29760 |      0 |    6720 |      2 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      2 |      24 |      2 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      2 |      24 |   7921 |   26880 |      5 |    6240 |     22 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      4 |      24 |   8222 |   24000 |      0 |    5760 |     44 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      1 |       1 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      1 |      24 |      0 |   23040 |      0 |    6240 |      2 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      3 |      24 |   1280 |   28800 |      0 |    7200 |      6 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      6 |      24 |   2402 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      1 |      24 |      2 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      2 |      24 |    402 |   28800 |     18 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      9 |      24 |   1979 |   25920 |     11 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      1 |      24 |     69 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      2 |      24 |    394 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      7 |      24 |   1640 |   25920 |      4 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      1 |      24 |      2 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      2 |      24 |    223 |   26880 |     16 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      2 |      24 |     54 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      1 |      24 |      0 |   21120 |      0 |    5280 |      2 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      1 |      24 |      1 |   29760 |      0 |    6720 |     52 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      1 |      24 |     71 |   21120 |      0 |    5280 |     16 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      2 |      24 |    597 |   26880 |      0 |    6240 |      6 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      1 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      1 |      24 |      0 |   23040 |      0 |    6240 |     16 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      1 |      24 |    124 |   31680 |      0 |    7680 |     70 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      2 |      24 |   1443 |   23040 |      0 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      5 |      24 |   1204 |   28800 |     44 |    7200 |     42 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      1 |      24 |      0 |   31680 |      0 |    7680 |     30 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      1 |      24 |   2141 |   23040 |      0 |    6240 |     10 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      5 |      24 |   5103 |   28800 |     39 |    7200 |     44 |      48 |      0 |      16 |      3 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      1 |      24 |      1 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      1 |      24 |   1113 |   23040 |      0 |    6240 |      2 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      2 |      24 |   5494 |   28800 |      2 |    7200 |      5 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  2 |  2 |  2 |  0 |
| Y12 |  0 |  0 |  1 |  2 |  5 |  0 |
| Y11 |  0 |  1 |  1 |  2 |  5 |  0 |
| Y10 |  0 |  1 |  1 |  1 |  4 |  1 |
| Y9  |  0 |  0 |  0 |  1 |  3 |  2 |
| Y8  |  0 |  0 |  0 |  1 |  3 | 10 |
| Y7  |  0 |  0 |  0 |  1 |  3 | 11 |
| Y6  |  0 |  0 |  0 |  1 |  3 |  7 |
| Y5  |  0 |  0 |  1 |  2 |  2 |  4 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    5 |    24 | 20.83 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y7              |    4 |    24 | 16.67 |    9 |    24 | 37.50 |    7 |    24 | 29.17 |    6 |    24 | 25.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y8              |   10 |    24 | 41.67 |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y9              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X5Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y11             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y12             |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X5Y8              | axi_clk |       4.000 | {0.000 2.000} | X5Y7     |       17074 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3  | X4    | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+-----+-------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |   0 |   547 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |   0 |   239 |      0 |                     1 |
| Y8  |  0 |  0 |  0 |   0 |   394 |  (D) 0 |                     2 |
| Y7  |  0 |  0 |  0 |   0 |   393 |  (R) 0 |                     2 |
| Y6  |  0 |  0 |  0 |   1 |  1274 |    608 |                     1 |
| Y5  |  0 |  0 |  2 |  11 |  7613 |   5992 |                     0 |
| Y4  |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |   0 |     0 |      0 |                     0 |
+-----+----+----+----+-----+-------+--------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X5Y8              | pipe_clk |       4.000 | {0.000 2.000} | X5Y7     |        2212 |        0 |              0 |        8 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+---------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 44 |                     2 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) 151 |                     2 |
| Y6  |  0 |  0 |  0 |  0 |  0 |    1378 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |  0 |     647 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+----+---------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X5Y8              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X5Y7     |        1939 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4   | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |    0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |    0 |  (R) 0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |    0 |      5 |                     1 |
| Y5  |  0 |  0 |  0 |  3 |  324 |   1607 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |    0 |      0 |                     0 |
+-----+----+----+----+----+------+--------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X5Y8              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                         | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                     |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X5Y8              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X5Y7     |          13 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) 13 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                      |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X5Y8              | xdma_pcie4_ip_gt_top_i_n_541 |       8.000 | {0.000 4.000} | X5Y5     |           1 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+--------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g6        | BUFGCE/O        | X4Y12             | mmcm_clkout0 |       5.999 | {0.000 3.000} | X4Y10    |       14797 |        0 |              3 |        0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+-------+-----------+----+-----------------------+
|     | X0 | X1 | X2   | X3    | X4        | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+------+-------+-----------+----+-----------------------+
| Y14 |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
| Y13 |  0 |  0 |    1 |  1114 |      5433 |  0 |                     2 |
| Y12 |  0 |  0 |   15 |  2146 |  (D) 3442 |  0 |                     3 |
| Y11 |  0 |  8 |  159 |  1455 |       758 |  0 |                     4 |
| Y10 |  0 |  1 |   27 |    79 |    (R) 53 |  0 |                     4 |
| Y9  |  0 |  0 |    0 |     2 |         0 |  0 |                     3 |
| Y8  |  0 |  0 |    0 |    69 |         0 |  0 |                     2 |
| Y7  |  0 |  0 |    0 |     2 |        27 |  0 |                     1 |
| Y6  |  0 |  0 |    0 |     0 |         9 |  0 |                     0 |
| Y5  |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
| Y4  |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
| Y3  |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
| Y2  |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
| Y1  |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
| Y0  |  0 |  0 |    0 |     0 |         0 |  0 |                     0 |
+-----+----+----+------+-------+-----------+----+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g7        | BUFG_GT/O       | X5Y7              | refclk_100 |      10.000 | {0.000 5.000} | X5Y7     |        3492 |        0 |              0 |       10 | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0 |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+--------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |           54 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |         1498 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 1719 |                     1 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          231 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
+-----+----+----+----+----+----+--------------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g8        | BUFGCE/O        | X4Y12             | mmcm_clkout6 |      11.999 | {0.000 5.999} | X4Y10    |        1569 |        0 |              0 |        0 | phy_ddr4_i/inst/u_ddr4_infrastructure/CLK |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4       | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |      115 |  0 |                     2 |
| Y12 |  0 |  0 |  0 |  0 |  (D) 916 |  0 |                     3 |
| Y11 |  0 |  0 |  0 |  0 |      538 |  0 |                     4 |
| Y10 |  0 |  0 |  0 |  0 |    (R) 0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |        0 |  0 |                     0 |
+-----+----+----+----+----+----------+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           |
+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+
| g9        | BUFGCE/O        | X4Y12             | mmcm_clkout5 |      23.998 | {0.000 11.999} | X4Y12    |         548 |        0 |              0 |        0 | phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk |
+-----------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4          | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-------------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 | (R) (D) 548 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+-------------+----+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g10       | BUFGCE/O        | X4Y9              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y9     |         458 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |       298 |    0 |                     1 |
| Y11 |  0 |  0 |  0 |  0 |         1 |    0 |                     2 |
| Y10 |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 | (R) (D) 0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  159 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |    0 |                     0 |
+-----+----+----+----+----+-----------+------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------+
| g11       | BUFGCE/O        | X2Y13             |       |             |               | X3Y11    |          33 |        0 |              0 |        0 | es/mem_wen |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------+--------+----+----+-----------------------+
|     | X0 | X1 | X2     | X3     | X4 | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+--------+--------+----+----+-----------------------+
| Y14 |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y13 |  0 |  0 |  (D) 0 |      0 |  0 |  0 |                     0 |
| Y12 |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y11 |  0 |  0 |      0 | (R) 24 |  9 |  0 |                     0 |
| Y10 |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |      0 |      0 |  0 |  0 |                     0 |
+-----+----+----+--------+--------+----+----+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X5Y7              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y6     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+---------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  (D) 10 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  (R) 21 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+----+---------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X5Y7              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X5Y7              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X5Y7              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X5Y8              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y7     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+---------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 18 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  (R) 13 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+----+---------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X5Y8              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X5Y8              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       2.500 | {0.000 1.250} | X5Y8     |          31 |        0 |              0 |        0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------------+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+------------+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g19       | BUFGCE/O        | X4Y11             | c0_sys_clk_p |       3.333 | {0.000 1.666} | X4Y11    |          17 |        0 |              1 |        0 | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4         | X5 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------------+----+-----------------------+
| Y14 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |          1 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 | (R) (D) 17 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
+-----+----+----+----+----+------------+----+-----------------------+


28. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |           2 |               0 |  1 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |          11 |               0 |  1 |      0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g2        | 7     | BUFG_GT/O       | None       |           3 |               0 |  1 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |        7613 |               0 | 7606 |      5 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g2        | 7     | BUFG_GT/O       | None       |         324 |               0 |  315 |      0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |        5992 |               0 | 5981 |      0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK  |
| g1        | 9     | BUFG_GT/O       | None       |         647 |               0 |  646 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g2        | 7     | BUFG_GT/O       | None       |        1607 |               0 | 1595 |      0 |   11 |    0 |   0 |  0 |    0 |   0 |       1 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK  |
| g5        | 22    | BUFG_GT/O       | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |           1 |               0 |  0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |        1274 |               0 | 1271 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g6        | 1     | BUFGCE/O        | None       |           9 |               0 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                               |
| g10+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |         608 |               0 |  608 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |
| g7        | 5     | BUFG_GT/O       | None       |         231 |               0 |  231 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |
| g1        | 9     | BUFG_GT/O       | None       |        1378 |               0 | 1378 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |
| g2        | 7     | BUFG_GT/O       | None       |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |
| g10       | 4     | BUFGCE/O        | None       |         159 |               0 |  159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |
| g12       | 6     | BUFG_GT/O       | None       |          21 |               0 |   21 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |         393 |               0 | 375 |     18 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g6        | 1     | BUFGCE/O        | None       |          27 |               0 |  27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                               |
| g10+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |
| g7        | 5     | BUFG_GT/O       | None       |        1719 |               0 | 1703 |     11 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |
| g1        | 9     | BUFG_GT/O       | None       |         151 |               0 |  147 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |
| g2+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |
| g12       | 6     | BUFG_GT/O       | None       |          10 |               0 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | 16    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | 15    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | 18    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | 10    | BUFG_GT/O       | None       |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 12    | BUFG_GT/O       | None       |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                |
| g5+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |          69 |               0 | 69 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |         394 |               0 | 394 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g6+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                               |
| g10+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


40. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |
| g7        | 5     | BUFG_GT/O       | None       |        1498 |               0 | 1489 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |
| g1        | 9     | BUFG_GT/O       | None       |          44 |               0 |   40 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |
| g2+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |
| g16       | 10    | BUFG_GT/O       | None       |          18 |               0 |   18 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | 23    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | 13    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 17    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 12    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                |
| g5+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_MCAPCLK                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |         239 |               0 | 223 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g6+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                               |
| g10+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g7        | 5     | BUFG_GT/O       | None       |          54 |               0 | 54 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |           1 |               0 |  0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |          27 |               0 |  1 |      0 |   26 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |          79 |               0 | 71 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFG_GT/O       | None       |         547 |               0 | 547 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
| g6        | 1     | BUFGCE/O        | None       |          53 |               0 |  50 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                               |
| g8+       | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                |
| g10+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
| g0+       | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X1Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |           8 |               0 |  0 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |         159 |               0 | 124 |      0 |   35 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |        1455 |               0 | 1443 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g11       | 0     | BUFGCE/O        | None       |          24 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | es/mem_wen                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |         757 |               1 | 711 |      0 |   10 |    0 |   0 |  0 |    0 |   1 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |
| g8        | 3     | BUFGCE/O        | None       |         538 |               0 | 475 |     44 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                    |
| g10       | 4     | BUFGCE/O        | None       |           1 |               0 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |
| g11       | 0     | BUFGCE/O        | None       |           8 |               1 |   0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | es/mem_wen                                                   |
| g19       | 14    | BUFGCE/O        | None       |          17 |               0 |  17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |          15 |               0 |  0 |      0 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |        2146 |               0 | 2141 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g11+      | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | es/mem_wen                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |        3441 |               1 | 3399 |      1 |   11 |    0 |   0 |  0 |    0 |   1 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |
| g8        | 3     | BUFGCE/O        | None       |         916 |               0 |  858 |     38 |   11 |    0 |   3 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                    |
| g9        | 8     | BUFGCE/O        | None       |         548 |               0 |  548 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                |
| g10       | 4     | BUFGCE/O        | None       |         298 |               0 |  298 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |
| g19       | 14    | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X2Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g11+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | es/mem_wen                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X3Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |        1114 |               0 | 1113 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g11+      | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | es/mem_wen                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X4Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g6        | 1     | BUFGCE/O        | None       |        5432 |               1 | 5389 |      2 |    1 |    0 |   0 |  0 |    0 |   1 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g8        | 3     | BUFGCE/O        | None       |         115 |               0 |  105 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


