#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 26 21:31:00 2026
# Process ID: 19048
# Current directory: D:/Ondevice/system verilog/system_verilog/02.26_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15444 D:\Ondevice\system verilog\system_verilog\02.26_fifo\02.26_fifo.xpr
# Log file: D:/Ondevice/system verilog/system_verilog/02.26_fifo/vivado.log
# Journal file: D:/Ondevice/system verilog/system_verilog/02.26_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.xpr}
INFO: [Project 1-313] Project file moved from 'D:/workplace/system_verilog/02.26_fifo' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.gen/sources_1', nor could it be found using path 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.ip_user_files', nor could it be found using path 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.789 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fifo
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1301.387 ; gain = 244.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
WARNING: [Synth 8-689] width (1) of port connection 'r_data' does not match port width (8) of module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
WARNING: [Synth 8-689] width (1) of port connection 'wptr' does not match port width (4) of module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:31]
WARNING: [Synth 8-689] width (1) of port connection 'rptr' does not match port width (4) of module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.984 ; gain = 323.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.984 ; gain = 323.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.984 ; gain = 323.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.066 ; gain = 519.832
10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1577.066 ; gain = 571.277
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1617.879 ; gain = 30.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:41]
WARNING: [Synth 8-689] width (1) of port connection 'r_data' does not match port width (8) of module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:24]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.867 ; gain = 60.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1670.766 ; gain = 83.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1670.766 ; gain = 83.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.301 ; gain = 85.848
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.965 ; gain = 10.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.965 ; gain = 10.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.625 ; gain = 16.324
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1689.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1689.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1708.926 ; gain = 19.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1708.926 ; gain = 19.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1714.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1714.641 ; gain = 25.016
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.641 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1723.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.711 ; gain = 9.070
