<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - out/picker_out_RAS/RAS.v</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">out/picker_out_RAS</a> - RAS.v<span style="font-size: 80%;"> (source / <a href="RAS.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">352</td>
            <td class="headerCovTableEntry">401</td>
            <td class="headerCovTableEntryMed">87.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-06-25 14:41:39</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // Generated by CIRCT firtool-1.62.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : module RAS(     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">       4696 :   input          clock, // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">         34 :   input          reset, // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">         39 :   input  [35:0]  io_reset_vector,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">         38 :   input  [40:0]  io_in_bits_s0_pc_0,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">         36 :   input  [40:0]  io_in_bits_s0_pc_1,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">         39 :   input  [40:0]  io_in_bits_s0_pc_2,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">         40 :   input  [40:0]  io_in_bits_s0_pc_3,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">         37 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_0_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">         39 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_0_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">         38 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_0_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">          2 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_0_offsets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">          4 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_0_offsets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">         38 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s2_full_pred_0_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">         36 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_1_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">         49 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_1_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">         45 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_1_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">          6 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_1_offsets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">          7 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_1_offsets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">         33 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_1_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">        781 :   input          io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">        780 :   input          io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">         46 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_2_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">         41 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_2_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">         41 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_2_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">          5 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_2_offsets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">          7 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_2_offsets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">       1987 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s2_full_pred_2_is_jalr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">        610 :   input          io_in_bits_resp_in_0_s2_full_pred_2_is_call,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">        172 :   input          io_in_bits_resp_in_0_s2_full_pred_2_is_ret,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">        782 :   input          io_in_bits_resp_in_0_s2_full_pred_2_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">         42 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_3_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">         42 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_3_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">         45 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_3_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">          8 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_3_offsets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">          3 :   input  [3:0]   io_in_bits_resp_in_0_s2_full_pred_3_offsets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">         37 :   input  [40:0]  io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s2_full_pred_3_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">         41 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_0_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">         42 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_0_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">         43 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_0_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">         33 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_0_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">         32 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_1_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">         37 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_1_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">         38 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_1_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">         37 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_1_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">        778 :   input          io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        782 :   input          io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">         45 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_2_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">         47 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_2_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">         41 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_2_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">       1988 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_2_is_jalr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        611 :   input          io_in_bits_resp_in_0_s3_full_pred_2_is_call,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        172 :   input          io_in_bits_resp_in_0_s3_full_pred_2_is_ret,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">        781 :   input          io_in_bits_resp_in_0_s3_full_pred_2_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">         51 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_3_targets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">         39 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_3_targets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">         39 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_3_jalr_target,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">          6 :   input  [3:0]   io_in_bits_resp_in_0_s3_full_pred_3_offsets_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">          3 :   input  [3:0]   io_in_bits_resp_in_0_s3_full_pred_3_offsets_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">         39 :   input  [40:0]  io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_s3_full_pred_3_hit,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_valid,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">          4 :   input  [3:0]   io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">         13 :   input  [11:0]  io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">          2 :   input  [1:0]   io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">          5 :   input  [3:0]   io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">         15 :   input  [19:0]  io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">          2 :   input  [1:0]   io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">          1 :   input  [3:0]   io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">          2 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_carry,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_isCall,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_isRet,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">          1 :   input          io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">         16 :   output [40:0]  io_out_s2_pc_0,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">         20 :   output [40:0]  io_out_s2_pc_1,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">         44 :   output [40:0]  io_out_s2_pc_2,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">         39 :   output [40:0]  io_out_s2_pc_3,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_0_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">          2 :   output         io_out_s2_full_pred_0_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">          2 :   output         io_out_s2_full_pred_0_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_0_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">         40 :   output [40:0]  io_out_s2_full_pred_0_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">         39 :   output [40:0]  io_out_s2_full_pred_0_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">          5 :   output [3:0]   io_out_s2_full_pred_0_offsets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">          5 :   output [3:0]   io_out_s2_full_pred_0_offsets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">         44 :   output [40:0]  io_out_s2_full_pred_0_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :   output         io_out_s2_full_pred_0_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">          2 :   output         io_out_s2_full_pred_0_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :   output         io_out_s2_full_pred_1_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_1_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_1_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_1_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">         40 :   output [40:0]  io_out_s2_full_pred_1_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">         39 :   output [40:0]  io_out_s2_full_pred_1_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">          5 :   output [3:0]   io_out_s2_full_pred_1_offsets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">          5 :   output [3:0]   io_out_s2_full_pred_1_offsets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">         37 :   output [40:0]  io_out_s2_full_pred_1_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_1_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_1_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :   output         io_out_s2_full_pred_2_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">        782 :   output         io_out_s2_full_pred_2_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :   output         io_out_s2_full_pred_2_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">        780 :   output         io_out_s2_full_pred_2_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">         48 :   output [40:0]  io_out_s2_full_pred_2_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">         40 :   output [40:0]  io_out_s2_full_pred_2_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">          5 :   output [3:0]   io_out_s2_full_pred_2_offsets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">          3 :   output [3:0]   io_out_s2_full_pred_2_offsets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">       1982 :   output [40:0]  io_out_s2_full_pred_2_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_2_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">        781 :   output         io_out_s2_full_pred_2_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_3_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_3_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_3_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :   output         io_out_s2_full_pred_3_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">         45 :   output [40:0]  io_out_s2_full_pred_3_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">         50 :   output [40:0]  io_out_s2_full_pred_3_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">          5 :   output [3:0]   io_out_s2_full_pred_3_offsets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">          4 :   output [3:0]   io_out_s2_full_pred_3_offsets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">         37 :   output [40:0]  io_out_s2_full_pred_3_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_3_fallThroughErr,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">          1 :   output         io_out_s2_full_pred_3_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :   output         io_out_s2_full_pred_3_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">         19 :   output [40:0]  io_out_s3_pc_0,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">         40 :   output [40:0]  io_out_s3_pc_1,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">         39 :   output [40:0]  io_out_s3_pc_2,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">         20 :   output [40:0]  io_out_s3_pc_3,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_0_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_0_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_0_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :   output         io_out_s3_full_pred_0_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">         41 :   output [40:0]  io_out_s3_full_pred_0_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">         50 :   output [40:0]  io_out_s3_full_pred_0_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">         41 :   output [40:0]  io_out_s3_full_pred_0_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_0_fallThroughErr,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_0_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_0_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :   output         io_out_s3_full_pred_1_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_1_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_1_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :   output         io_out_s3_full_pred_1_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">         31 :   output [40:0]  io_out_s3_full_pred_1_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">         41 :   output [40:0]  io_out_s3_full_pred_1_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">         41 :   output [40:0]  io_out_s3_full_pred_1_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_1_fallThroughErr,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_1_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :   output         io_out_s3_full_pred_1_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_2_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">        777 :   output         io_out_s3_full_pred_2_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_2_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">        781 :   output         io_out_s3_full_pred_2_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">         42 :   output [40:0]  io_out_s3_full_pred_2_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">         41 :   output [40:0]  io_out_s3_full_pred_2_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">       1983 :   output [40:0]  io_out_s3_full_pred_2_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_2_fallThroughErr,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :   output         io_out_s3_full_pred_2_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">        781 :   output         io_out_s3_full_pred_2_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_3_br_taken_mask_0, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">          2 :   output         io_out_s3_full_pred_3_br_taken_mask_1, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :   output         io_out_s3_full_pred_3_slot_valids_0,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_3_slot_valids_1,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">         47 :   output [40:0]  io_out_s3_full_pred_3_targets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">         34 :   output [40:0]  io_out_s3_full_pred_3_targets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">          5 :   output [3:0]   io_out_s3_full_pred_3_offsets_0,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">          3 :   output [3:0]   io_out_s3_full_pred_3_offsets_1,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">         43 :   output [40:0]  io_out_s3_full_pred_3_fallThroughAddr, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_3_fallThroughErr,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_3_is_br_sharing,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">          1 :   output         io_out_s3_full_pred_3_hit,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">       3141 :   output [222:0] io_out_last_stage_meta,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">        729 :   output [3:0]   io_out_last_stage_spec_info_ssp,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">         16 :   output [1:0]   io_out_last_stage_spec_info_sctr,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">         13 :   output         io_out_last_stage_spec_info_TOSW_flag, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">        602 :   output [4:0]   io_out_last_stage_spec_info_TOSW_value,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">         34 :   output         io_out_last_stage_spec_info_TOSR_flag, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">        780 :   output [4:0]   io_out_last_stage_spec_info_TOSR_value,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">         44 :   output         io_out_last_stage_spec_info_NOS_flag,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">        827 :   output [4:0]   io_out_last_stage_spec_info_NOS_value, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">        740 :   output [40:0]  io_out_last_stage_spec_info_topAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">          2 :   output         io_out_last_stage_ftb_entry_valid,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">          6 :   output [3:0]   io_out_last_stage_ftb_entry_brSlots_0_offset,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">         15 :   output [11:0]  io_out_last_stage_ftb_entry_brSlots_0_lower,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">          3 :   output [1:0]   io_out_last_stage_ftb_entry_brSlots_0_tarStat, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">          1 :   output         io_out_last_stage_ftb_entry_brSlots_0_sharing, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :   output         io_out_last_stage_ftb_entry_brSlots_0_valid,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">          3 :   output [3:0]   io_out_last_stage_ftb_entry_tailSlot_offset,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">         17 :   output [19:0]  io_out_last_stage_ftb_entry_tailSlot_lower,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">          2 :   output [1:0]   io_out_last_stage_ftb_entry_tailSlot_tarStat,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :   output         io_out_last_stage_ftb_entry_tailSlot_sharing,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :   output         io_out_last_stage_ftb_entry_tailSlot_valid,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineCov">          2 :   output [3:0]   io_out_last_stage_ftb_entry_pftAddr,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineCov">          2 :   output         io_out_last_stage_ftb_entry_carry,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">          1 :   output         io_out_last_stage_ftb_entry_isCall,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineCov">          1 :   output         io_out_last_stage_ftb_entry_isRet,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :   output         io_out_last_stage_ftb_entry_isJalr,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :   output         io_out_last_stage_ftb_entry_last_may_be_rvi_call,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">          2 :   output         io_out_last_stage_ftb_entry_always_taken_0,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineCov">          1 :   output         io_out_last_stage_ftb_entry_always_taken_1,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineCov">          1 :   input          io_ctrl_ras_enable,    // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">          2 :   input          io_s0_fire_0,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">          1 :   input          io_s0_fire_1,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :   input          io_s0_fire_2,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">          2 :   input          io_s0_fire_3,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :   input          io_s1_fire_0,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :   input          io_s1_fire_1,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">          2 :   input          io_s1_fire_2,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">          2 :   input          io_s1_fire_3,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineCov">          1 :   input          io_s2_fire_0,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineCov">          1 :   input          io_s2_fire_1,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineCov">        232 :   input          io_s2_fire_2,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :   input          io_s2_fire_3,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineCov">        401 :   input          io_s3_fire_2,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">          1 :   input          io_s3_redirect_2,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">        227 :   input          io_update_valid,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">        230 :   input  [3:0]   io_update_bits_ftb_entry_tailSlot_offset,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">        228 :   input          io_update_bits_ftb_entry_tailSlot_valid,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">        148 :   input          io_update_bits_ftb_entry_isCall,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineCov">         80 :   input          io_update_bits_ftb_entry_isRet,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">        227 :   input          io_update_bits_cfi_idx_valid,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineCov">        230 :   input  [3:0]   io_update_bits_cfi_idx_bits,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineCov">        226 :   input          io_update_bits_jmp_taken,      // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">       1016 :   input  [222:0] io_update_bits_meta,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">          6 :   input          io_redirect_valid,     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">          1 :   input          io_redirect_bits_level,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">         75 :   input  [40:0]  io_redirect_bits_cfiUpdate_pc, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :   input          io_redirect_bits_cfiUpdate_pd_isRVC,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">          4 :   input          io_redirect_bits_cfiUpdate_pd_isCall,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">          3 :   input          io_redirect_bits_cfiUpdate_pd_isRet,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">         11 :   input  [3:0]   io_redirect_bits_cfiUpdate_ssp,        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">          3 :   input  [1:0]   io_redirect_bits_cfiUpdate_sctr,       // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">          2 :   input          io_redirect_bits_cfiUpdate_TOSW_flag,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">         13 :   input  [4:0]   io_redirect_bits_cfiUpdate_TOSW_value, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineCov">          1 :   input          io_redirect_bits_cfiUpdate_TOSR_flag,  // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">          7 :   input  [4:0]   io_redirect_bits_cfiUpdate_TOSR_value, // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">          4 :   input          io_redirect_bits_cfiUpdate_NOS_flag,   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">         23 :   input  [4:0]   io_redirect_bits_cfiUpdate_NOS_value   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="349"><span class="lineNum">     349 </span>            : );</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span>            :   wire [40:0] _RASStack_io_spec_pop_addr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="352"><span class="lineNum">     352 </span>            :   wire [3:0]  _RASStack_io_ssp; // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="353"><span class="lineNum">     353 </span>            :   wire [2:0]  _RASStack_io_sctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="354"><span class="lineNum">     354 </span>            :   wire        _RASStack_io_TOSR_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="355"><span class="lineNum">     355 </span>            :   wire [4:0]  _RASStack_io_TOSR_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="356"><span class="lineNum">     356 </span>            :   wire        _RASStack_io_TOSW_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="357"><span class="lineNum">     357 </span>            :   wire [4:0]  _RASStack_io_TOSW_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="358"><span class="lineNum">     358 </span>            :   wire        _RASStack_io_NOS_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="359"><span class="lineNum">     359 </span>            :   wire [4:0]  _RASStack_io_NOS_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="360"><span class="lineNum">     360 </span>            :   wire [35:0] _reset_vector_delay_io_out;       // @[utility/src/main/scala/utility/Hold.scala:100:23]</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">         89 :   reg  [40:0] s1_pc_dup_0;      // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineCov">         93 :   reg  [40:0] s1_pc_dup_1;      // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineCov">         85 :   reg  [40:0] s1_pc_dup_2;      // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">         96 :   reg  [40:0] s1_pc_dup_3;      // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineCov">         18 :   reg  [40:0] s2_pc_dup_0;      // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86]</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">         24 :   reg  [40:0] s2_pc_dup_1;      // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86]</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineCov">         47 :   reg  [40:0] s2_pc_dup_2;      // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86]</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">         41 :   reg  [40:0] s2_pc_dup_3;      // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86]</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineCov">         23 :   reg  [40:0] s3_pc_dup_0;      // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86]</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">         40 :   reg  [40:0] s3_pc_dup_1;      // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86]</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">         44 :   reg  [40:0] s3_pc_dup_2;      // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86]</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">         23 :   reg  [40:0] s3_pc_dup_3;      // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86]</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">         36 :   reg         REG;      // @[src/main/scala/xiangshan/frontend/BPU.scala:191:24]</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">         36 :   reg         REG_1;    // @[src/main/scala/xiangshan/frontend/BPU.scala:191:16]</span></a>
<a name="375"><span class="lineNum">     375 </span>            :   wire [40:0] _s2_spec_new_addr_T_1 =</a>
<a name="376"><span class="lineNum">     376 </span>            :     41'(io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr</a>
<a name="377"><span class="lineNum">     377 </span>            :         + {39'h0, io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call, 1'h0});     // @[src/main/scala/xiangshan/frontend/BPU.scala:176:26, src/main/scala/xiangshan/frontend/newRAS.scala:542:55, :637:45]</a>
<a name="378"><span class="lineNum">     378 </span>            :   wire        _s2_spec_pop_T_8 =</a>
<a name="379"><span class="lineNum">     379 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0</a>
<a name="380"><span class="lineNum">     380 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0;  // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:459:69]</a>
<a name="381"><span class="lineNum">     381 </span>            :   wire        _s2_spec_pop_T_9 =</a>
<a name="382"><span class="lineNum">     382 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing</a>
<a name="383"><span class="lineNum">     383 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1;  // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:461:25]</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">        610 :   wire        s2_spec_push =</span></a>
<a name="385"><span class="lineNum">     385 </span>            :     io_s2_fire_2 &amp; ~(_s2_spec_pop_T_8 &amp; io_in_bits_resp_in_0_s2_full_pred_2_hit)</a>
<a name="386"><span class="lineNum">     386 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1</a>
<a name="387"><span class="lineNum">     387 </span>            :     &amp; (_s2_spec_pop_T_9 | ~io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing)</a>
<a name="388"><span class="lineNum">     388 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_hit</a>
<a name="389"><span class="lineNum">     389 </span>            :     &amp; ~io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing</a>
<a name="390"><span class="lineNum">     390 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_is_call &amp; ~io_s3_redirect_2;  // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:459:69, :461:{25,47,50}, :468:38, :512:5, src/main/scala/xiangshan/frontend/newRAS.scala:548:{67,70}]</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineCov">        171 :   wire        s2_spec_pop =</span></a>
<a name="392"><span class="lineNum">     392 </span>            :     io_s2_fire_2 &amp; ~(_s2_spec_pop_T_8 &amp; io_in_bits_resp_in_0_s2_full_pred_2_hit)</a>
<a name="393"><span class="lineNum">     393 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1</a>
<a name="394"><span class="lineNum">     394 </span>            :     &amp; (_s2_spec_pop_T_9 | ~io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing)</a>
<a name="395"><span class="lineNum">     395 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_hit</a>
<a name="396"><span class="lineNum">     396 </span>            :     &amp; ~io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing</a>
<a name="397"><span class="lineNum">     397 </span>            :     &amp; io_in_bits_resp_in_0_s2_full_pred_2_is_ret &amp; ~io_s3_redirect_2;   // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:459:69, :461:{25,47,50}, :468:38, :512:5, src/main/scala/xiangshan/frontend/newRAS.scala:548:70, :549:67]</a>
<a name="398"><span class="lineNum">     398 </span>            :   wire        _GEN = io_in_bits_resp_in_0_s2_full_pred_2_is_ret &amp; io_ctrl_ras_enable;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:558:18]</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">        729 :   reg  [40:0] s3_top;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:574:25]</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineCov">       1976 :   reg  [40:0] s3_spec_new_addr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:575:35]</span></a>
<a name="401"><span class="lineNum">     401 </span>            :   wire        _GEN_0 = io_in_bits_resp_in_0_s3_full_pred_2_is_ret &amp; io_ctrl_ras_enable;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:583:18]</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineCov">        611 :   reg         s3_pushed_in_s2;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:592:34]</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">        171 :   reg         s3_popped_in_s2;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:593:34]</span></a>
<a name="404"><span class="lineNum">     404 </span>            :   wire        _s3_pop_T_8 =</a>
<a name="405"><span class="lineNum">     405 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0</a>
<a name="406"><span class="lineNum">     406 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0;  // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:459:69]</a>
<a name="407"><span class="lineNum">     407 </span>            :   wire        _s3_pop_T_9 =</a>
<a name="408"><span class="lineNum">     408 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing</a>
<a name="409"><span class="lineNum">     409 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1;  // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:461:25]</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">        611 :   wire        s3_push =</span></a>
<a name="411"><span class="lineNum">     411 </span>            :     ~(_s3_pop_T_8 &amp; io_in_bits_resp_in_0_s3_full_pred_2_hit)</a>
<a name="412"><span class="lineNum">     412 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1</a>
<a name="413"><span class="lineNum">     413 </span>            :     &amp; (_s3_pop_T_9 | ~io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing)</a>
<a name="414"><span class="lineNum">     414 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_hit</a>
<a name="415"><span class="lineNum">     415 </span>            :     &amp; ~io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing</a>
<a name="416"><span class="lineNum">     416 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_is_call;  // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:459:69, :461:{25,47,50}, :468:38, :512:5, :514:44]</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineCov">        170 :   wire        s3_pop =</span></a>
<a name="418"><span class="lineNum">     418 </span>            :     ~(_s3_pop_T_8 &amp; io_in_bits_resp_in_0_s3_full_pred_2_hit)</a>
<a name="419"><span class="lineNum">     419 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1</a>
<a name="420"><span class="lineNum">     420 </span>            :     &amp; (_s3_pop_T_9 | ~io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing)</a>
<a name="421"><span class="lineNum">     421 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_hit</a>
<a name="422"><span class="lineNum">     422 </span>            :     &amp; ~io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing</a>
<a name="423"><span class="lineNum">     423 </span>            :     &amp; io_in_bits_resp_in_0_s3_full_pred_2_is_ret;   // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:459:69, :461:{25,47,50}, :468:38, :512:5, :515:44]</a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">        729 :   reg  [3:0]  s3_meta_ssp;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">         20 :   reg  [2:0]  s3_meta_sctr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">         13 :   reg         s3_meta_TOSW_flag;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">        605 :   reg  [4:0]  s3_meta_TOSW_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">         33 :   reg         s3_meta_TOSR_flag;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">        778 :   reg  [4:0]  s3_meta_TOSR_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineCov">         44 :   reg         s3_meta_NOS_flag; // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">        827 :   reg  [4:0]  s3_meta_NOS_value;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</span></a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">          6 :   reg         redirect_next_valid_last_r;       // @[utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">          1 :   reg         redirect_next_bits_r_level;       // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">         62 :   reg  [40:0] redirect_next_bits_r_cfiUpdate_pc;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineCov">          1 :   reg         redirect_next_bits_r_cfiUpdate_pd_isRVC;  // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineCov">          3 :   reg         redirect_next_bits_r_cfiUpdate_pd_isCall; // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">          2 :   reg         redirect_next_bits_r_cfiUpdate_pd_isRet;  // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineCov">          7 :   reg  [3:0]  redirect_next_bits_r_cfiUpdate_ssp;       // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineCov">          2 :   reg  [1:0]  redirect_next_bits_r_cfiUpdate_sctr;      // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :   reg         redirect_next_bits_r_cfiUpdate_TOSW_flag; // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineCov">         10 :   reg  [4:0]  redirect_next_bits_r_cfiUpdate_TOSW_value;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">          2 :   reg         redirect_next_bits_r_cfiUpdate_TOSR_flag; // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">          7 :   reg  [4:0]  redirect_next_bits_r_cfiUpdate_TOSR_value;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">          3 :   reg         redirect_next_bits_r_cfiUpdate_NOS_flag;  // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineCov">          9 :   reg  [4:0]  redirect_next_bits_r_cfiUpdate_NOS_value; // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="446"><span class="lineNum">     446 </span>            :   wire        _GEN_1 =</a>
<a name="447"><span class="lineNum">     447 </span>            :     io_update_bits_cfi_idx_bits == io_update_bits_ftb_entry_tailSlot_offset;    // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:658:77]</a>
<a name="448"><span class="lineNum">     448 </span>            :   wire [40:0] _GEN_2 = {5'h0, _reset_vector_delay_io_out};      // @[src/main/scala/xiangshan/frontend/BPU.scala:192:39, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/Hold.scala:100:23]</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineCov">       4696 :   always @(posedge clock) begin // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">         38 :     if (REG_1) begin    // @[src/main/scala/xiangshan/frontend/BPU.scala:191:16]</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineCov">         19 :       s1_pc_dup_0 &lt;= _GEN_2; // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :192:39]</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">         19 :       s1_pc_dup_1 &lt;= _GEN_2; // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :192:39]</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">         19 :       s1_pc_dup_2 &lt;= _GEN_2; // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :192:39]</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineCov">         19 :       s1_pc_dup_3 &lt;= _GEN_2; // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :192:39]</span></a>
<a name="455"><span class="lineNum">     455 </span>            :     end</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">       2329 :     else begin  // @[src/main/scala/xiangshan/frontend/BPU.scala:191:16]</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :       if (io_s0_fire_0) // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         s1_pc_dup_0 &lt;= io_in_bits_s0_pc_0;   // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :       if (io_s0_fire_1) // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :         s1_pc_dup_1 &lt;= io_in_bits_s0_pc_1;   // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :       if (io_s0_fire_2) // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         s1_pc_dup_2 &lt;= io_in_bits_s0_pc_2;   // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :       if (io_s0_fire_3) // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :         s1_pc_dup_3 &lt;= io_in_bits_s0_pc_3;   // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86]</span></a>
<a name="465"><span class="lineNum">     465 </span>            :     end</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :     if (io_s1_fire_0)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :       s2_pc_dup_0 &lt;= s1_pc_dup_0;    // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :188:86]</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :     if (io_s1_fire_1)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :       s2_pc_dup_1 &lt;= s1_pc_dup_1;    // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :188:86]</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineCov">          2 :     if (io_s1_fire_2)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineCov">          1 :       s2_pc_dup_2 &lt;= s1_pc_dup_2;    // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :188:86]</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">          2 :     if (io_s1_fire_3)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">          1 :       s2_pc_dup_3 &lt;= s1_pc_dup_3;    // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :188:86]</span></a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :     if (io_s2_fire_0)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :       s3_pc_dup_0 &lt;= s2_pc_dup_0;    // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, :189:86]</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineCov">          2 :     if (io_s2_fire_1)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineCov">          1 :       s3_pc_dup_1 &lt;= s2_pc_dup_1;    // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, :189:86]</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineCov">        122 :     if (io_s2_fire_2) begin     // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">       2226 :       s3_pc_dup_2 &lt;= s2_pc_dup_2;    // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, :189:86]</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineCov">       2226 :       s3_top &lt;= _RASStack_io_spec_pop_addr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :574:25]</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineCov">       2226 :       s3_spec_new_addr &lt;= _s2_spec_new_addr_T_1;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:542:55, :575:35]</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineCov">       2226 :       s3_pushed_in_s2 &lt;= s2_spec_push;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:548:67, :592:34]</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">       2226 :       s3_popped_in_s2 &lt;= s2_spec_pop;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:549:67, :593:34]</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">       2226 :       s3_meta_ssp &lt;= _RASStack_io_ssp;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">       2226 :       s3_meta_sctr &lt;= _RASStack_io_sctr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">       2226 :       s3_meta_TOSW_flag &lt;= _RASStack_io_TOSW_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">       2226 :       s3_meta_TOSW_value &lt;= _RASStack_io_TOSW_value; // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineCov">       2226 :       s3_meta_TOSR_flag &lt;= _RASStack_io_TOSR_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineCov">       2226 :       s3_meta_TOSR_value &lt;= _RASStack_io_TOSR_value; // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">       2226 :       s3_meta_NOS_flag &lt;= _RASStack_io_NOS_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">       2226 :       s3_meta_NOS_value &lt;= _RASStack_io_NOS_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21, :603:26]</span></a>
<a name="492"><span class="lineNum">     492 </span>            :     end</a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :     if (io_s2_fire_3)   // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :       s3_pc_dup_3 &lt;= s2_pc_dup_3;    // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, :189:86]</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">       2348 :     REG &lt;= reset;    // @[src/main/scala/xiangshan/frontend/BPU.scala:191:24]</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">       2348 :     REG_1 &lt;= REG &amp; ~reset;       // @[src/main/scala/xiangshan/frontend/BPU.scala:191:{16,24,39,42}]</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">          6 :     if (io_redirect_valid) begin        // @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineCov">          3 :       redirect_next_bits_r_level &lt;= io_redirect_bits_level;  // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_pc &lt;= io_redirect_bits_cfiUpdate_pc;    // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_pd_isRVC &lt;= io_redirect_bits_cfiUpdate_pd_isRVC;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_pd_isCall &lt;= io_redirect_bits_cfiUpdate_pd_isCall;      // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_pd_isRet &lt;= io_redirect_bits_cfiUpdate_pd_isRet;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_ssp &lt;= io_redirect_bits_cfiUpdate_ssp;  // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_sctr &lt;= io_redirect_bits_cfiUpdate_sctr;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_TOSW_flag &lt;= io_redirect_bits_cfiUpdate_TOSW_flag;      // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_TOSW_value &lt;= io_redirect_bits_cfiUpdate_TOSW_value;    // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_TOSR_flag &lt;= io_redirect_bits_cfiUpdate_TOSR_flag;      // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="508"><span class="lineNum">     508 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_TOSR_value &lt;= io_redirect_bits_cfiUpdate_TOSR_value;    // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_NOS_flag &lt;= io_redirect_bits_cfiUpdate_NOS_flag;        // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineCov">          3 :       redirect_next_bits_r_cfiUpdate_NOS_value &lt;= io_redirect_bits_cfiUpdate_NOS_value;      // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</span></a>
<a name="511"><span class="lineNum">     511 </span>            :     end</a>
<a name="512"><span class="lineNum">     512 </span>            :   end // always @(posedge)</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineCov">       4730 :   always @(posedge clock or posedge reset) begin        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">         68 :     if (reset)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineCov">         34 :       redirect_next_valid_last_r &lt;= 1'h0;    // @[src/main/scala/xiangshan/frontend/BPU.scala:176:26, utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineCov">         12 :     else if (io_redirect_valid | redirect_next_valid_last_r)    // @[utility/src/main/scala/utility/ClockGatedReg.scala:25:{22,40}]</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineCov">          6 :       redirect_next_valid_last_r &lt;= io_redirect_valid;       // @[utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</span></a>
<a name="518"><span class="lineNum">     518 </span>            :   end // always @(posedge, posedge)</a>
<a name="519"><span class="lineNum">     519 </span>            :   `ifdef ENABLE_INITIAL_REG_    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="520"><span class="lineNum">     520 </span>            :     `ifdef FIRRTL_BEFORE_INITIAL        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="521"><span class="lineNum">     521 </span>            :       `FIRRTL_BEFORE_INITIAL    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="522"><span class="lineNum">     522 </span>            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="523"><span class="lineNum">     523 </span>            :     logic [31:0] _RANDOM[0:21]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">          2 :     initial begin       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="525"><span class="lineNum">     525 </span>            :       `ifdef INIT_RANDOM_PROLOG_        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="526"><span class="lineNum">     526 </span>            :         `INIT_RANDOM_PROLOG_    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="527"><span class="lineNum">     527 </span>            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="528"><span class="lineNum">     528 </span>            :       `ifdef RANDOMIZE_REG_INIT // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="529"><span class="lineNum">     529 </span>            :         for (logic [4:0] i = 5'h0; i &lt; 5'h16; i += 5'h1) begin</a>
<a name="530"><span class="lineNum">     530 </span>            :           _RANDOM[i] = `RANDOM; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="531"><span class="lineNum">     531 </span>            :         end     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="532"><span class="lineNum">     532 </span>            :         s1_pc_dup_0 = {_RANDOM[5'h0], _RANDOM[5'h1][8:0]};      // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="533"><span class="lineNum">     533 </span>            :         s1_pc_dup_1 = {_RANDOM[5'h1][31:9], _RANDOM[5'h2][17:0]};       // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="534"><span class="lineNum">     534 </span>            :         s1_pc_dup_2 = {_RANDOM[5'h2][31:18], _RANDOM[5'h3][26:0]};      // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="535"><span class="lineNum">     535 </span>            :         s1_pc_dup_3 = {_RANDOM[5'h3][31:27], _RANDOM[5'h4], _RANDOM[5'h5][3:0]};        // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="536"><span class="lineNum">     536 </span>            :         s2_pc_dup_0 = {_RANDOM[5'h5][31:4], _RANDOM[5'h6][12:0]};       // @[src/main/scala/xiangshan/frontend/BPU.scala:187:86, :188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="537"><span class="lineNum">     537 </span>            :         s2_pc_dup_1 = {_RANDOM[5'h6][31:13], _RANDOM[5'h7][21:0]};      // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="538"><span class="lineNum">     538 </span>            :         s2_pc_dup_2 = {_RANDOM[5'h7][31:22], _RANDOM[5'h8][30:0]};      // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="539"><span class="lineNum">     539 </span>            :         s2_pc_dup_3 = {_RANDOM[5'h8][31], _RANDOM[5'h9], _RANDOM[5'hA][7:0]};   // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="540"><span class="lineNum">     540 </span>            :         s3_pc_dup_0 = {_RANDOM[5'hA][31:8], _RANDOM[5'hB][16:0]};       // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, :189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="541"><span class="lineNum">     541 </span>            :         s3_pc_dup_1 = {_RANDOM[5'hB][31:17], _RANDOM[5'hC][25:0]};      // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="542"><span class="lineNum">     542 </span>            :         s3_pc_dup_2 = {_RANDOM[5'hC][31:26], _RANDOM[5'hD], _RANDOM[5'hE][2:0]};        // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="543"><span class="lineNum">     543 </span>            :         s3_pc_dup_3 = {_RANDOM[5'hE][31:3], _RANDOM[5'hF][11:0]};       // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="544"><span class="lineNum">     544 </span>            :         REG = _RANDOM[5'hF][12];        // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, :191:24, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="545"><span class="lineNum">     545 </span>            :         REG_1 = _RANDOM[5'hF][13];      // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, :191:16, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="546"><span class="lineNum">     546 </span>            :         s3_top = {_RANDOM[5'hF][31:14], _RANDOM[5'h10][22:0]};  // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25]</a>
<a name="547"><span class="lineNum">     547 </span>            :         s3_spec_new_addr = {_RANDOM[5'h10][31:23], _RANDOM[5'h11]};     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25, :575:35]</a>
<a name="548"><span class="lineNum">     548 </span>            :         s3_pushed_in_s2 = _RANDOM[5'h12][0];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34]</a>
<a name="549"><span class="lineNum">     549 </span>            :         s3_popped_in_s2 = _RANDOM[5'h12][1];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :593:34]</a>
<a name="550"><span class="lineNum">     550 </span>            :         s3_meta_ssp = _RANDOM[5'h12][5:2];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="551"><span class="lineNum">     551 </span>            :         s3_meta_sctr = _RANDOM[5'h12][8:6];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="552"><span class="lineNum">     552 </span>            :         s3_meta_TOSW_flag = _RANDOM[5'h12][9];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="553"><span class="lineNum">     553 </span>            :         s3_meta_TOSW_value = _RANDOM[5'h12][14:10];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="554"><span class="lineNum">     554 </span>            :         s3_meta_TOSR_flag = _RANDOM[5'h12][15]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="555"><span class="lineNum">     555 </span>            :         s3_meta_TOSR_value = _RANDOM[5'h12][20:16];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="556"><span class="lineNum">     556 </span>            :         s3_meta_NOS_flag = _RANDOM[5'h12][21];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="557"><span class="lineNum">     557 </span>            :         s3_meta_NOS_value = _RANDOM[5'h12][26:22];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, :603:26]</a>
<a name="558"><span class="lineNum">     558 </span>            :         redirect_next_valid_last_r = _RANDOM[5'h12][27];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :592:34, utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</a>
<a name="559"><span class="lineNum">     559 </span>            :         redirect_next_bits_r_level = _RANDOM[5'h13][17];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="560"><span class="lineNum">     560 </span>            :         redirect_next_bits_r_cfiUpdate_pc = {_RANDOM[5'h13][31:19], _RANDOM[5'h14][27:0]};      // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="561"><span class="lineNum">     561 </span>            :         redirect_next_bits_r_cfiUpdate_pd_isRVC = _RANDOM[5'h14][29];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="562"><span class="lineNum">     562 </span>            :         redirect_next_bits_r_cfiUpdate_pd_isCall = _RANDOM[5'h15][0];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="563"><span class="lineNum">     563 </span>            :         redirect_next_bits_r_cfiUpdate_pd_isRet = _RANDOM[5'h15][1];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="564"><span class="lineNum">     564 </span>            :         redirect_next_bits_r_cfiUpdate_ssp = _RANDOM[5'h15][5:2];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="565"><span class="lineNum">     565 </span>            :         redirect_next_bits_r_cfiUpdate_sctr = _RANDOM[5'h15][7:6];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="566"><span class="lineNum">     566 </span>            :         redirect_next_bits_r_cfiUpdate_TOSW_flag = _RANDOM[5'h15][8];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="567"><span class="lineNum">     567 </span>            :         redirect_next_bits_r_cfiUpdate_TOSW_value = _RANDOM[5'h15][13:9];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="568"><span class="lineNum">     568 </span>            :         redirect_next_bits_r_cfiUpdate_TOSR_flag = _RANDOM[5'h15][14];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="569"><span class="lineNum">     569 </span>            :         redirect_next_bits_r_cfiUpdate_TOSR_value = _RANDOM[5'h15][19:15];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="570"><span class="lineNum">     570 </span>            :         redirect_next_bits_r_cfiUpdate_NOS_flag = _RANDOM[5'h15][20];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="571"><span class="lineNum">     571 </span>            :         redirect_next_bits_r_cfiUpdate_NOS_value = _RANDOM[5'h15][25:21];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="572"><span class="lineNum">     572 </span>            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :       if (reset)        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</span></a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         redirect_next_valid_last_r = 1'h0;      // @[src/main/scala/xiangshan/frontend/BPU.scala:176:26, utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</span></a>
<a name="575"><span class="lineNum">     575 </span>            :     end // initial</a>
<a name="576"><span class="lineNum">     576 </span>            :     `ifdef FIRRTL_AFTER_INITIAL // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="577"><span class="lineNum">     577 </span>            :       `FIRRTL_AFTER_INITIAL     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="578"><span class="lineNum">     578 </span>            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="579"><span class="lineNum">     579 </span>            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="580"><span class="lineNum">     580 </span>            :   DelayN_2 reset_vector_delay ( // @[utility/src/main/scala/utility/Hold.scala:100:23]</a>
<a name="581"><span class="lineNum">     581 </span>            :     .clock  (clock),</a>
<a name="582"><span class="lineNum">     582 </span>            :     .io_in  (io_reset_vector),</a>
<a name="583"><span class="lineNum">     583 </span>            :     .io_out (_reset_vector_delay_io_out)</a>
<a name="584"><span class="lineNum">     584 </span>            :   );</a>
<a name="585"><span class="lineNum">     585 </span>            :   RASStack RASStack (   // @[src/main/scala/xiangshan/frontend/newRAS.scala:536:21]</a>
<a name="586"><span class="lineNum">     586 </span>            :     .clock                       (clock),</a>
<a name="587"><span class="lineNum">     587 </span>            :     .reset                       (reset),</a>
<a name="588"><span class="lineNum">     588 </span>            :     .io_spec_push_valid          (s2_spec_push),        // @[src/main/scala/xiangshan/frontend/newRAS.scala:548:67]</a>
<a name="589"><span class="lineNum">     589 </span>            :     .io_spec_pop_valid           (s2_spec_pop), // @[src/main/scala/xiangshan/frontend/newRAS.scala:549:67]</a>
<a name="590"><span class="lineNum">     590 </span>            :     .io_spec_push_addr           (_s2_spec_new_addr_T_1),       // @[src/main/scala/xiangshan/frontend/newRAS.scala:542:55]</a>
<a name="591"><span class="lineNum">     591 </span>            :     .io_s2_fire                  (io_s2_fire_2),</a>
<a name="592"><span class="lineNum">     592 </span>            :     .io_s3_fire                  (io_s3_fire_2),</a>
<a name="593"><span class="lineNum">     593 </span>            :     .io_s3_cancel</a>
<a name="594"><span class="lineNum">     594 </span>            :       (io_s3_fire_2 &amp; (s3_pushed_in_s2 != s3_push | s3_popped_in_s2 != s3_pop)),    // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:514:44, :515:44, src/main/scala/xiangshan/frontend/newRAS.scala:592:34, :593:34, :597:{33,53,65,84}]</a>
<a name="595"><span class="lineNum">     595 </span>            :     .io_s3_meta_ssp              (s3_meta_ssp), // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="596"><span class="lineNum">     596 </span>            :     .io_s3_meta_sctr             (s3_meta_sctr),        // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="597"><span class="lineNum">     597 </span>            :     .io_s3_meta_TOSW_flag        (s3_meta_TOSW_flag),   // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="598"><span class="lineNum">     598 </span>            :     .io_s3_meta_TOSW_value       (s3_meta_TOSW_value),  // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="599"><span class="lineNum">     599 </span>            :     .io_s3_meta_TOSR_flag        (s3_meta_TOSR_flag),   // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="600"><span class="lineNum">     600 </span>            :     .io_s3_meta_TOSR_value       (s3_meta_TOSR_value),  // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="601"><span class="lineNum">     601 </span>            :     .io_s3_meta_NOS_flag         (s3_meta_NOS_flag),    // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="602"><span class="lineNum">     602 </span>            :     .io_s3_meta_NOS_value        (s3_meta_NOS_value),   // @[src/main/scala/xiangshan/frontend/newRAS.scala:603:26]</a>
<a name="603"><span class="lineNum">     603 </span>            :     .io_s3_missed_pop            (s3_pop &amp; ~s3_popped_in_s2),       // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:515:44, src/main/scala/xiangshan/frontend/newRAS.scala:593:34, :606:{33,36}]</a>
<a name="604"><span class="lineNum">     604 </span>            :     .io_s3_missed_push           (s3_push &amp; ~s3_pushed_in_s2),      // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:514:44, src/main/scala/xiangshan/frontend/newRAS.scala:592:34, :607:{35,38}]</a>
<a name="605"><span class="lineNum">     605 </span>            :     .io_s3_pushAddr              (s3_spec_new_addr),    // @[src/main/scala/xiangshan/frontend/newRAS.scala:575:35]</a>
<a name="606"><span class="lineNum">     606 </span>            :     .io_spec_pop_addr            (_RASStack_io_spec_pop_addr),</a>
<a name="607"><span class="lineNum">     607 </span>            :     .io_commit_push_valid</a>
<a name="608"><span class="lineNum">     608 </span>            :       (io_update_valid &amp; io_update_bits_ftb_entry_tailSlot_valid</a>
<a name="609"><span class="lineNum">     609 </span>            :        &amp; io_update_bits_ftb_entry_isCall &amp; io_update_bits_jmp_taken</a>
<a name="610"><span class="lineNum">     610 </span>            :        &amp; io_update_bits_cfi_idx_valid &amp; _GEN_1),        // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:658:77, src/main/scala/xiangshan/frontend/newRAS.scala:643:42]</a>
<a name="611"><span class="lineNum">     611 </span>            :     .io_commit_pop_valid</a>
<a name="612"><span class="lineNum">     612 </span>            :       (io_update_valid &amp; io_update_bits_ftb_entry_tailSlot_valid</a>
<a name="613"><span class="lineNum">     613 </span>            :        &amp; io_update_bits_ftb_entry_isRet &amp; io_update_bits_jmp_taken</a>
<a name="614"><span class="lineNum">     614 </span>            :        &amp; io_update_bits_cfi_idx_valid &amp; _GEN_1),        // @[src/main/scala/xiangshan/frontend/FrontendBundle.scala:658:77, src/main/scala/xiangshan/frontend/newRAS.scala:644:41]</a>
<a name="615"><span class="lineNum">     615 </span>            :     .io_commit_meta_TOSW_flag    (io_update_bits_meta[17]),     // @[src/main/scala/xiangshan/frontend/newRAS.scala:640:48]</a>
<a name="616"><span class="lineNum">     616 </span>            :     .io_commit_meta_TOSW_value   (io_update_bits_meta[16:12]),  // @[src/main/scala/xiangshan/frontend/newRAS.scala:640:48]</a>
<a name="617"><span class="lineNum">     617 </span>            :     .io_commit_meta_ssp          (io_update_bits_meta[24:21]),  // @[src/main/scala/xiangshan/frontend/newRAS.scala:640:48]</a>
<a name="618"><span class="lineNum">     618 </span>            :     .io_redirect_valid           (redirect_next_valid_last_r),  // @[utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</a>
<a name="619"><span class="lineNum">     619 </span>            :     .io_redirect_isCall</a>
<a name="620"><span class="lineNum">     620 </span>            :       (redirect_next_valid_last_r &amp; ~redirect_next_bits_r_level</a>
<a name="621"><span class="lineNum">     621 </span>            :        &amp; redirect_next_bits_r_cfiUpdate_pd_isCall), // @[src/main/scala/xiangshan/frontend/newRAS.scala:625:56, :626:64, utility/src/main/scala/utility/BitUtils.scala:33:27, utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</a>
<a name="622"><span class="lineNum">     622 </span>            :     .io_redirect_isRet</a>
<a name="623"><span class="lineNum">     623 </span>            :       (redirect_next_valid_last_r &amp; ~redirect_next_bits_r_level</a>
<a name="624"><span class="lineNum">     624 </span>            :        &amp; redirect_next_bits_r_cfiUpdate_pd_isRet),  // @[src/main/scala/xiangshan/frontend/newRAS.scala:625:{56,64}, utility/src/main/scala/utility/BitUtils.scala:33:27, utility/src/main/scala/utility/ClockGatedReg.scala:25:22]</a>
<a name="625"><span class="lineNum">     625 </span>            :     .io_redirect_meta_ssp        (redirect_next_bits_r_cfiUpdate_ssp),  // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="626"><span class="lineNum">     626 </span>            :     .io_redirect_meta_sctr       ({1'h0, redirect_next_bits_r_cfiUpdate_sctr}), // @[src/main/scala/xiangshan/frontend/BPU.scala:176:26, src/main/scala/xiangshan/frontend/newRAS.scala:633:28, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="627"><span class="lineNum">     627 </span>            :     .io_redirect_meta_TOSW_flag  (redirect_next_bits_r_cfiUpdate_TOSW_flag),    // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="628"><span class="lineNum">     628 </span>            :     .io_redirect_meta_TOSW_value (redirect_next_bits_r_cfiUpdate_TOSW_value),   // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="629"><span class="lineNum">     629 </span>            :     .io_redirect_meta_TOSR_flag  (redirect_next_bits_r_cfiUpdate_TOSR_flag),    // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="630"><span class="lineNum">     630 </span>            :     .io_redirect_meta_TOSR_value (redirect_next_bits_r_cfiUpdate_TOSR_value),   // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="631"><span class="lineNum">     631 </span>            :     .io_redirect_meta_NOS_flag   (redirect_next_bits_r_cfiUpdate_NOS_flag),     // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="632"><span class="lineNum">     632 </span>            :     .io_redirect_meta_NOS_value  (redirect_next_bits_r_cfiUpdate_NOS_value),    // @[utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="633"><span class="lineNum">     633 </span>            :     .io_redirect_callAddr</a>
<a name="634"><span class="lineNum">     634 </span>            :       (41'(redirect_next_bits_r_cfiUpdate_pc</a>
<a name="635"><span class="lineNum">     635 </span>            :            + {38'h0, redirect_next_bits_r_cfiUpdate_pd_isRVC ? 3'h2 : 3'h4})),  // @[src/main/scala/xiangshan/frontend/newRAS.scala:637:{45,50}, utility/src/main/scala/utility/BitUtils.scala:33:27]</a>
<a name="636"><span class="lineNum">     636 </span>            :     .io_ssp                      (_RASStack_io_ssp),</a>
<a name="637"><span class="lineNum">     637 </span>            :     .io_sctr                     (_RASStack_io_sctr),</a>
<a name="638"><span class="lineNum">     638 </span>            :     .io_TOSR_flag                (_RASStack_io_TOSR_flag),</a>
<a name="639"><span class="lineNum">     639 </span>            :     .io_TOSR_value               (_RASStack_io_TOSR_value),</a>
<a name="640"><span class="lineNum">     640 </span>            :     .io_TOSW_flag                (_RASStack_io_TOSW_flag),</a>
<a name="641"><span class="lineNum">     641 </span>            :     .io_TOSW_value               (_RASStack_io_TOSW_value),</a>
<a name="642"><span class="lineNum">     642 </span>            :     .io_NOS_flag                 (_RASStack_io_NOS_flag),</a>
<a name="643"><span class="lineNum">     643 </span>            :     .io_NOS_value                (_RASStack_io_NOS_value)</a>
<a name="644"><span class="lineNum">     644 </span>            :   );</a>
<a name="645"><span class="lineNum">     645 </span>            :   assign io_out_s2_pc_0 = s2_pc_dup_0;  // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="646"><span class="lineNum">     646 </span>            :   assign io_out_s2_pc_1 = s2_pc_dup_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="647"><span class="lineNum">     647 </span>            :   assign io_out_s2_pc_2 = s2_pc_dup_2;  // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="648"><span class="lineNum">     648 </span>            :   assign io_out_s2_pc_3 = s2_pc_dup_3;  // @[src/main/scala/xiangshan/frontend/BPU.scala:188:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="649"><span class="lineNum">     649 </span>            :   assign io_out_s2_full_pred_0_br_taken_mask_0 =</a>
<a name="650"><span class="lineNum">     650 </span>            :     io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="651"><span class="lineNum">     651 </span>            :   assign io_out_s2_full_pred_0_br_taken_mask_1 =</a>
<a name="652"><span class="lineNum">     652 </span>            :     io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="653"><span class="lineNum">     653 </span>            :   assign io_out_s2_full_pred_0_slot_valids_0 =</a>
<a name="654"><span class="lineNum">     654 </span>            :     io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="655"><span class="lineNum">     655 </span>            :   assign io_out_s2_full_pred_0_slot_valids_1 =</a>
<a name="656"><span class="lineNum">     656 </span>            :     io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="657"><span class="lineNum">     657 </span>            :   assign io_out_s2_full_pred_0_targets_0 = io_in_bits_resp_in_0_s2_full_pred_0_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="658"><span class="lineNum">     658 </span>            :   assign io_out_s2_full_pred_0_targets_1 =</a>
<a name="659"><span class="lineNum">     659 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_is_jalr</a>
<a name="660"><span class="lineNum">     660 </span>            :       ? (_GEN</a>
<a name="661"><span class="lineNum">     661 </span>            :            ? _RASStack_io_spec_pop_addr</a>
<a name="662"><span class="lineNum">     662 </span>            :            : io_in_bits_resp_in_0_s2_full_pred_0_jalr_target)</a>
<a name="663"><span class="lineNum">     663 </span>            :       : io_in_bits_resp_in_0_s2_full_pred_0_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :536:21, :558:{18,41}, :559:54, :564:26]</a>
<a name="664"><span class="lineNum">     664 </span>            :   assign io_out_s2_full_pred_0_offsets_0 = io_in_bits_resp_in_0_s2_full_pred_0_offsets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="665"><span class="lineNum">     665 </span>            :   assign io_out_s2_full_pred_0_offsets_1 = io_in_bits_resp_in_0_s2_full_pred_0_offsets_1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="666"><span class="lineNum">     666 </span>            :   assign io_out_s2_full_pred_0_fallThroughAddr =</a>
<a name="667"><span class="lineNum">     667 </span>            :     io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="668"><span class="lineNum">     668 </span>            :   assign io_out_s2_full_pred_0_is_br_sharing =</a>
<a name="669"><span class="lineNum">     669 </span>            :     io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="670"><span class="lineNum">     670 </span>            :   assign io_out_s2_full_pred_0_hit = io_in_bits_resp_in_0_s2_full_pred_0_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="671"><span class="lineNum">     671 </span>            :   assign io_out_s2_full_pred_1_br_taken_mask_0 =</a>
<a name="672"><span class="lineNum">     672 </span>            :     io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="673"><span class="lineNum">     673 </span>            :   assign io_out_s2_full_pred_1_br_taken_mask_1 =</a>
<a name="674"><span class="lineNum">     674 </span>            :     io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="675"><span class="lineNum">     675 </span>            :   assign io_out_s2_full_pred_1_slot_valids_0 =</a>
<a name="676"><span class="lineNum">     676 </span>            :     io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="677"><span class="lineNum">     677 </span>            :   assign io_out_s2_full_pred_1_slot_valids_1 =</a>
<a name="678"><span class="lineNum">     678 </span>            :     io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="679"><span class="lineNum">     679 </span>            :   assign io_out_s2_full_pred_1_targets_0 = io_in_bits_resp_in_0_s2_full_pred_1_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="680"><span class="lineNum">     680 </span>            :   assign io_out_s2_full_pred_1_targets_1 =</a>
<a name="681"><span class="lineNum">     681 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_is_jalr</a>
<a name="682"><span class="lineNum">     682 </span>            :       ? (_GEN</a>
<a name="683"><span class="lineNum">     683 </span>            :            ? _RASStack_io_spec_pop_addr</a>
<a name="684"><span class="lineNum">     684 </span>            :            : io_in_bits_resp_in_0_s2_full_pred_1_jalr_target)</a>
<a name="685"><span class="lineNum">     685 </span>            :       : io_in_bits_resp_in_0_s2_full_pred_1_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :536:21, :558:{18,41}, :559:54, :564:26]</a>
<a name="686"><span class="lineNum">     686 </span>            :   assign io_out_s2_full_pred_1_offsets_0 = io_in_bits_resp_in_0_s2_full_pred_1_offsets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="687"><span class="lineNum">     687 </span>            :   assign io_out_s2_full_pred_1_offsets_1 = io_in_bits_resp_in_0_s2_full_pred_1_offsets_1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="688"><span class="lineNum">     688 </span>            :   assign io_out_s2_full_pred_1_fallThroughAddr =</a>
<a name="689"><span class="lineNum">     689 </span>            :     io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="690"><span class="lineNum">     690 </span>            :   assign io_out_s2_full_pred_1_is_br_sharing =</a>
<a name="691"><span class="lineNum">     691 </span>            :     io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="692"><span class="lineNum">     692 </span>            :   assign io_out_s2_full_pred_1_hit = io_in_bits_resp_in_0_s2_full_pred_1_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="693"><span class="lineNum">     693 </span>            :   assign io_out_s2_full_pred_2_br_taken_mask_0 =</a>
<a name="694"><span class="lineNum">     694 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="695"><span class="lineNum">     695 </span>            :   assign io_out_s2_full_pred_2_br_taken_mask_1 =</a>
<a name="696"><span class="lineNum">     696 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="697"><span class="lineNum">     697 </span>            :   assign io_out_s2_full_pred_2_slot_valids_0 =</a>
<a name="698"><span class="lineNum">     698 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="699"><span class="lineNum">     699 </span>            :   assign io_out_s2_full_pred_2_slot_valids_1 =</a>
<a name="700"><span class="lineNum">     700 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="701"><span class="lineNum">     701 </span>            :   assign io_out_s2_full_pred_2_targets_0 = io_in_bits_resp_in_0_s2_full_pred_2_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="702"><span class="lineNum">     702 </span>            :   assign io_out_s2_full_pred_2_targets_1 =</a>
<a name="703"><span class="lineNum">     703 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_is_jalr</a>
<a name="704"><span class="lineNum">     704 </span>            :       ? (_GEN</a>
<a name="705"><span class="lineNum">     705 </span>            :            ? _RASStack_io_spec_pop_addr</a>
<a name="706"><span class="lineNum">     706 </span>            :            : io_in_bits_resp_in_0_s2_full_pred_2_jalr_target)</a>
<a name="707"><span class="lineNum">     707 </span>            :       : io_in_bits_resp_in_0_s2_full_pred_2_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :536:21, :558:{18,41}, :559:54, :564:26]</a>
<a name="708"><span class="lineNum">     708 </span>            :   assign io_out_s2_full_pred_2_offsets_0 = io_in_bits_resp_in_0_s2_full_pred_2_offsets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="709"><span class="lineNum">     709 </span>            :   assign io_out_s2_full_pred_2_offsets_1 = io_in_bits_resp_in_0_s2_full_pred_2_offsets_1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="710"><span class="lineNum">     710 </span>            :   assign io_out_s2_full_pred_2_fallThroughAddr =</a>
<a name="711"><span class="lineNum">     711 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="712"><span class="lineNum">     712 </span>            :   assign io_out_s2_full_pred_2_is_br_sharing =</a>
<a name="713"><span class="lineNum">     713 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="714"><span class="lineNum">     714 </span>            :   assign io_out_s2_full_pred_2_hit = io_in_bits_resp_in_0_s2_full_pred_2_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="715"><span class="lineNum">     715 </span>            :   assign io_out_s2_full_pred_3_br_taken_mask_0 =</a>
<a name="716"><span class="lineNum">     716 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="717"><span class="lineNum">     717 </span>            :   assign io_out_s2_full_pred_3_br_taken_mask_1 =</a>
<a name="718"><span class="lineNum">     718 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="719"><span class="lineNum">     719 </span>            :   assign io_out_s2_full_pred_3_slot_valids_0 =</a>
<a name="720"><span class="lineNum">     720 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="721"><span class="lineNum">     721 </span>            :   assign io_out_s2_full_pred_3_slot_valids_1 =</a>
<a name="722"><span class="lineNum">     722 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="723"><span class="lineNum">     723 </span>            :   assign io_out_s2_full_pred_3_targets_0 = io_in_bits_resp_in_0_s2_full_pred_3_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="724"><span class="lineNum">     724 </span>            :   assign io_out_s2_full_pred_3_targets_1 =</a>
<a name="725"><span class="lineNum">     725 </span>            :     io_in_bits_resp_in_0_s2_full_pred_2_is_jalr</a>
<a name="726"><span class="lineNum">     726 </span>            :       ? (_GEN</a>
<a name="727"><span class="lineNum">     727 </span>            :            ? _RASStack_io_spec_pop_addr</a>
<a name="728"><span class="lineNum">     728 </span>            :            : io_in_bits_resp_in_0_s2_full_pred_3_jalr_target)</a>
<a name="729"><span class="lineNum">     729 </span>            :       : io_in_bits_resp_in_0_s2_full_pred_3_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :536:21, :558:{18,41}, :559:54, :564:26]</a>
<a name="730"><span class="lineNum">     730 </span>            :   assign io_out_s2_full_pred_3_offsets_0 = io_in_bits_resp_in_0_s2_full_pred_3_offsets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="731"><span class="lineNum">     731 </span>            :   assign io_out_s2_full_pred_3_offsets_1 = io_in_bits_resp_in_0_s2_full_pred_3_offsets_1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="732"><span class="lineNum">     732 </span>            :   assign io_out_s2_full_pred_3_fallThroughAddr =</a>
<a name="733"><span class="lineNum">     733 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="734"><span class="lineNum">     734 </span>            :   assign io_out_s2_full_pred_3_fallThroughErr =</a>
<a name="735"><span class="lineNum">     735 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="736"><span class="lineNum">     736 </span>            :   assign io_out_s2_full_pred_3_is_br_sharing =</a>
<a name="737"><span class="lineNum">     737 </span>            :     io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="738"><span class="lineNum">     738 </span>            :   assign io_out_s2_full_pred_3_hit = io_in_bits_resp_in_0_s2_full_pred_3_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="739"><span class="lineNum">     739 </span>            :   assign io_out_s3_pc_0 = s3_pc_dup_0;  // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="740"><span class="lineNum">     740 </span>            :   assign io_out_s3_pc_1 = s3_pc_dup_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="741"><span class="lineNum">     741 </span>            :   assign io_out_s3_pc_2 = s3_pc_dup_2;  // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="742"><span class="lineNum">     742 </span>            :   assign io_out_s3_pc_3 = s3_pc_dup_3;  // @[src/main/scala/xiangshan/frontend/BPU.scala:189:86, src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="743"><span class="lineNum">     743 </span>            :   assign io_out_s3_full_pred_0_br_taken_mask_0 =</a>
<a name="744"><span class="lineNum">     744 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="745"><span class="lineNum">     745 </span>            :   assign io_out_s3_full_pred_0_br_taken_mask_1 =</a>
<a name="746"><span class="lineNum">     746 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="747"><span class="lineNum">     747 </span>            :   assign io_out_s3_full_pred_0_slot_valids_0 =</a>
<a name="748"><span class="lineNum">     748 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="749"><span class="lineNum">     749 </span>            :   assign io_out_s3_full_pred_0_slot_valids_1 =</a>
<a name="750"><span class="lineNum">     750 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="751"><span class="lineNum">     751 </span>            :   assign io_out_s3_full_pred_0_targets_0 = io_in_bits_resp_in_0_s3_full_pred_0_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="752"><span class="lineNum">     752 </span>            :   assign io_out_s3_full_pred_0_targets_1 =</a>
<a name="753"><span class="lineNum">     753 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_is_jalr</a>
<a name="754"><span class="lineNum">     754 </span>            :       ? (_GEN_0 ? s3_top : io_in_bits_resp_in_0_s3_full_pred_0_jalr_target)</a>
<a name="755"><span class="lineNum">     755 </span>            :       : io_in_bits_resp_in_0_s3_full_pred_0_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25, :583:{18,41}, :584:54, :589:26]</a>
<a name="756"><span class="lineNum">     756 </span>            :   assign io_out_s3_full_pred_0_fallThroughAddr =</a>
<a name="757"><span class="lineNum">     757 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="758"><span class="lineNum">     758 </span>            :   assign io_out_s3_full_pred_0_fallThroughErr =</a>
<a name="759"><span class="lineNum">     759 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="760"><span class="lineNum">     760 </span>            :   assign io_out_s3_full_pred_0_is_br_sharing =</a>
<a name="761"><span class="lineNum">     761 </span>            :     io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="762"><span class="lineNum">     762 </span>            :   assign io_out_s3_full_pred_0_hit = io_in_bits_resp_in_0_s3_full_pred_0_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="763"><span class="lineNum">     763 </span>            :   assign io_out_s3_full_pred_1_br_taken_mask_0 =</a>
<a name="764"><span class="lineNum">     764 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="765"><span class="lineNum">     765 </span>            :   assign io_out_s3_full_pred_1_br_taken_mask_1 =</a>
<a name="766"><span class="lineNum">     766 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="767"><span class="lineNum">     767 </span>            :   assign io_out_s3_full_pred_1_slot_valids_0 =</a>
<a name="768"><span class="lineNum">     768 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="769"><span class="lineNum">     769 </span>            :   assign io_out_s3_full_pred_1_slot_valids_1 =</a>
<a name="770"><span class="lineNum">     770 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="771"><span class="lineNum">     771 </span>            :   assign io_out_s3_full_pred_1_targets_0 = io_in_bits_resp_in_0_s3_full_pred_1_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="772"><span class="lineNum">     772 </span>            :   assign io_out_s3_full_pred_1_targets_1 =</a>
<a name="773"><span class="lineNum">     773 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_is_jalr</a>
<a name="774"><span class="lineNum">     774 </span>            :       ? (_GEN_0 ? s3_top : io_in_bits_resp_in_0_s3_full_pred_1_jalr_target)</a>
<a name="775"><span class="lineNum">     775 </span>            :       : io_in_bits_resp_in_0_s3_full_pred_1_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25, :583:{18,41}, :584:54, :589:26]</a>
<a name="776"><span class="lineNum">     776 </span>            :   assign io_out_s3_full_pred_1_fallThroughAddr =</a>
<a name="777"><span class="lineNum">     777 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="778"><span class="lineNum">     778 </span>            :   assign io_out_s3_full_pred_1_fallThroughErr =</a>
<a name="779"><span class="lineNum">     779 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="780"><span class="lineNum">     780 </span>            :   assign io_out_s3_full_pred_1_is_br_sharing =</a>
<a name="781"><span class="lineNum">     781 </span>            :     io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="782"><span class="lineNum">     782 </span>            :   assign io_out_s3_full_pred_1_hit = io_in_bits_resp_in_0_s3_full_pred_1_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="783"><span class="lineNum">     783 </span>            :   assign io_out_s3_full_pred_2_br_taken_mask_0 =</a>
<a name="784"><span class="lineNum">     784 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="785"><span class="lineNum">     785 </span>            :   assign io_out_s3_full_pred_2_br_taken_mask_1 =</a>
<a name="786"><span class="lineNum">     786 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="787"><span class="lineNum">     787 </span>            :   assign io_out_s3_full_pred_2_slot_valids_0 =</a>
<a name="788"><span class="lineNum">     788 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="789"><span class="lineNum">     789 </span>            :   assign io_out_s3_full_pred_2_slot_valids_1 =</a>
<a name="790"><span class="lineNum">     790 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="791"><span class="lineNum">     791 </span>            :   assign io_out_s3_full_pred_2_targets_0 = io_in_bits_resp_in_0_s3_full_pred_2_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="792"><span class="lineNum">     792 </span>            :   assign io_out_s3_full_pred_2_targets_1 =</a>
<a name="793"><span class="lineNum">     793 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_is_jalr</a>
<a name="794"><span class="lineNum">     794 </span>            :       ? (_GEN_0 ? s3_top : io_in_bits_resp_in_0_s3_full_pred_2_jalr_target)</a>
<a name="795"><span class="lineNum">     795 </span>            :       : io_in_bits_resp_in_0_s3_full_pred_2_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25, :583:{18,41}, :584:54, :589:26]</a>
<a name="796"><span class="lineNum">     796 </span>            :   assign io_out_s3_full_pred_2_fallThroughAddr =</a>
<a name="797"><span class="lineNum">     797 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="798"><span class="lineNum">     798 </span>            :   assign io_out_s3_full_pred_2_fallThroughErr =</a>
<a name="799"><span class="lineNum">     799 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="800"><span class="lineNum">     800 </span>            :   assign io_out_s3_full_pred_2_is_br_sharing =</a>
<a name="801"><span class="lineNum">     801 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="802"><span class="lineNum">     802 </span>            :   assign io_out_s3_full_pred_2_hit = io_in_bits_resp_in_0_s3_full_pred_2_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="803"><span class="lineNum">     803 </span>            :   assign io_out_s3_full_pred_3_br_taken_mask_0 =</a>
<a name="804"><span class="lineNum">     804 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="805"><span class="lineNum">     805 </span>            :   assign io_out_s3_full_pred_3_br_taken_mask_1 =</a>
<a name="806"><span class="lineNum">     806 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="807"><span class="lineNum">     807 </span>            :   assign io_out_s3_full_pred_3_slot_valids_0 =</a>
<a name="808"><span class="lineNum">     808 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="809"><span class="lineNum">     809 </span>            :   assign io_out_s3_full_pred_3_slot_valids_1 =</a>
<a name="810"><span class="lineNum">     810 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="811"><span class="lineNum">     811 </span>            :   assign io_out_s3_full_pred_3_targets_0 = io_in_bits_resp_in_0_s3_full_pred_3_targets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="812"><span class="lineNum">     812 </span>            :   assign io_out_s3_full_pred_3_targets_1 =</a>
<a name="813"><span class="lineNum">     813 </span>            :     io_in_bits_resp_in_0_s3_full_pred_2_is_jalr</a>
<a name="814"><span class="lineNum">     814 </span>            :       ? (_GEN_0 ? s3_top : io_in_bits_resp_in_0_s3_full_pred_3_jalr_target)</a>
<a name="815"><span class="lineNum">     815 </span>            :       : io_in_bits_resp_in_0_s3_full_pred_3_targets_1;  // @[src/main/scala/xiangshan/frontend/BPU.scala:174:10, src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25, :583:{18,41}, :584:54, :589:26]</a>
<a name="816"><span class="lineNum">     816 </span>            :   assign io_out_s3_full_pred_3_offsets_0 = io_in_bits_resp_in_0_s3_full_pred_3_offsets_0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="817"><span class="lineNum">     817 </span>            :   assign io_out_s3_full_pred_3_offsets_1 = io_in_bits_resp_in_0_s3_full_pred_3_offsets_1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="818"><span class="lineNum">     818 </span>            :   assign io_out_s3_full_pred_3_fallThroughAddr =</a>
<a name="819"><span class="lineNum">     819 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="820"><span class="lineNum">     820 </span>            :   assign io_out_s3_full_pred_3_fallThroughErr =</a>
<a name="821"><span class="lineNum">     821 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="822"><span class="lineNum">     822 </span>            :   assign io_out_s3_full_pred_3_is_br_sharing =</a>
<a name="823"><span class="lineNum">     823 </span>            :     io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="824"><span class="lineNum">     824 </span>            :   assign io_out_s3_full_pred_3_hit = io_in_bits_resp_in_0_s3_full_pred_3_hit;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="825"><span class="lineNum">     825 </span>            :   assign io_out_last_stage_meta =</a>
<a name="826"><span class="lineNum">     826 </span>            :     {198'h0,</a>
<a name="827"><span class="lineNum">     827 </span>            :      s3_meta_ssp,</a>
<a name="828"><span class="lineNum">     828 </span>            :      s3_meta_sctr,</a>
<a name="829"><span class="lineNum">     829 </span>            :      s3_meta_TOSW_flag,</a>
<a name="830"><span class="lineNum">     830 </span>            :      s3_meta_TOSW_value,</a>
<a name="831"><span class="lineNum">     831 </span>            :      s3_meta_TOSR_flag,</a>
<a name="832"><span class="lineNum">     832 </span>            :      s3_meta_TOSR_value,</a>
<a name="833"><span class="lineNum">     833 </span>            :      s3_meta_NOS_flag,</a>
<a name="834"><span class="lineNum">     834 </span>            :      s3_meta_NOS_value};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26, :618:26]</a>
<a name="835"><span class="lineNum">     835 </span>            :   assign io_out_last_stage_spec_info_ssp = s3_meta_ssp; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="836"><span class="lineNum">     836 </span>            :   assign io_out_last_stage_spec_info_sctr = s3_meta_sctr[1:0];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26, :612:37]</a>
<a name="837"><span class="lineNum">     837 </span>            :   assign io_out_last_stage_spec_info_TOSW_flag = s3_meta_TOSW_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="838"><span class="lineNum">     838 </span>            :   assign io_out_last_stage_spec_info_TOSW_value = s3_meta_TOSW_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="839"><span class="lineNum">     839 </span>            :   assign io_out_last_stage_spec_info_TOSR_flag = s3_meta_TOSR_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="840"><span class="lineNum">     840 </span>            :   assign io_out_last_stage_spec_info_TOSR_value = s3_meta_TOSR_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="841"><span class="lineNum">     841 </span>            :   assign io_out_last_stage_spec_info_NOS_flag = s3_meta_NOS_flag;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="842"><span class="lineNum">     842 </span>            :   assign io_out_last_stage_spec_info_NOS_value = s3_meta_NOS_value;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :603:26]</a>
<a name="843"><span class="lineNum">     843 </span>            :   assign io_out_last_stage_spec_info_topAddr = s3_top;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7, :574:25]</a>
<a name="844"><span class="lineNum">     844 </span>            :   assign io_out_last_stage_ftb_entry_valid =</a>
<a name="845"><span class="lineNum">     845 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_valid;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="846"><span class="lineNum">     846 </span>            :   assign io_out_last_stage_ftb_entry_brSlots_0_offset =</a>
<a name="847"><span class="lineNum">     847 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="848"><span class="lineNum">     848 </span>            :   assign io_out_last_stage_ftb_entry_brSlots_0_lower =</a>
<a name="849"><span class="lineNum">     849 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="850"><span class="lineNum">     850 </span>            :   assign io_out_last_stage_ftb_entry_brSlots_0_tarStat =</a>
<a name="851"><span class="lineNum">     851 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="852"><span class="lineNum">     852 </span>            :   assign io_out_last_stage_ftb_entry_brSlots_0_sharing =</a>
<a name="853"><span class="lineNum">     853 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="854"><span class="lineNum">     854 </span>            :   assign io_out_last_stage_ftb_entry_brSlots_0_valid =</a>
<a name="855"><span class="lineNum">     855 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="856"><span class="lineNum">     856 </span>            :   assign io_out_last_stage_ftb_entry_tailSlot_offset =</a>
<a name="857"><span class="lineNum">     857 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="858"><span class="lineNum">     858 </span>            :   assign io_out_last_stage_ftb_entry_tailSlot_lower =</a>
<a name="859"><span class="lineNum">     859 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="860"><span class="lineNum">     860 </span>            :   assign io_out_last_stage_ftb_entry_tailSlot_tarStat =</a>
<a name="861"><span class="lineNum">     861 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="862"><span class="lineNum">     862 </span>            :   assign io_out_last_stage_ftb_entry_tailSlot_sharing =</a>
<a name="863"><span class="lineNum">     863 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing; // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="864"><span class="lineNum">     864 </span>            :   assign io_out_last_stage_ftb_entry_tailSlot_valid =</a>
<a name="865"><span class="lineNum">     865 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="866"><span class="lineNum">     866 </span>            :   assign io_out_last_stage_ftb_entry_pftAddr =</a>
<a name="867"><span class="lineNum">     867 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="868"><span class="lineNum">     868 </span>            :   assign io_out_last_stage_ftb_entry_carry =</a>
<a name="869"><span class="lineNum">     869 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_carry;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="870"><span class="lineNum">     870 </span>            :   assign io_out_last_stage_ftb_entry_isCall =</a>
<a name="871"><span class="lineNum">     871 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_isCall;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="872"><span class="lineNum">     872 </span>            :   assign io_out_last_stage_ftb_entry_isRet =</a>
<a name="873"><span class="lineNum">     873 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_isRet;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="874"><span class="lineNum">     874 </span>            :   assign io_out_last_stage_ftb_entry_isJalr =</a>
<a name="875"><span class="lineNum">     875 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="876"><span class="lineNum">     876 </span>            :   assign io_out_last_stage_ftb_entry_last_may_be_rvi_call =</a>
<a name="877"><span class="lineNum">     877 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="878"><span class="lineNum">     878 </span>            :   assign io_out_last_stage_ftb_entry_always_taken_0 =</a>
<a name="879"><span class="lineNum">     879 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="880"><span class="lineNum">     880 </span>            :   assign io_out_last_stage_ftb_entry_always_taken_1 =</a>
<a name="881"><span class="lineNum">     881 </span>            :     io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:75:7]</a>
<a name="882"><span class="lineNum">     882 </span>            : endmodule</a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
