{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571990853348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571990853355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 10:07:33 2019 " "Processing started: Fri Oct 25 10:07:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571990853355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990853355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_demo -c counter_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_demo -c counter_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990853355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571990854635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571990854635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter-rtl " "Found design unit 1: sync_counter-rtl" {  } { { "../vhdl/sync_counter.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875785 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter " "Found entity 1: sync_counter" {  } { { "../vhdl/sync_counter.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990875785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-rtl " "Found design unit 1: segment_decoder-rtl" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875788 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990875788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_jk-rtl " "Found design unit 1: ff_jk-rtl" {  } { { "../vhdl/ff_jk.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875791 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "../vhdl/ff_jk.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990875791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 enableGen " "Found entity 1: enableGen" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 27 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990875796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_demo-rtl " "Found design unit 1: counter_demo-rtl" {  } { { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875799 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_demo " "Found entity 1: counter_demo" {  } { { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571990875799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990875799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_demo " "Elaborating entity \"counter_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571990876815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_counter sync_counter:sync_C " "Elaborating entity \"sync_counter\" for hierarchy \"sync_counter:sync_C\"" {  } { { "../vhdl/counter_demo.vhd" "sync_C" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571990876826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_jk sync_counter:sync_C\|ff_jk:\\ff:0:f " "Elaborating entity \"ff_jk\" for hierarchy \"sync_counter:sync_C\|ff_jk:\\ff:0:f\"" {  } { { "../vhdl/sync_counter.vhdl" "\\ff:0:f" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571990876835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enableGen enableGen:ena_Gen " "Elaborating entity \"enableGen\" for hierarchy \"enableGen:ena_Gen\"" {  } { { "../vhdl/counter_demo.vhd" "ena_Gen" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571990876847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder segment_decoder:seg " "Elaborating entity \"segment_decoder\" for hierarchy \"segment_decoder:seg\"" {  } { { "../vhdl/counter_demo.vhd" "seg" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571990876862 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|clkEnable_out " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|clkEnable_out\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1413 25 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|clk~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|clk~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 209 15 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[21\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[21\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 226 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[22\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[22\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 243 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[6\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[6\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1259 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[25\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[25\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1276 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[5\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[5\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1306 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[19\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[19\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1323 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[10\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[10\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1353 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[9\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[9\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1370 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[17\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[17\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 277 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[18\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[18\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 294 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[16\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[16\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 608 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[4\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[4\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 625 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[23\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[23\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 655 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[7\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[7\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 672 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[3\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[3\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 777 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[15\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[15\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 794 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[14\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[14\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 837 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[11\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[11\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 854 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[8\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[8\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 884 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[24\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[24\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 901 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[1\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[1\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 946 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[13\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[13\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 963 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[20\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[20\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 993 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[2\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[2\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1010 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[0\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[0\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1170 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[12\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[12\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 1187 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|nReset~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|nReset~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 260 18 0 } } { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 58 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1571990877570 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1571990877570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[1\] GND " "Pin \"hex1_n\[1\]\" is stuck at GND" {  } { { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571990877591 "|counter_demo|hex1_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[2\] GND " "Pin \"hex1_n\[2\]\" is stuck at GND" {  } { { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571990877591 "|counter_demo|hex1_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[6\] VCC " "Pin \"hex1_n\[6\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571990877591 "|counter_demo|hex1_n[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571990877591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571990877688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571990878402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571990878402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571990878637 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571990878637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571990878637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571990878637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571990878683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 10:07:58 2019 " "Processing ended: Fri Oct 25 10:07:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571990878683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571990878683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571990878683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571990878683 ""}
