==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top allo_DDitBlock 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_ddit.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'tb_ddit.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/work/shared/users/ugrad/sl3558/mdlm/dit_numpy_allo/Allo_DDitBlock.prj/out.prj/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
