Violated 1301: no Escape should be used on < clk >.
Violated 1004: Signals test.clk is driven by 2 devices.
Violated 1099: Signal "clk" Driven By Constant.
Violated 1127: signal name "clk" does not match to regular expression s_.
Violated 1187: wire "clk" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1289: Signal test.clk Assigned to 'x'.
Violated 1301: no Escape should be used on < d >.
Violated 1127: signal name "d" does not match to regular expression s_.
Violated 1143: 'reg' declaration "d" is detected.
Violated 1187: wire "d" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < q >.
Violated 1127: signal name "q" does not match to regular expression s_.
Violated 1187: wire "q" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1003: Clock signals "test.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1093: Constant Event Expression "clk".
Violated 1168: register ouput name "q" does not match to regular expression .*_r.
Violated 1169: register Input name "d" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clk".
Violated 1147: State register name "q" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d" not in library.
Violated 1199: next register name "d" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1257: signals should be declared one per line with a comment at the end d. File: 1211_Separate_Clock_Generate_Circuit_in_Different_Modules.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end q. File: 1211_Separate_Clock_Generate_Circuit_in_Different_Modules.v , Line: 0
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 36.