12:43:40
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "iCE40LP384_blink_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2113281950 seconds
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 13:05:15 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
Verilog syntax check successful!
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.

@W: CL157 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":10:7:10:10|*Output LED2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":11:6:11:11|Input BUTTON is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:05:15 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:05:16 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:05:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:05:17 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 13:05:18 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":10:7:10:10|Tristate driver LED2 (in view: work.main(verilog)) on net LED2 (in view: work.main(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
main|clk     260.2 MHz     3.844         inferred     Autoconstr_clkgroup_0     25   
=====================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":19:0:19:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":10:7:10:10|Tristate driver LED2 (in view: work.main(verilog)) on net LED2 (in view: work.main(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:05:18 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 13:05:19 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":10:7:10:10|Tristate driver LED2 (in view: work.main(verilog)) on net LED2 (in view: work.main(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":19:0:19:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":19:0:19:5|Found counter in view:work.main(verilog) instance clk_div[24:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.59ns		  24 /        25
   2		0h:00m:00s		    -1.59ns		  24 /        25

   3		0h:00m:00s		    -1.59ns		  24 /        25


   4		0h:00m:00s		    -1.59ns		  24 /        25
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               25         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 7.75ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 13:05:21 2023
#


Top view:               main
Requested Frequency:    129.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.368

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           129.0 MHz     109.6 MHz     7.754         9.123         -1.368     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  7.754       -1.368  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.368
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.168
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -0.968
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -0.768
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -0.568
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.368
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.168
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       0.032 
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       0.232 
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       0.432 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type       Pin     Net               Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
clk_div[24]     main|clk      SB_DFF     D       clk_div_s[24]     7.599        -1.368
clk_div[23]     main|clk      SB_DFF     D       clk_div_s[23]     7.599        -1.168
clk_div[22]     main|clk      SB_DFF     D       clk_div_s[22]     7.599        -0.968
clk_div[21]     main|clk      SB_DFF     D       clk_div_s[21]     7.599        -0.768
clk_div[20]     main|clk      SB_DFF     D       clk_div_s[20]     7.599        -0.568
clk_div[19]     main|clk      SB_DFF     D       clk_div_s[19]     7.599        -0.368
clk_div[18]     main|clk      SB_DFF     D       clk_div_s[18]     7.599        -0.168
clk_div[17]     main|clk      SB_DFF     D       clk_div_s[17]     7.599        0.032 
clk_div[16]     main|clk      SB_DFF     D       clk_div_s[16]     7.599        0.232 
clk_div[15]     main|clk      SB_DFF     D       clk_div_s[15]     7.599        0.432 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.368

    Number of logic level(s):                25
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[0]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]            Net          -        -       0.834     -           2         
clk_div_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[0]        Net          -        -       0.014     -           2         
clk_div_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_cry[22]       Net          -        -       0.014     -           2         
clk_div_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
clk_div_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
clk_div_cry[23]       Net          -        -       0.386     -           1         
clk_div_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
clk_div_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
clk_div_s[24]         Net          -        -       1.507     -           1         
clk_div[24]           SB_DFF       D        In      -         8.967       -         
====================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.168

    Number of logic level(s):                24
    Starting point:                          clk_div[1] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[1]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]            Net          -        -       0.834     -           2         
clk_div_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[22]       Net          -        -       0.014     -           2         
clk_div_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
clk_div_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_cry[23]       Net          -        -       0.386     -           1         
clk_div_RNO[24]       SB_LUT4      I3       In      -         6.795       -         
clk_div_RNO[24]       SB_LUT4      O        Out     0.465     7.261       -         
clk_div_s[24]         Net          -        -       1.507     -           1         
clk_div[24]           SB_DFF       D        In      -         8.768       -         
====================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.168

    Number of logic level(s):                24
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[23] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[0]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]            Net          -        -       0.834     -           2         
clk_div_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[0]        Net          -        -       0.014     -           2         
clk_div_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_cry[22]       Net          -        -       0.386     -           2         
clk_div_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
clk_div_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
clk_div_s[23]         Net          -        -       1.507     -           1         
clk_div[23]           SB_DFF       D        In      -         8.768       -         
====================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                23
    Starting point:                          clk_div[2] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[2]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]            Net          -        -       0.834     -           2         
clk_div_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[22]       Net          -        -       0.014     -           2         
clk_div_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[23]       Net          -        -       0.386     -           1         
clk_div_RNO[24]       SB_LUT4      I3       In      -         6.595       -         
clk_div_RNO[24]       SB_LUT4      O        Out     0.465     7.061       -         
clk_div_s[24]         Net          -        -       1.507     -           1         
clk_div[24]           SB_DFF       D        In      -         8.568       -         
====================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                23
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[22] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[0]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]            Net          -        -       0.834     -           2         
clk_div_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[0]        Net          -        -       0.014     -           2         
clk_div_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[21]       Net          -        -       0.386     -           2         
clk_div_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
clk_div_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
clk_div_s[22]         Net          -        -       1.507     -           1         
clk_div[22]           SB_DFF       D        In      -         8.568       -         
====================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
SB_CARRY        24 uses
SB_DFF          25 uses
SB_LUT4         25 uses

I/O ports: 4
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (6%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 25 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:05:21 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal LED2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 5 (sec)
edif parser succeed.
Unrecognizable name main
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 13:09:47 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:09:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:09:47 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:09:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:09:49 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 13:09:49 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
main|clk     260.2 MHz     3.844         inferred     Autoconstr_clkgroup_0     25   
=====================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":20:0:20:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:09:49 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 13:09:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":20:0:20:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":20:0:20:5|Found counter in view:work.main(verilog) instance clk_div[24:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.59ns		  24 /        25
   2		0h:00m:00s		    -1.59ns		  24 /        25

   3		0h:00m:00s		    -1.59ns		  24 /        25


   4		0h:00m:00s		    -1.59ns		  24 /        25
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               25         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 7.75ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 13:09:51 2023
#


Top view:               main
Requested Frequency:    129.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.368

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           129.0 MHz     109.6 MHz     7.754         9.123         -1.368     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  7.754       -1.368  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.368
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.168
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -0.968
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -0.768
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -0.568
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.368
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.168
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       0.032 
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       0.232 
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       0.432 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                           Required           
Instance        Reference     Type       Pin     Net               Time         Slack 
                Clock                                                                 
--------------------------------------------------------------------------------------
clk_div[24]     main|clk      SB_DFF     D       clk_div_s[24]     7.599        -1.368
clk_div[23]     main|clk      SB_DFF     D       clk_div_s[23]     7.599        -1.168
clk_div[22]     main|clk      SB_DFF     D       clk_div_s[22]     7.599        -0.968
clk_div[21]     main|clk      SB_DFF     D       clk_div_s[21]     7.599        -0.768
clk_div[20]     main|clk      SB_DFF     D       clk_div_s[20]     7.599        -0.568
clk_div[19]     main|clk      SB_DFF     D       clk_div_s[19]     7.599        -0.368
clk_div[18]     main|clk      SB_DFF     D       clk_div_s[18]     7.599        -0.168
clk_div[17]     main|clk      SB_DFF     D       clk_div_s[17]     7.599        0.032 
clk_div[16]     main|clk      SB_DFF     D       clk_div_s[16]     7.599        0.232 
clk_div[15]     main|clk      SB_DFF     D       clk_div_s[15]     7.599        0.432 
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.368

    Number of logic level(s):                25
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[0]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]            Net          -        -       0.834     -           2         
clk_div_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[0]        Net          -        -       0.014     -           2         
clk_div_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_cry[22]       Net          -        -       0.014     -           2         
clk_div_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
clk_div_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
clk_div_cry[23]       Net          -        -       0.386     -           1         
clk_div_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
clk_div_RNO[24]       SB_LUT4      O        Out     0.465     7.460       -         
clk_div_s[24]         Net          -        -       1.507     -           1         
clk_div[24]           SB_DFF       D        In      -         8.967       -         
====================================================================================
Total path delay (propagation time + setup) of 9.122 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.168

    Number of logic level(s):                24
    Starting point:                          clk_div[1] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[1]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]            Net          -        -       0.834     -           2         
clk_div_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[22]       Net          -        -       0.014     -           2         
clk_div_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
clk_div_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_cry[23]       Net          -        -       0.386     -           1         
clk_div_RNO[24]       SB_LUT4      I3       In      -         6.795       -         
clk_div_RNO[24]       SB_LUT4      O        Out     0.465     7.261       -         
clk_div_s[24]         Net          -        -       1.507     -           1         
clk_div[24]           SB_DFF       D        In      -         8.768       -         
====================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.168

    Number of logic level(s):                24
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[23] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[0]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]            Net          -        -       0.834     -           2         
clk_div_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[0]        Net          -        -       0.014     -           2         
clk_div_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_cry[22]       Net          -        -       0.386     -           2         
clk_div_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
clk_div_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
clk_div_s[23]         Net          -        -       1.507     -           1         
clk_div[23]           SB_DFF       D        In      -         8.768       -         
====================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                23
    Starting point:                          clk_div[2] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[2]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]            Net          -        -       0.834     -           2         
clk_div_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[21]       Net          -        -       0.014     -           2         
clk_div_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[22]       Net          -        -       0.014     -           2         
clk_div_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[23]       Net          -        -       0.386     -           1         
clk_div_RNO[24]       SB_LUT4      I3       In      -         6.595       -         
clk_div_RNO[24]       SB_LUT4      O        Out     0.465     7.061       -         
clk_div_s[24]         Net          -        -       1.507     -           1         
clk_div[24]           SB_DFF       D        In      -         8.568       -         
====================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.754
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.599

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.968

    Number of logic level(s):                23
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[22] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
clk_div[0]            SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]            Net          -        -       0.834     -           2         
clk_div_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
clk_div_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_cry[0]        Net          -        -       0.014     -           2         
clk_div_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
clk_div_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_cry[1]        Net          -        -       0.014     -           2         
clk_div_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
clk_div_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_cry[2]        Net          -        -       0.014     -           2         
clk_div_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
clk_div_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_cry[3]        Net          -        -       0.014     -           2         
clk_div_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
clk_div_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_cry[4]        Net          -        -       0.014     -           2         
clk_div_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
clk_div_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_cry[5]        Net          -        -       0.014     -           2         
clk_div_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
clk_div_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_cry[6]        Net          -        -       0.014     -           2         
clk_div_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
clk_div_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_cry[7]        Net          -        -       0.014     -           2         
clk_div_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
clk_div_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_cry[8]        Net          -        -       0.014     -           2         
clk_div_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
clk_div_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_cry[9]        Net          -        -       0.014     -           2         
clk_div_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
clk_div_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_cry[10]       Net          -        -       0.014     -           2         
clk_div_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
clk_div_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_cry[11]       Net          -        -       0.014     -           2         
clk_div_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
clk_div_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_cry[12]       Net          -        -       0.014     -           2         
clk_div_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
clk_div_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_cry[13]       Net          -        -       0.014     -           2         
clk_div_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
clk_div_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_cry[14]       Net          -        -       0.014     -           2         
clk_div_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
clk_div_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_cry[15]       Net          -        -       0.014     -           2         
clk_div_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
clk_div_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_cry[16]       Net          -        -       0.014     -           2         
clk_div_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
clk_div_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_cry[17]       Net          -        -       0.014     -           2         
clk_div_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
clk_div_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_cry[18]       Net          -        -       0.014     -           2         
clk_div_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
clk_div_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_cry[19]       Net          -        -       0.014     -           2         
clk_div_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
clk_div_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_cry[20]       Net          -        -       0.014     -           2         
clk_div_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
clk_div_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_cry[21]       Net          -        -       0.386     -           2         
clk_div_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
clk_div_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
clk_div_s[22]         Net          -        -       1.507     -           1         
clk_div[22]           SB_DFF       D        In      -         8.568       -         
====================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
SB_CARRY        24 uses
SB_DFF          25 uses
SB_LUT4         25 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (6%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 25 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 25 = 25 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:09:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name main


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	25/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	25/384
    PLBs                        :	4/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 127.09 MHz | Target: 129.03 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7
used logic cells: 25
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name main


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7
used logic cells: 25
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 2
I1209: Started routing
I1223: Total Nets : 52 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 13:39:46 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@E: CS187 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":27:12:27:12|Expecting =
@E: CS187 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":35:0:35:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:39:47 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:39:47 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 13:40:13 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
Verilog syntax check successful!
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":31:7:31:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:40:14 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:40:14 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:40:14 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:40:15 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 13:40:16 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                       Clock                     Clock
Clock                              Frequency     Period        Type                        Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
main|clk                           1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[21]     1.0 MHz       1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
==========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:40:16 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 13:40:17 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		  49 /        27
   2		0h:00m:00s		    -1.74ns		  49 /        27

   3		0h:00m:00s		    -1.74ns		  49 /        27

   4		0h:00m:00s		    -1.74ns		  49 /        27
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[21] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               27         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 7.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 13:40:19 2023
#


Top view:               main
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.338
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.145
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.138
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -0.938
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -0.738
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.538
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.338
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.138
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       0.062 
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       0.262 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
clk_div[24]     main|clk      SB_DFF      D       clk_div_1[24]            7.429        -1.338
clk_div[23]     main|clk      SB_DFF      D       clk_div_1[23]            7.429        -1.138
clk_div[22]     main|clk      SB_DFF      D       clk_div_1[22]            7.429        -0.938
clk_div[21]     main|clk      SB_DFF      D       clk_div_RNI13D96[21]     7.429        -0.738
D1.Q            main|clk      SB_DFFE     E       clk_div_RNI13D96[21]     7.584        -0.584
D2.Q            main|clk      SB_DFFE     E       clk_div_RNI13D96[21]     7.584        -0.584
clk_div[20]     main|clk      SB_DFF      D       clk_div_1[20]            7.429        -0.538
clk_div[19]     main|clk      SB_DFF      D       clk_div_1[19]            7.429        -0.338
clk_div[18]     main|clk      SB_DFF      D       clk_div_1[18]            7.429        -0.138
clk_div[17]     main|clk      SB_DFF      D       clk_div_1[17]            7.429        0.062 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          clk_div[1] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
clk_div[1]             SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]             Net          -        -       0.834     -           3         
clk_div_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
clk_div_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_1_cry_1        Net          -        -       0.014     -           2         
clk_div_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
clk_div_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_1_cry_2        Net          -        -       0.014     -           2         
clk_div_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
clk_div_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_1_cry_3        Net          -        -       0.014     -           2         
clk_div_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
clk_div_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_1_cry_4        Net          -        -       0.014     -           2         
clk_div_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
clk_div_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_1_cry_5        Net          -        -       0.014     -           2         
clk_div_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
clk_div_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_1_cry_6        Net          -        -       0.014     -           2         
clk_div_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
clk_div_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_1_cry_7        Net          -        -       0.014     -           2         
clk_div_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
clk_div_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_1_cry_8        Net          -        -       0.014     -           2         
clk_div_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
clk_div_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_1_cry_9        Net          -        -       0.014     -           2         
clk_div_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
clk_div_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_1_cry_10       Net          -        -       0.014     -           2         
clk_div_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
clk_div_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_1_cry_11       Net          -        -       0.014     -           2         
clk_div_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
clk_div_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_1_cry_12       Net          -        -       0.014     -           2         
clk_div_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
clk_div_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_1_cry_13       Net          -        -       0.014     -           2         
clk_div_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
clk_div_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_1_cry_14       Net          -        -       0.014     -           2         
clk_div_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
clk_div_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_1_cry_15       Net          -        -       0.014     -           2         
clk_div_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
clk_div_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_1_cry_16       Net          -        -       0.014     -           2         
clk_div_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
clk_div_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_1_cry_17       Net          -        -       0.014     -           2         
clk_div_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
clk_div_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_1_cry_18       Net          -        -       0.014     -           2         
clk_div_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
clk_div_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_1_cry_19       Net          -        -       0.014     -           2         
clk_div_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
clk_div_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_1_cry_20       Net          -        -       0.014     -           1         
clk_div_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
clk_div_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_1_cry_21       Net          -        -       0.014     -           2         
clk_div_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
clk_div_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_1_cry_22       Net          -        -       0.014     -           2         
clk_div_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
clk_div_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
clk_div_1_cry_23       Net          -        -       0.386     -           1         
clk_div_RNO[24]        SB_LUT4      I3       In      -         6.795       -         
clk_div_RNO[24]        SB_LUT4      O        Out     0.465     7.261       -         
clk_div_1[24]          Net          -        -       1.507     -           1         
clk_div[24]            SB_DFF       D        In      -         8.768       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.574
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.145

    Number of logic level(s):                24
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
clk_div[0]             SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]             Net          -        -       0.834     -           4         
clk_div_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
clk_div_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_1_cry_1        Net          -        -       0.014     -           2         
clk_div_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
clk_div_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_1_cry_2        Net          -        -       0.014     -           2         
clk_div_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
clk_div_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_1_cry_3        Net          -        -       0.014     -           2         
clk_div_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
clk_div_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_1_cry_4        Net          -        -       0.014     -           2         
clk_div_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
clk_div_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_1_cry_5        Net          -        -       0.014     -           2         
clk_div_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
clk_div_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_1_cry_6        Net          -        -       0.014     -           2         
clk_div_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
clk_div_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_1_cry_7        Net          -        -       0.014     -           2         
clk_div_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
clk_div_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_1_cry_8        Net          -        -       0.014     -           2         
clk_div_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
clk_div_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_1_cry_9        Net          -        -       0.014     -           2         
clk_div_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
clk_div_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_1_cry_10       Net          -        -       0.014     -           2         
clk_div_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
clk_div_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_1_cry_11       Net          -        -       0.014     -           2         
clk_div_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
clk_div_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_1_cry_12       Net          -        -       0.014     -           2         
clk_div_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
clk_div_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_1_cry_13       Net          -        -       0.014     -           2         
clk_div_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
clk_div_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_1_cry_14       Net          -        -       0.014     -           2         
clk_div_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
clk_div_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_1_cry_15       Net          -        -       0.014     -           2         
clk_div_1_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
clk_div_1_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_1_cry_16       Net          -        -       0.014     -           2         
clk_div_1_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
clk_div_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_1_cry_17       Net          -        -       0.014     -           2         
clk_div_1_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
clk_div_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_1_cry_18       Net          -        -       0.014     -           2         
clk_div_1_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
clk_div_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
clk_div_1_cry_19       Net          -        -       0.014     -           2         
clk_div_1_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
clk_div_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
clk_div_1_cry_20       Net          -        -       0.014     -           1         
clk_div_1_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
clk_div_1_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
clk_div_1_cry_21       Net          -        -       0.014     -           2         
clk_div_1_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
clk_div_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
clk_div_1_cry_22       Net          -        -       0.014     -           2         
clk_div_1_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
clk_div_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
clk_div_1_cry_23       Net          -        -       0.386     -           1         
clk_div_RNO[24]        SB_LUT4      I3       In      -         6.602       -         
clk_div_RNO[24]        SB_LUT4      O        Out     0.465     7.067       -         
clk_div_1[24]          Net          -        -       1.507     -           1         
clk_div[24]            SB_DFF       D        In      -         8.574       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.729 is 5.694(65.2%) logic and 3.035(34.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          clk_div[2] / Q
    Ending point:                            clk_div[24] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
clk_div[2]             SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]             Net          -        -       0.834     -           3         
clk_div_1_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
clk_div_1_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_1_cry_2        Net          -        -       0.014     -           2         
clk_div_1_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
clk_div_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_1_cry_3        Net          -        -       0.014     -           2         
clk_div_1_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
clk_div_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_1_cry_4        Net          -        -       0.014     -           2         
clk_div_1_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
clk_div_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_1_cry_5        Net          -        -       0.014     -           2         
clk_div_1_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
clk_div_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_1_cry_6        Net          -        -       0.014     -           2         
clk_div_1_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
clk_div_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_1_cry_7        Net          -        -       0.014     -           2         
clk_div_1_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
clk_div_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_1_cry_8        Net          -        -       0.014     -           2         
clk_div_1_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
clk_div_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_1_cry_9        Net          -        -       0.014     -           2         
clk_div_1_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
clk_div_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_1_cry_10       Net          -        -       0.014     -           2         
clk_div_1_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
clk_div_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_1_cry_11       Net          -        -       0.014     -           2         
clk_div_1_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
clk_div_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_1_cry_12       Net          -        -       0.014     -           2         
clk_div_1_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
clk_div_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_1_cry_13       Net          -        -       0.014     -           2         
clk_div_1_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
clk_div_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_1_cry_14       Net          -        -       0.014     -           2         
clk_div_1_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
clk_div_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_1_cry_15       Net          -        -       0.014     -           2         
clk_div_1_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
clk_div_1_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_1_cry_16       Net          -        -       0.014     -           2         
clk_div_1_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
clk_div_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_1_cry_17       Net          -        -       0.014     -           2         
clk_div_1_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
clk_div_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_1_cry_18       Net          -        -       0.014     -           2         
clk_div_1_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
clk_div_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_1_cry_19       Net          -        -       0.014     -           2         
clk_div_1_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
clk_div_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_1_cry_20       Net          -        -       0.014     -           1         
clk_div_1_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
clk_div_1_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_1_cry_21       Net          -        -       0.014     -           2         
clk_div_1_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
clk_div_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_1_cry_22       Net          -        -       0.014     -           2         
clk_div_1_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
clk_div_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_1_cry_23       Net          -        -       0.386     -           1         
clk_div_RNO[24]        SB_LUT4      I3       In      -         6.595       -         
clk_div_RNO[24]        SB_LUT4      O        Out     0.465     7.061       -         
clk_div_1[24]          Net          -        -       1.507     -           1         
clk_div[24]            SB_DFF       D        In      -         8.568       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          clk_div[1] / Q
    Ending point:                            clk_div[23] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
clk_div[1]             SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]             Net          -        -       0.834     -           3         
clk_div_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
clk_div_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_1_cry_1        Net          -        -       0.014     -           2         
clk_div_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
clk_div_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_1_cry_2        Net          -        -       0.014     -           2         
clk_div_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
clk_div_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_1_cry_3        Net          -        -       0.014     -           2         
clk_div_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
clk_div_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_1_cry_4        Net          -        -       0.014     -           2         
clk_div_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
clk_div_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_1_cry_5        Net          -        -       0.014     -           2         
clk_div_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
clk_div_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_1_cry_6        Net          -        -       0.014     -           2         
clk_div_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
clk_div_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_1_cry_7        Net          -        -       0.014     -           2         
clk_div_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
clk_div_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_1_cry_8        Net          -        -       0.014     -           2         
clk_div_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
clk_div_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_1_cry_9        Net          -        -       0.014     -           2         
clk_div_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
clk_div_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_1_cry_10       Net          -        -       0.014     -           2         
clk_div_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
clk_div_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_1_cry_11       Net          -        -       0.014     -           2         
clk_div_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
clk_div_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_1_cry_12       Net          -        -       0.014     -           2         
clk_div_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
clk_div_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_1_cry_13       Net          -        -       0.014     -           2         
clk_div_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
clk_div_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_1_cry_14       Net          -        -       0.014     -           2         
clk_div_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
clk_div_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_1_cry_15       Net          -        -       0.014     -           2         
clk_div_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
clk_div_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_1_cry_16       Net          -        -       0.014     -           2         
clk_div_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
clk_div_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_1_cry_17       Net          -        -       0.014     -           2         
clk_div_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
clk_div_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_1_cry_18       Net          -        -       0.014     -           2         
clk_div_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
clk_div_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_1_cry_19       Net          -        -       0.014     -           2         
clk_div_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
clk_div_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_1_cry_20       Net          -        -       0.014     -           1         
clk_div_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
clk_div_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
clk_div_1_cry_21       Net          -        -       0.014     -           2         
clk_div_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
clk_div_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
clk_div_1_cry_22       Net          -        -       0.386     -           2         
clk_div_RNO[23]        SB_LUT4      I3       In      -         6.595       -         
clk_div_RNO[23]        SB_LUT4      O        Out     0.465     7.061       -         
clk_div_1[23]          Net          -        -       1.507     -           1         
clk_div[23]            SB_DFF       D        In      -         8.568       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.945

    Number of logic level(s):                23
    Starting point:                          clk_div[0] / Q
    Ending point:                            clk_div[23] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
clk_div[0]             SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]             Net          -        -       0.834     -           4         
clk_div_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
clk_div_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_1_cry_1        Net          -        -       0.014     -           2         
clk_div_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
clk_div_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_1_cry_2        Net          -        -       0.014     -           2         
clk_div_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
clk_div_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_1_cry_3        Net          -        -       0.014     -           2         
clk_div_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
clk_div_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_1_cry_4        Net          -        -       0.014     -           2         
clk_div_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
clk_div_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_1_cry_5        Net          -        -       0.014     -           2         
clk_div_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
clk_div_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_1_cry_6        Net          -        -       0.014     -           2         
clk_div_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
clk_div_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_1_cry_7        Net          -        -       0.014     -           2         
clk_div_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
clk_div_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_1_cry_8        Net          -        -       0.014     -           2         
clk_div_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
clk_div_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_1_cry_9        Net          -        -       0.014     -           2         
clk_div_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
clk_div_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_1_cry_10       Net          -        -       0.014     -           2         
clk_div_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
clk_div_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_1_cry_11       Net          -        -       0.014     -           2         
clk_div_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
clk_div_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_1_cry_12       Net          -        -       0.014     -           2         
clk_div_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
clk_div_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_1_cry_13       Net          -        -       0.014     -           2         
clk_div_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
clk_div_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_1_cry_14       Net          -        -       0.014     -           2         
clk_div_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
clk_div_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_1_cry_15       Net          -        -       0.014     -           2         
clk_div_1_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
clk_div_1_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_1_cry_16       Net          -        -       0.014     -           2         
clk_div_1_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
clk_div_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_1_cry_17       Net          -        -       0.014     -           2         
clk_div_1_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
clk_div_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_1_cry_18       Net          -        -       0.014     -           2         
clk_div_1_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
clk_div_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
clk_div_1_cry_19       Net          -        -       0.014     -           2         
clk_div_1_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
clk_div_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
clk_div_1_cry_20       Net          -        -       0.014     -           1         
clk_div_1_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
clk_div_1_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
clk_div_1_cry_21       Net          -        -       0.014     -           2         
clk_div_1_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
clk_div_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
clk_div_1_cry_22       Net          -        -       0.386     -           2         
clk_div_RNO[23]        SB_LUT4      I3       In      -         6.402       -         
clk_div_RNO[23]        SB_LUT4      O        Out     0.465     6.867       -         
clk_div_1[23]          Net          -        -       1.507     -           1         
clk_div[23]            SB_DFF       D        In      -         8.374       -         
=====================================================================================
Total path delay (propagation time + setup) of 8.529 is 5.508(64.6%) logic and 3.021(35.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          25 uses
SB_DFFE         2 uses
VCC             2 uses
SB_LUT4         28 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 28 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 28 = 28 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:40:19 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	6
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	22
        LUT with CARRY   	:	0
    LogicCells                  :	51/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.0 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	51/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 122.71 MHz | Target: 131.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 51
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 51
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 13:43:01 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":35:7:35:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:43:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:43:02 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:43:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:43:03 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 13:43:03 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[21]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":29:0:29:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:43:04 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 13:43:04 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.98ns		  51 /        29
   2		0h:00m:00s		    -2.98ns		  51 /        29

   3		0h:00m:00s		    -1.58ns		  53 /        29
   4		0h:00m:00s		    -1.58ns		  53 /        29


   5		0h:00m:00s		    -1.58ns		  53 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[21] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.38ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 13:43:06 2023
#


Top view:               main
Requested Frequency:    96.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.832

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           96.3 MHz      81.9 MHz      10.380        12.212        -1.832     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.380      -1.832  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.832
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.638
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.632
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.432
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.232
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -1.032
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.832
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.632
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.432
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.232
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   10.225       -1.832
D2.Q_0          main|clk      SB_DFF     D       Q1i                      10.225       0.025 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      10.225       0.097 
Q_ret           main|clk      SB_DFF     D       Q_0_RNI3UR87             10.225       0.097 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            10.225       1.458 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            10.225       1.658 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            10.225       1.857 
clk_div[21]     main|clk      SB_DFF     D       clk_div_RNI13D96[21]     10.225       2.058 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            10.225       2.257 
clk_div[19]     main|clk      SB_DFF     D       clk_div_1[19]            10.225       2.458 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.380
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.225

    - Propagation time:                      12.057
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.832

    Number of logic level(s):                23
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.014     -           1         
clk_div_RNIK8D95[19]     SB_CARRY     CI       In      -         5.423       -         
clk_div_RNIK8D95[19]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_2_cry_19         Net          -        -       0.014     -           1         
clk_div_RNIA5DP5[20]     SB_CARRY     CI       In      -         5.623       -         
clk_div_RNIA5DP5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_2_cry_20         Net          -        -       0.386     -           1         
clk_div_RNI13D96[21]     SB_LUT4      I3       In      -         6.195       -         
clk_div_RNI13D96[21]     SB_LUT4      O        Out     0.465     6.660       -         
clk_div_RNI13D96[21]     Net          -        -       1.371     -           6         
D1.Q_0_RNISR847          SB_LUT4      I1       In      -         8.031       -         
D1.Q_0_RNISR847          SB_LUT4      O        Out     0.589     8.621       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.992       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.550      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         12.057      -         
=======================================================================================
Total path delay (propagation time + setup) of 12.212 is 6.477(53.0%) logic and 5.735(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.380
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.225

    - Propagation time:                      12.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.811

    Number of logic level(s):                23
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.014     -           1         
clk_div_RNIK8D95[19]     SB_CARRY     CI       In      -         5.423       -         
clk_div_RNIK8D95[19]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_2_cry_19         Net          -        -       0.014     -           1         
clk_div_RNIA5DP5[20]     SB_CARRY     CI       In      -         5.623       -         
clk_div_RNIA5DP5[20]     SB_CARRY     CO       Out     0.186     5.809       -         
clk_div_2_cry_20         Net          -        -       0.386     -           1         
clk_div_RNI13D96[21]     SB_LUT4      I3       In      -         6.195       -         
clk_div_RNI13D96[21]     SB_LUT4      O        Out     0.465     6.660       -         
clk_div_RNI13D96[21]     Net          -        -       1.371     -           6         
D2.Q_0_RNIV20U6          SB_LUT4      I0       In      -         8.031       -         
D2.Q_0_RNIV20U6          SB_LUT4      O        Out     0.661     8.693       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         10.064      -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.529      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         12.036      -         
=======================================================================================
Total path delay (propagation time + setup) of 12.191 is 6.456(53.0%) logic and 5.735(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.380
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.225

    - Propagation time:                      11.863
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.638

    Number of logic level(s):                23
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.014     -           1         
clk_div_RNIK8D95[19]     SB_CARRY     CI       In      -         5.230       -         
clk_div_RNIK8D95[19]     SB_CARRY     CO       Out     0.186     5.416       -         
clk_div_2_cry_19         Net          -        -       0.014     -           1         
clk_div_RNIA5DP5[20]     SB_CARRY     CI       In      -         5.430       -         
clk_div_RNIA5DP5[20]     SB_CARRY     CO       Out     0.186     5.616       -         
clk_div_2_cry_20         Net          -        -       0.386     -           1         
clk_div_RNI13D96[21]     SB_LUT4      I3       In      -         6.002       -         
clk_div_RNI13D96[21]     SB_LUT4      O        Out     0.465     6.467       -         
clk_div_RNI13D96[21]     Net          -        -       1.371     -           6         
D1.Q_0_RNISR847          SB_LUT4      I1       In      -         7.838       -         
D1.Q_0_RNISR847          SB_LUT4      O        Out     0.589     8.427       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.798       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.356      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.863      -         
=======================================================================================
Total path delay (propagation time + setup) of 12.018 is 6.283(52.3%) logic and 5.735(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.380
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.225

    - Propagation time:                      11.857
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                22
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.014     -           1         
clk_div_RNIK8D95[19]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIK8D95[19]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_19         Net          -        -       0.014     -           1         
clk_div_RNIA5DP5[20]     SB_CARRY     CI       In      -         5.423       -         
clk_div_RNIA5DP5[20]     SB_CARRY     CO       Out     0.186     5.609       -         
clk_div_2_cry_20         Net          -        -       0.386     -           1         
clk_div_RNI13D96[21]     SB_LUT4      I3       In      -         5.995       -         
clk_div_RNI13D96[21]     SB_LUT4      O        Out     0.465     6.460       -         
clk_div_RNI13D96[21]     Net          -        -       1.371     -           6         
D1.Q_0_RNISR847          SB_LUT4      I1       In      -         7.832       -         
D1.Q_0_RNISR847          SB_LUT4      O        Out     0.589     8.421       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.792       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.350      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.857      -         
=======================================================================================
Total path delay (propagation time + setup) of 12.012 is 6.291(52.4%) logic and 5.721(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.380
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.225

    - Propagation time:                      11.843
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.618

    Number of logic level(s):                23
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.014     -           1         
clk_div_RNIK8D95[19]     SB_CARRY     CI       In      -         5.230       -         
clk_div_RNIK8D95[19]     SB_CARRY     CO       Out     0.186     5.416       -         
clk_div_2_cry_19         Net          -        -       0.014     -           1         
clk_div_RNIA5DP5[20]     SB_CARRY     CI       In      -         5.430       -         
clk_div_RNIA5DP5[20]     SB_CARRY     CO       Out     0.186     5.616       -         
clk_div_2_cry_20         Net          -        -       0.386     -           1         
clk_div_RNI13D96[21]     SB_LUT4      I3       In      -         6.002       -         
clk_div_RNI13D96[21]     SB_LUT4      O        Out     0.465     6.467       -         
clk_div_RNI13D96[21]     Net          -        -       1.371     -           6         
D2.Q_0_RNIV20U6          SB_LUT4      I0       In      -         7.838       -         
D2.Q_0_RNIV20U6          SB_LUT4      O        Out     0.661     8.499       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.870       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.336      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.843      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.998 is 6.263(52.2%) logic and 5.735(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        43 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Nov 13 13:43:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	22
        LUT with CARRY   	:	0
    LogicCells                  :	55/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.6 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	55/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 113.30 MHz | Target: 96.34 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 55
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 2
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 13:44:29 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":35:7:35:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:44:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:44:30 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:44:30 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 13:44:31 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 13:44:32 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":29:0:29:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 13:44:33 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 13:44:33 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 13:44:35 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Nov 13 13:44:35 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	20
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 112.20 MHz | Target: 99.60 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 2
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 14:26:07 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":35:7:35:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:07 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:08 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 14:26:09 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":29:0:29:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:26:09 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 14:26:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":36:4:36:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 14:26:11 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:26:11 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 14:26:26 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:26:28 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 14:26:28 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":29:0:29:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:26:29 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 14:26:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 14:26:31 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:26:31 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 14:27:04 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:27:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:27:05 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:27:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:27:06 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 14:27:06 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":29:0:29:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:27:07 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 14:27:07 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":21:0:21:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":8:6:8:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 14:27:09 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:27:09 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 14:42:51 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@E: CG243 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":2:13:2:13|Expecting ) or comma delimiter
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:42:51 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:42:51 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 14:46:01 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:46:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:46:02 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:46:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 14:46:03 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 14:46:03 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":24:0:24:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:46:04 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 14:46:04 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 14:46:06 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 14:46:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	20
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.0 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 112.20 MHz | Target: 99.60 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:07:37 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:07:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:07:38 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:07:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:07:39 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 15:07:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":24:0:24:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:07:40 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 15:07:41 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q_ret (in view: ScratchLib.cell9(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Boundary register D1.Q (in view: work.main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.09ns		  50 /        29
   2		0h:00m:00s		    -3.09ns		  50 /        29

   3		0h:00m:00s		    -1.69ns		  50 /        29
   4		0h:00m:00s		    -1.04ns		  50 /        29
   5		0h:00m:00s		    -0.29ns		  51 /        29


   6		0h:00m:00s		    -0.29ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         LED2           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 8.46ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 15:07:42 2023
#


Top view:               main
Requested Frequency:    118.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.493

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           118.2 MHz     100.5 MHz     8.462         9.955         -1.493     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  8.462       -1.493  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.493
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.300
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.293
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.093
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -0.893
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.693
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.493
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.293
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.093
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       0.107 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
D2.Q_0          main|clk      SB_DFF      D       Q1i                      8.307        -1.493
D1.Q_0          main|clk      SB_DFF      D       Q0i                      8.307        -1.421
Q_ret           main|clk      SB_DFF      D       BUTTON_D_1               8.307        -1.421
LED2            main|clk      SB_DFFE     E       BUTTON_D_1_i             8.462        -1.266
clk_div[24]     main|clk      SB_DFF      D       clk_div_1[24]            8.307        -0.461
clk_div[23]     main|clk      SB_DFF      D       clk_div_1[23]            8.307        -0.261
clk_div[22]     main|clk      SB_DFF      D       clk_div_1[22]            8.307        -0.061
clk_div[21]     main|clk      SB_DFF      D       clk_div_1[21]            8.307        0.139 
clk_div[20]     main|clk      SB_DFF      D       clk_div_1[20]            8.307        0.339 
clk_div[19]     main|clk      SB_DFF      D       clk_div_RNIK8D95[19]     8.307        0.539 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.493

    Number of logic level(s):                20
    Starting point:                          clk_div[1] / Q
    Ending point:                            D2.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D2.Q_0_RNO               SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNO               SB_LUT4      O        Out     0.661     8.293       -         
Q1i                      Net          -        -       1.507     -           1         
D2.Q_0                   SB_DFF       D        In      -         9.800       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.955 is 5.619(56.4%) logic and 4.336(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                20
    Starting point:                          clk_div[1] / Q
    Ending point:                            Q_ret / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
Q_ret_RNO                SB_LUT4      I1       In      -         7.632       -         
Q_ret_RNO                SB_LUT4      O        Out     0.589     8.221       -         
BUTTON_D_1               Net          -        -       1.507     -           1         
Q_ret                    SB_DFF       D        In      -         9.728       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.883 is 5.547(56.1%) logic and 4.336(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                20
    Starting point:                          clk_div[1] / Q
    Ending point:                            D1.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D1.Q_0_RNO               SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNO               SB_LUT4      O        Out     0.589     8.221       -         
Q0i                      Net          -        -       1.507     -           1         
D1.Q_0                   SB_DFF       D        In      -         9.728       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.883 is 5.547(56.1%) logic and 4.336(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.300

    Number of logic level(s):                20
    Starting point:                          clk_div[0] / Q
    Ending point:                            D2.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D2.Q_0_RNO               SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNO               SB_LUT4      O        Out     0.661     8.100       -         
Q1i                      Net          -        -       1.507     -           1         
D2.Q_0                   SB_DFF       D        In      -         9.607       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.761 is 5.425(55.6%) logic and 4.336(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                19
    Starting point:                          clk_div[2] / Q
    Ending point:                            D2.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D2.Q_0_RNO               SB_LUT4      I0       In      -         7.431       -         
D2.Q_0_RNO               SB_LUT4      O        Out     0.661     8.093       -         
Q1i                      Net          -        -       1.507     -           1         
D2.Q_0                   SB_DFF       D        In      -         9.600       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.755 is 5.433(55.7%) logic and 4.322(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          28 uses
SB_DFFE         1 use
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:07:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	20
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.5 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 123.97 MHz | Target: 118.20 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 58
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 58
used logic cells: 53
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:09:44 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:09:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:09:45 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:09:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:09:46 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 15:09:46 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":24:0:24:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:09:47 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 15:09:47 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.09ns		  50 /        29
   2		0h:00m:00s		    -3.09ns		  50 /        29

   3		0h:00m:00s		    -1.69ns		  50 /        29
   4		0h:00m:00s		    -1.04ns		  50 /        29
   5		0h:00m:00s		    -0.29ns		  51 /        29


   6		0h:00m:00s		    -0.29ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         LED2           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 8.46ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 15:09:49 2023
#


Top view:               main
Requested Frequency:    118.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.493

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           118.2 MHz     100.5 MHz     8.462         9.955         -1.493     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  8.462       -1.493  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.493
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.300
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.293
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.093
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -0.893
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.693
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.493
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.293
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.093
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       0.107 
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
D2.Q_0          main|clk      SB_DFF      D       Q1i                      8.307        -1.493
D1.Q_0          main|clk      SB_DFF      D       Q0i                      8.307        -1.421
Q_ret           main|clk      SB_DFF      D       BUTTON_D_1               8.307        -1.421
LED2            main|clk      SB_DFFE     E       BUTTON_D_1_i             8.462        -1.266
clk_div[24]     main|clk      SB_DFF      D       clk_div_1[24]            8.307        -0.461
clk_div[23]     main|clk      SB_DFF      D       clk_div_1[23]            8.307        -0.261
clk_div[22]     main|clk      SB_DFF      D       clk_div_1[22]            8.307        -0.061
clk_div[21]     main|clk      SB_DFF      D       clk_div_1[21]            8.307        0.139 
clk_div[20]     main|clk      SB_DFF      D       clk_div_1[20]            8.307        0.339 
clk_div[19]     main|clk      SB_DFF      D       clk_div_RNIK8D95[19]     8.307        0.539 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.493

    Number of logic level(s):                20
    Starting point:                          clk_div[1] / Q
    Ending point:                            D2.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D2.Q_0_RNO               SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNO               SB_LUT4      O        Out     0.661     8.293       -         
Q1i                      Net          -        -       1.507     -           1         
D2.Q_0                   SB_DFF       D        In      -         9.800       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.955 is 5.619(56.4%) logic and 4.336(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                20
    Starting point:                          clk_div[1] / Q
    Ending point:                            Q_ret / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
Q_ret_RNO                SB_LUT4      I1       In      -         7.632       -         
Q_ret_RNO                SB_LUT4      O        Out     0.589     8.221       -         
BUTTON_D_1               Net          -        -       1.507     -           1         
Q_ret                    SB_DFF       D        In      -         9.728       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.883 is 5.547(56.1%) logic and 4.336(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                20
    Starting point:                          clk_div[1] / Q
    Ending point:                            D1.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D1.Q_0_RNO               SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNO               SB_LUT4      O        Out     0.589     8.221       -         
Q0i                      Net          -        -       1.507     -           1         
D1.Q_0                   SB_DFF       D        In      -         9.728       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.883 is 5.547(56.1%) logic and 4.336(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.300

    Number of logic level(s):                20
    Starting point:                          clk_div[0] / Q
    Ending point:                            D2.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D2.Q_0_RNO               SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNO               SB_LUT4      O        Out     0.661     8.100       -         
Q1i                      Net          -        -       1.507     -           1         
D2.Q_0                   SB_DFF       D        In      -         9.607       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.761 is 5.425(55.6%) logic and 4.336(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.462
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.307

    - Propagation time:                      9.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                19
    Starting point:                          clk_div[2] / Q
    Ending point:                            D2.Q_0 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           5         
D2.Q_0_RNO               SB_LUT4      I0       In      -         7.431       -         
D2.Q_0_RNO               SB_LUT4      O        Out     0.661     8.093       -         
Q1i                      Net          -        -       1.507     -           1         
D2.Q_0                   SB_DFF       D        In      -         9.600       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.755 is 5.433(55.7%) logic and 4.322(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          28 uses
SB_DFFE         1 use
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:09:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	20
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.7 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	9/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 123.97 MHz | Target: 118.20 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 58
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 58
used logic cells: 53
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:16:36 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:16:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:16:37 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:16:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:16:38 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 15:16:38 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":24:0:24:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:16:39 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 15:16:39 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 15:16:40 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:16:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	20
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.0 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 112.20 MHz | Target: 99.60 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:36:13 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v" (library work)
@E: CG501 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":7:4:7:9|Expecting delimiter: , or ; or )
@E: CS187 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":17:0:17:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:36:14 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:36:14 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:37:03 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v" (library work)
@E: CS187 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":13:81:13:81|Expecting ,
@E: CS187 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":17:0:17:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:37:03 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:37:03 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:37:44 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v" (library work)
Verilog syntax check successful!
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Synthesizing module CACODE in library work.

@E: CG906 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":15:30:15:31|Reference to unknown variable T0.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:37:44 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:37:44 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:38:10 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v" (library work)
Verilog syntax check successful!
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Synthesizing module CACODE in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.

@E: CS164 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":28:30:28:33|Expecting wire for output connection, found LED2
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:38:10 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:38:10 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:38:53 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v" (library work)
Verilog syntax check successful!
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Synthesizing module CACODE in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:38:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:38:53 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:38:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:38:54 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 15:38:55 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                       Clock                     Clock
Clock                              Frequency     Period        Type                        Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
main|clk                           1.0 MHz       1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz       1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     22   
==========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:38:56 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 15:38:56 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.11ns		  51 /        47
   2		0h:00m:00s		    -2.11ns		  51 /        47

   3		0h:00m:00s		    -2.11ns		  51 /        47


   4		0h:00m:00s		    -2.11ns		  51 /        47
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_13.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               47         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.10ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 15:38:58 2023
#


Top view:               main
Requested Frequency:    99.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.783

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.0 MHz      84.1 MHz      10.102        11.884        -1.783     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.102      -1.783  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.783
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.589
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.583
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.383
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.183
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.983
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.783
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.583
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.383
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.183
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type         Pin     Net           Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
C1.g1[2]      main|clk      SB_DFFSS     D       g1_en[2]      9.947        -1.783
C1.g1[3]      main|clk      SB_DFFSS     D       g1_en[3]      9.947        -1.783
C1.g1[4]      main|clk      SB_DFFSS     D       g1_en[4]      9.947        -1.783
C1.g1[5]      main|clk      SB_DFFSS     D       g1_en[5]      9.947        -1.783
C1.g1[6]      main|clk      SB_DFFSS     D       g1_en[6]      9.947        -1.783
C1.g1[7]      main|clk      SB_DFFSS     D       g1_en[7]      9.947        -1.783
C1.g1[8]      main|clk      SB_DFFSS     D       g1_en[8]      9.947        -1.783
C1.g1[9]      main|clk      SB_DFFSS     D       g1_en[9]      9.947        -1.783
C1.g1[10]     main|clk      SB_DFFSS     D       g1_en[10]     9.947        -1.783
C1.g2[2]      main|clk      SB_DFFSS     D       g2_en[2]      9.947        -1.783
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.102
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.947

    - Propagation time:                      11.729
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.783

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            C1.g1[2] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         7.632       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.661     8.293       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           21        
C1.g1_RNO[2]             SB_LUT4      I2       In      -         9.664       -         
C1.g1_RNO[2]             SB_LUT4      O        Out     0.558     10.222      -         
g1_en[2]                 Net          -        -       1.507     -           1         
C1.g1[2]                 SB_DFFSS     D        In      -         11.729      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.884 is 6.177(52.0%) logic and 5.707(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.102
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.947

    - Propagation time:                      11.729
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.783

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            C1.g1[10] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         7.632       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.661     8.293       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           21        
C1.g1_RNO[10]            SB_LUT4      I2       In      -         9.664       -         
C1.g1_RNO[10]            SB_LUT4      O        Out     0.558     10.222      -         
g1_en[10]                Net          -        -       1.507     -           1         
C1.g1[10]                SB_DFFSS     D        In      -         11.729      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.884 is 6.177(52.0%) logic and 5.707(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.102
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.947

    - Propagation time:                      11.729
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.783

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            C1.g1[9] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         7.632       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.661     8.293       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           21        
C1.g1_RNO[9]             SB_LUT4      I2       In      -         9.664       -         
C1.g1_RNO[9]             SB_LUT4      O        Out     0.558     10.222      -         
g1_en[9]                 Net          -        -       1.507     -           1         
C1.g1[9]                 SB_DFFSS     D        In      -         11.729      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.884 is 6.177(52.0%) logic and 5.707(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.102
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.947

    - Propagation time:                      11.729
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.783

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            C1.g1[8] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         7.632       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.661     8.293       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           21        
C1.g1_RNO[8]             SB_LUT4      I2       In      -         9.664       -         
C1.g1_RNO[8]             SB_LUT4      O        Out     0.558     10.222      -         
g1_en[8]                 Net          -        -       1.507     -           1         
C1.g1[8]                 SB_DFFSS     D        In      -         11.729      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.884 is 6.177(52.0%) logic and 5.707(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.102
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.947

    - Propagation time:                      11.729
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.783

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            C1.g1[7] / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         7.632       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.661     8.293       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           21        
C1.g1_RNO[7]             SB_LUT4      I2       In      -         9.664       -         
C1.g1_RNO[7]             SB_LUT4      O        Out     0.558     10.222      -         
g1_en[7]                 Net          -        -       1.507     -           1         
C1.g1[7]                 SB_DFFSS     D        In      -         11.729      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.884 is 6.177(52.0%) logic and 5.707(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             3 uses
SB_CARRY        41 uses
SB_DFF          26 uses
SB_DFFE         1 use
SB_DFFESS       1 use
SB_DFFSS        19 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         51 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (12%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 51 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:38:58 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
iCE40LP384_blink_Implmnt: newer file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:40:21 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v" (library work)
Verilog syntax check successful!
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v changed - recompiling
Selecting top level module CACODE
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Synthesizing module CACODE in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:40:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Selected library: work cell: CACODE view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Selected library: work cell: CACODE view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:40:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:40:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Selected library: work cell: CACODE view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\CACODE.v":1:7:1:12|Selected library: work cell: CACODE view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:40:23 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 15:40:23 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist CACODE

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
CACODE|clk     322.6 MHz     3.100         inferred     Autoconstr_clkgroup_0     20   
=======================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\cacode.v":7:4:7:9|Found inferred clock CACODE|clk which controls 20 sequential elements including g2[10:1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:40:24 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 15:40:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		   4 /        20



@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\cacode.v":3:12:3:14|SB_GB_IO inserted on the port clk.
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\cacode.v":2:12:2:14|SB_GB_IO inserted on the port rst.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               20         g1[1]          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock CACODE|clk with period 5.57ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 15:40:25 2023
#


Top view:               CACODE
Requested Frequency:    179.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.983

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
CACODE|clk         179.5 MHz     152.6 MHz     5.571         6.555         -0.983     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
CACODE|clk  CACODE|clk  |  5.571       -0.983  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CACODE|clk
====================================



Starting Points with Worst Slack
********************************

             Starting                                       Arrival           
Instance     Reference      Type         Pin     Net        Time        Slack 
             Clock                                                            
------------------------------------------------------------------------------
g2[3]        CACODE|clk     SB_DFFSS     Q       g2[3]      0.796       -0.983
g2[6]        CACODE|clk     SB_DFFSS     Q       g2[6]      0.796       -0.911
g2[8]        CACODE|clk     SB_DFFSS     Q       g2[8]      0.796       -0.880
g1[3]        CACODE|clk     SB_DFFSS     Q       g1[3]      0.796       0.853 
g2[2]        CACODE|clk     SB_DFFSS     Q       g2[2]      0.796       0.853 
g1[10]       CACODE|clk     SB_DFFSS     Q       g1[10]     0.796       0.925 
g2[9]        CACODE|clk     SB_DFFSS     Q       g2[9]      0.796       0.925 
g2[10]       CACODE|clk     SB_DFFSS     Q       g2[10]     0.796       0.956 
g1[1]        CACODE|clk     SB_DFFSS     Q       g1[1]      0.796       2.052 
g1[2]        CACODE|clk     SB_DFFSS     Q       g1[2]      0.796       2.052 
==============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference      Type         Pin     Net         Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
g2[1]        CACODE|clk     SB_DFFSS     D       g2_2[1]     5.416        -0.983
g1[1]        CACODE|clk     SB_DFFSS     D       g1_2[1]     5.416        0.853 
g1[2]        CACODE|clk     SB_DFFSS     D       g1[1]       5.416        2.052 
g1[3]        CACODE|clk     SB_DFFSS     D       g1[2]       5.416        2.052 
g1[4]        CACODE|clk     SB_DFFSS     D       g1[3]       5.416        2.052 
g1[5]        CACODE|clk     SB_DFFSS     D       g1[4]       5.416        2.052 
g1[6]        CACODE|clk     SB_DFFSS     D       g1[5]       5.416        2.052 
g1[7]        CACODE|clk     SB_DFFSS     D       g1[6]       5.416        2.052 
g1[8]        CACODE|clk     SB_DFFSS     D       g1[7]       5.416        2.052 
g1[9]        CACODE|clk     SB_DFFSS     D       g1[8]       5.416        2.052 
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.983

    Number of logic level(s):                2
    Starting point:                          g2[3] / Q
    Ending point:                            g2[1] / D
    The start point is clocked by            CACODE|clk [rising] on pin C
    The end   point is clocked by            CACODE|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
g2[3]              SB_DFFSS     Q        Out     0.796     0.796       -         
g2[3]              Net          -        -       1.599     -           3         
g2_RNO_0[1]        SB_LUT4      I0       In      -         2.395       -         
g2_RNO_0[1]        SB_LUT4      O        Out     0.661     3.056       -         
g2_2_3[1]          Net          -        -       1.371     -           1         
g2_RNO[1]          SB_LUT4      I3       In      -         4.427       -         
g2_RNO[1]          SB_LUT4      O        Out     0.465     4.893       -         
g2_2[1]            Net          -        -       1.507     -           1         
g2[1]              SB_DFFSS     D        In      -         6.399       -         
=================================================================================
Total path delay (propagation time + setup) of 6.555 is 2.078(31.7%) logic and 4.477(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.911

    Number of logic level(s):                2
    Starting point:                          g2[6] / Q
    Ending point:                            g2[1] / D
    The start point is clocked by            CACODE|clk [rising] on pin C
    The end   point is clocked by            CACODE|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
g2[6]              SB_DFFSS     Q        Out     0.796     0.796       -         
g2[6]              Net          -        -       1.599     -           2         
g2_RNO_0[1]        SB_LUT4      I1       In      -         2.395       -         
g2_RNO_0[1]        SB_LUT4      O        Out     0.589     2.984       -         
g2_2_3[1]          Net          -        -       1.371     -           1         
g2_RNO[1]          SB_LUT4      I3       In      -         4.355       -         
g2_RNO[1]          SB_LUT4      O        Out     0.465     4.820       -         
g2_2[1]            Net          -        -       1.507     -           1         
g2[1]              SB_DFFSS     D        In      -         6.327       -         
=================================================================================
Total path delay (propagation time + setup) of 6.482 is 2.005(30.9%) logic and 4.477(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      6.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          g2[8] / Q
    Ending point:                            g2[1] / D
    The start point is clocked by            CACODE|clk [rising] on pin C
    The end   point is clocked by            CACODE|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
g2[8]              SB_DFFSS     Q        Out     0.796     0.796       -         
g2[8]              Net          -        -       1.599     -           2         
g2_RNO_0[1]        SB_LUT4      I2       In      -         2.395       -         
g2_RNO_0[1]        SB_LUT4      O        Out     0.558     2.953       -         
g2_2_3[1]          Net          -        -       1.371     -           1         
g2_RNO[1]          SB_LUT4      I3       In      -         4.324       -         
g2_RNO[1]          SB_LUT4      O        Out     0.465     4.789       -         
g2_2[1]            Net          -        -       1.507     -           1         
g2[1]              SB_DFFSS     D        In      -         6.296       -         
=================================================================================
Total path delay (propagation time + setup) of 6.451 is 1.974(30.6%) logic and 4.477(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          g1[3] / Q
    Ending point:                            g1[1] / D
    The start point is clocked by            CACODE|clk [rising] on pin C
    The end   point is clocked by            CACODE|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
g1[3]              SB_DFFSS     Q        Out     0.796     0.796       -         
g1[3]              Net          -        -       1.599     -           2         
g1_RNO[1]          SB_LUT4      I0       In      -         2.395       -         
g1_RNO[1]          SB_LUT4      O        Out     0.661     3.056       -         
g1_2[1]            Net          -        -       1.507     -           1         
g1[1]              SB_DFFSS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.571
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.416

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.853

    Number of logic level(s):                1
    Starting point:                          g2[2] / Q
    Ending point:                            g2[1] / D
    The start point is clocked by            CACODE|clk [rising] on pin C
    The end   point is clocked by            CACODE|clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
g2[2]              SB_DFFSS     Q        Out     0.796     0.796       -         
g2[2]              Net          -        -       1.599     -           2         
g2_RNO[1]          SB_LUT4      I0       In      -         2.395       -         
g2_RNO[1]          SB_LUT4      O        Out     0.661     3.056       -         
g2_2[1]            Net          -        -       1.507     -           1         
g2[1]              SB_DFFSS     D        In      -         4.563       -         
=================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for CACODE 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFSS        20 uses
SB_LUT4         4 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       2 uses
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   20 (5%)
Total load per clock:
   CACODE|clk: 1

@S |Mapping Summary:
Total  LUTs: 4 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4 = 4 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:40:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf 
Warning: pin LED1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf 
Warning: pin LED2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf 
parse file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-CACODE...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: CACODE

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name CACODE
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "iCE40LP384_blink_syn.prj" -log "iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of iCE40LP384_blink_Implmnt/iCE40LP384_blink.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-35K73FA

# Mon Nov 13 15:42:47 2023

#Implementation: iCE40LP384_blink_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v" (library work)
@W: CG921 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":12:5:12:8|LED1 is already declared in this scope.
@I::"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module main
@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\DFF.v":1:7:1:9|Synthesizing module DFF in library work.

@N: CG364 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Synthesizing module main in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:42:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:42:48 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:42:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level
@N: NF107 :"C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\main.v":1:7:1:10|Selected library: work cell: main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 13 15:42:49 2023

###########################################################]
Pre-mapping Report

# Mon Nov 13 15:42:49 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt 
Printing clock  summary report in "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested      Requested     Clock                       Clock                     Clock
Clock                              Frequency      Period        Type                        Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
main|BUTTON_D_inferred_clock       1417.2 MHz     0.706         inferred                    Autoconstr_clkgroup_1     1    
main|clk                           1.0 MHz        1000.000      inferred                    Autoconstr_clkgroup_0     25   
main|clk_div_derived_clock[19]     1.0 MHz        1000.000      derived (from main|clk)     Autoconstr_clkgroup_0     2    
===========================================================================================================================

@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|Found inferred clock main|clk which controls 25 sequential elements including clk_div[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":24:0:24:5|Found inferred clock main|BUTTON_D_inferred_clock which controls 1 sequential elements including LED2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:42:50 2023

###########################################################]
Map & Optimize Report

# Mon Nov 13 15:42:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":16:0:16:5|User-specified initial value defined for instance clk_div[24:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D2.Q (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\dff.v":2:4:2:9|Removing sequential instance D1.Q (in view: work.main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		  49 /        29
   2		0h:00m:00s		    -2.87ns		  49 /        29

   3		0h:00m:00s		    -1.47ns		  51 /        29
   4		0h:00m:00s		    -1.47ns		  51 /        29


   5		0h:00m:00s		    -1.47ns		  51 /        29
@N: FX1016 :"c:\users\aljaz\onedrive - univerza v ljubljani\projekti\gps sprejemnik\fpga\ice40lp384-sg32\ice40lp384_demo_project\main.v":2:10:2:12|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock main|clk_div_derived_clock[19] is not used and is being removed
@N: MT611 :|Automatically generated clock main|BUTTON_D_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               29         clk_div[24]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\synwork\iCE40LP384_blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\iCE40LP384_blink.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock main|clk with period 10.04ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 13 15:42:52 2023
#


Top view:               main
Requested Frequency:    99.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.772

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
main|clk           99.6 MHz      84.7 MHz      10.040        11.812        -1.772     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main|clk  main|clk  |  10.040      -1.772  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                        Arrival           
Instance       Reference     Type       Pin     Net            Time        Slack 
               Clock                                                             
---------------------------------------------------------------------------------
clk_div[1]     main|clk      SB_DFF     Q       clk_div[1]     0.796       -1.772
clk_div[0]     main|clk      SB_DFF     Q       clk_div[0]     0.796       -1.578
clk_div[2]     main|clk      SB_DFF     Q       clk_div[2]     0.796       -1.572
clk_div[3]     main|clk      SB_DFF     Q       clk_div[3]     0.796       -1.372
clk_div[4]     main|clk      SB_DFF     Q       clk_div[4]     0.796       -1.172
clk_div[5]     main|clk      SB_DFF     Q       clk_div[5]     0.796       -0.972
clk_div[6]     main|clk      SB_DFF     Q       clk_div[6]     0.796       -0.772
clk_div[7]     main|clk      SB_DFF     Q       clk_div[7]     0.796       -0.572
clk_div[8]     main|clk      SB_DFF     Q       clk_div[8]     0.796       -0.372
clk_div[9]     main|clk      SB_DFF     Q       clk_div[9]     0.796       -0.172
=================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                  Required           
Instance        Reference     Type       Pin     Net                      Time         Slack 
                Clock                                                                        
---------------------------------------------------------------------------------------------
LED2            main|clk      SB_DFF     D       LED2_0                   9.885        -1.772
D2.Q_0          main|clk      SB_DFF     D       Q1i                      9.885        0.085 
D1.Q_0          main|clk      SB_DFF     D       Q0i                      9.885        0.157 
Q_ret           main|clk      SB_DFF     D       Q_0_RNIT9R86             9.885        0.157 
clk_div[24]     main|clk      SB_DFF     D       clk_div_1[24]            9.885        1.117 
clk_div[23]     main|clk      SB_DFF     D       clk_div_1[23]            9.885        1.317 
clk_div[22]     main|clk      SB_DFF     D       clk_div_1[22]            9.885        1.517 
clk_div[21]     main|clk      SB_DFF     D       clk_div_1[21]            9.885        1.717 
clk_div[20]     main|clk      SB_DFF     D       clk_div_1[20]            9.885        1.917 
clk_div[19]     main|clk      SB_DFF     D       clk_div_RNIK8D95[19]     9.885        2.117 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.772

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.632       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.221       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.592       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     10.150      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.657      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.812 is 6.105(51.7%) logic and 5.707(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.751

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.423       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.623       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.223       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.409       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.795       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.261       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.632       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.293       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.664       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     10.129      -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.636      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.791 is 6.084(51.6%) logic and 5.707(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.578

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.438       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.027       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.398       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.956       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.463      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.618 is 5.911(50.9%) logic and 5.707(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.572

    Number of logic level(s):                20
    Starting point:                          clk_div[2] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.630       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.380     2.009       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.023       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.209       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.223       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.409       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.423       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.609       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.623       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.809       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.823       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.009       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.023       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.209       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.223       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.409       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.423       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.609       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.623       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.809       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.823       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.009       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.023       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.209       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.223       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.409       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.423       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.609       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.623       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.809       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.823       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.009       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.023       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.209       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.595       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.061       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D1.Q_0_RNIM7846          SB_LUT4      I1       In      -         7.431       -         
D1.Q_0_RNIM7846          SB_LUT4      O        Out     0.589     8.021       -         
Q0i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I2       In      -         9.392       -         
LED2_RNO                 SB_LUT4      O        Out     0.558     9.950       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.457      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.612 is 5.919(51.0%) logic and 5.693(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.040
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.885

    - Propagation time:                      11.443
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.558

    Number of logic level(s):                21
    Starting point:                          clk_div[0] / Q
    Ending point:                            LED2 / D
    The start point is clocked by            main|clk [rising] on pin C
    The end   point is clocked by            main|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.796     0.796       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.630       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.186     1.816       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.830       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.186     2.016       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         2.030       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.186     2.216       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         2.230       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.186     2.416       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.430       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.186     2.616       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.630       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.186     2.816       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.830       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.186     3.016       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         3.030       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.186     3.216       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         3.230       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.186     3.416       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         3.430       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.186     3.616       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         3.630       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.186     3.816       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.830       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.186     4.016       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         4.030       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.186     4.216       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         4.230       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.186     4.416       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         4.430       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.186     4.616       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         4.630       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.186     4.816       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         4.830       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.186     5.016       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         5.030       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.186     5.216       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         5.602       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.465     6.067       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           6         
D2.Q_0_RNIPEVT5          SB_LUT4      I0       In      -         7.438       -         
D2.Q_0_RNIPEVT5          SB_LUT4      O        Out     0.661     8.100       -         
Q1i_0                    Net          -        -       1.371     -           1         
LED2_RNO                 SB_LUT4      I3       In      -         9.470       -         
LED2_RNO                 SB_LUT4      O        Out     0.465     9.936       -         
LED2_0                   Net          -        -       1.507     -           1         
LED2                     SB_DFF       D        In      -         11.443      -         
=======================================================================================
Total path delay (propagation time + setup) of 11.598 is 5.891(50.8%) logic and 5.707(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        41 uses
SB_DFF          29 uses
VCC             2 uses
SB_LUT4         32 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (7%)
Total load per clock:
   main|clk: 1

@S |Mapping Summary:
Total  LUTs: 32 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 32 = 32 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 13 15:42:52 2023

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_blink_Implmnt its sbt path: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt
iCE40LP384_blink_Implmnt: newer file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name main


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf " "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist" "-pQN32" "-yC:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.edf...
Parsing constraint file: C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\constraint\main_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
start to read sdc/scf file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
sdc_reader OK C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/iCE40LP384_blink.scf
Stored edif netlist at C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main...

write Timing Constraint to C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --outdir C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main
SDC file             - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	20
        LUT with CARRY   	:	0
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.1 (sec)

Final Design Statistics
    Number of LUTs      	:	33
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	53/384
    PLBs                        :	8/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: main|clk | Frequency: 112.20 MHz | Target: 99.60 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 53
Translating sdc file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\router --sdf_file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 59 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file C:\Users\Aljaz\OneDrive - Univerza v Ljubljani\PROJEKTI\GPS sprejemnik\FPGA\iCE40LP384-SG32\iCE40LP384_demo_project\iCE40LP384_blink\iCE40LP384_blink_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\netlist\oadb-main" --device_name iCE40LP384 --package QN32 --outdir "C:/Users/Aljaz/OneDrive - Univerza v Ljubljani/PROJEKTI/GPS sprejemnik/FPGA/iCE40LP384-SG32/iCE40LP384_demo_project/iCE40LP384_blink/iCE40LP384_blink_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
15:43:54
