0.7
2020.2
Oct 14 2022
05:20:55
E:/Intel_interview/rtl-model/testbench/testbench.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/quadra_tb.sv,1744830529,systemVerilog,,,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,quadra_tb,,uvm,../../../../testbench.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/quadra_top_tb.v,1744832978,systemVerilog,,,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,quadra_top_tb,,uvm,../../../../testbench.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/lut.sv,1744833557,systemVerilog,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/quadra_top_tb.v;E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.sv;E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra_top.sv;E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/square.sv,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.sv,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,$unit_lut_sv_1065936311;lut,,uvm,../../../../testbench.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.sv,1744831987,systemVerilog,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/quadra_tb.sv;E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/square.sv,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra_top.sv,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,quadra,,uvm,../../../../testbench.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,1744829948,verilog,,,,,,,,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra_top.sv,1744832164,systemVerilog,,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/square.sv,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,quadra_top,,uvm,../../../../testbench.srcs/sources_1/imports/src,,,,,
E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/square.sv,1744822293,systemVerilog,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/tb_square.sv,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sim_1/new/quadra_top_tb.v,E:/Intel_interview/rtl-model/testbench/testbench.srcs/sources_1/imports/src/quadra.vh,square,,uvm,../../../../testbench.srcs/sources_1/imports/src,,,,,
