[
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-27T00:02:36.418861+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-26T23:22:05+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>&quot;22-09-2025: T2M-IP, a global <a href=\"https://t-2-m.com/?utm_source=chipestimate&amp;utm_medium=PR&amp;utm_campaign=risc-v\">semiconductor IP cores</a> provider, is proud to announce the availability of a complete range of 32-bit and 64-bit <a href=\"https://t-2-m.com/risc-v-32-bit-and-64-bit-cpu-ip\">RISC-V CPU IP cores</a>, designed to meet the performance spectrum from entry-level microcontrollers to application-grade processors. These IP cores are optimized for real-world deployment across automotive, industrial, consumer, and edge computing markets.&quot;</p> <p><a href=\"https://www.chipestimate.com/T2M-IP-RISC-V-Portfolio-with-Production-Ready-CPU-IP-Cores-for-AI-Automotive-and-Edge-Applications/T2M/news/59215\">https://www.chipestimate.com/T2M-IP-RISC-V-Portfolio-with-Production-Ready-CPU-IP-Cores-for-AI-Automotive-and-Edge-Applications/T2M/news/59215</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I",
        "id": 3674582,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nrg3bh/chipestimatecom_t2mips_riscv_portfolio_with",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "chipestimate.com: T2M-IP\u2019s RISC-V Portfolio with Production-Ready CPU IP Cores for AI, Automotive, and Edge Applications",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-27T00:02:36.603959+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-26T23:18:56+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>&quot;<a href=\"https://tenstorrent.com/\">Tenstorrent</a>, recognized for its leadership in high-performance RISC-V CPUs and artificial intelligence, has entered into a strategic partnership with <a href=\"https://corelabtech.com/\">CoreLab Technology</a>, a prominent provider of custom processor IP and silicon solutions. Together, the two companies are unveiling an industry-first open-architecture computing platform designed specifically to address the rapidly advancing needs of robotics and automotive applications.&quot;</p> <p><a href=\"https://www.embedded.com/tenstorrent-and-corelab-technology-forge-alliance-to-launch-open-architecture-platform-for-robotics-and-automotive-ai/\">https://www.embedded.com/tenstorrent-and-corelab-technology-forge-alliance-to-launch-open-architecture-platform-for-robotics-and-automotive-ai/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><",
        "id": 3674583,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nrg0tz/embeddedcom_tenstorrent_and_corelab_technology",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "embedded.com: Tenstorrent and CoreLab Technology Forge Alliance to Launch Open-Architecture Platform for Robotics and Automotive AI",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/bookincookie2394",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-26T18:51:44.128796+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-26T18:03:51+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1nr8ee6/tenstorrent_productizes_riscv_cpu_and_ai_ip_ee/\"> <img src=\"https://external-preview.redd.it/XRyfyRI-S5XnfV7WUEQMBE1bNdfikZxCUJ_HmFS4wK0.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=8ad7bc6033327f44df8e91359eda2cb0f5843abe\" alt=\"Tenstorrent Productizes RISC-V CPU And AI IP - EE Times\" title=\"Tenstorrent Productizes RISC-V CPU And AI IP - EE Times\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/bookincookie2394\"> /u/bookincookie2394 </a> <br/> <span><a href=\"https://www.eetimes.com/tenstorrent-productizes-risc-v-cpu-and-ai-ip/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nr8ee6/tenstorrent_productizes_riscv_cpu_and_ai_ip_ee/\">[comments]</a></span> </td></tr></table>",
        "id": 3672779,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nr8ee6/tenstorrent_productizes_riscv_cpu_and_ai_ip_ee",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/XRyfyRI-S5XnfV7WUEQMBE1bNdfikZxCUJ_HmFS4wK0.jpeg?width=640&crop=smart&auto=webp&s=8ad7bc6033327f44df8e91359eda2cb0f5843abe",
        "title": "Tenstorrent Productizes RISC-V CPU And AI IP - EE Times",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Internal-Army6855",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-26T08:13:44.903239+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-26T08:07:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I am a college graduate majoring in smart automation and am very interested in ISA. Has anyone received any chips from SpaceMit and how was it ? Looking forward to your replies. TKS</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Internal-Army6855\"> /u/Internal-Army6855 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nqvkon/does_anyone_know_spacemit_in_china_i_heard_they/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nqvkon/does_anyone_know_spacemit_in_china_i_heard_they/\">[comments]</a></span>",
        "id": 3668671,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nqvkon/does_anyone_know_spacemit_in_china_i_heard_they",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Does anyone know SpaceMit in China? I heard they are growing really fast on RISC-V.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Fragrant-Penalty-594",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-26T08:13:45.098245+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-26T07:17:44+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey everyone,</p> <p>I&#39;m digging into the RISC-V privilege spec and got a bit stuck on the interrupt behavior during an <code>ecall</code>.</p> <p>From my tests and reading other code, I clearly see that interrupts get disabled globally in <code>mstatus</code> when an <code>ecall</code> is taken. But for the life of me, I can&#39;t pinpoint the exact line in the ISA manual that <em>explicitly</em> states this rule. I&#39;m sure it&#39;s in there somewhere, but I&#39;ve been scrolling through the PDF for ages.</p> <p>Could anyone who knows this better give me a hint where to look? A chapter number or a specific quote would be a lifesaver!</p> <p>Thanks in advance!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Fragrant-Penalty-594\"> /u/Fragrant-Penalty-594 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nqutll/mmode_interrupt_handling_during_ecall_cant_find/\">[link]</a></span> &#32; <span><",
        "id": 3668672,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nqutll/mmode_interrupt_handling_during_ecall_cant_find",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "M-Mode interrupt handling during ecall - can't find the ISA spec",
        "vote": 0
    }
]