Warning (10268): Verilog HDL information at HighRiscSystem.sv(257): always construct contains both blocking and non-blocking assignments File: C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv Line: 257
