#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 15 13:22:10 2024
# Process ID: 16072
# Current directory: C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6644 C:\Users\Public\Documents\JRPROJECT\FPGA_taylor_aproximation\src\project_1_axi_mb\ip_repo\edit_taylor_ip_v1_0.xpr
# Log file: C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/vivado.log
# Journal file: C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xlinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 744.078 ; gain = 152.492
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'taylor_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj taylor_ip_v1_0_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xelab -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "taylor_ip_v1_0_behav -key {Behavioral:sim_1:Functional:taylor_ip_v1_0} -tclbatch {taylor_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source taylor_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'taylor_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 781.820 ; gain = 14.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'taylor_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj taylor_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xelab -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_in' [C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v:511]
ERROR: [VRFC 10-2922] 'taylor_rtl' expects 6 arguments [C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v:507]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'taylor_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj taylor_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xelab -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_in' [C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v:419]
ERROR: [VRFC 10-2922] 'taylor_rtl' expects 6 arguments [C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v:416]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'taylor_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj taylor_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taylor_ip_v1_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
"xelab -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.taylor_rtl
Compiling module xil_defaultlib.taylor_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.taylor_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot taylor_ip_v1_0_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim/xsim.dir/taylor_ip_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 15 13:34:24 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 812.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/edit_taylor_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "taylor_ip_v1_0_behav -key {Behavioral:sim_1:Functional:taylor_ip_v1_0} -tclbatch {taylor_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source taylor_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'taylor_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 812.645 ; gain = 0.000
ipx::open_ipxact_file C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_ip_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
add_files -norecurse {C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_beh2.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_beh2.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_beh2.v
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/ip_repo/taylor_ip_1.0/hdl/taylor_rtl.v
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
add_files -norecurse C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
WARNING: [filemgmt 56-12] File 'C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v] -no_script -reset -force -quiet
remove_files  C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
add_files -norecurse C:/Users/Public/Documents/JRPROJECT/FPGA_taylor_aproximation/src/project_1_axi_mb/project_1_axi_mb/project_1_axi_mb.srcs/sim_1/new/cordic_rtl.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 13:46:34 2024...
