#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 29 23:48:10 2020
# Process ID: 8732
# Current directory: D:/00_Project/working_zone/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12868 D:\00_Project\working_zone\vivado\project_1.xpr
# Log file: D:/00_Project/working_zone/vivado/vivado.log
# Journal file: D:/00_Project/working_zone/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/00_Project/working_zone/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 833.117 ; gain = 198.320
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/00_Project/working_zone/Test_Bench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.working_zone [working_zone_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {D:/00_Project/working_zone/vivado/working_zone_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/00_Project/working_zone/vivado/working_zone_behav.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 847.422 ; gain = 3.441
run all
Failure: Simulation Ended!, TEST PASSATO
Time: 1850 ns  Iteration: 2  Process: /project_tb/test  File: D:/00_Project/working_zone/Test_Bench.vhdl
$finish called at time : 1850 ns : File "D:/00_Project/working_zone/Test_Bench.vhdl" Line 103
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/00_Project/working_zone/multi_start_fix.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/00_Project/working_zone/Test_Bench.vhdl] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/00_Project/working_zone/Test_Bench.vhdl
export_ip_user_files -of_objects  [get_files D:/00_Project/working_zone/working_zone.vhd] -no_script -reset -force -quiet
remove_files  D:/00_Project/working_zone/working_zone.vhd
add_files -norecurse D:/00_Project/working_zone/project_reti_logiche.vhd
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/00_Project/working_zone/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/00_Project/working_zone/multi_start_fix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {D:/00_Project/working_zone/vivado/working_zone_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/00_Project/working_zone/vivado/working_zone_behav.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 910.801 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST 1 PASSATO
Time: 1950 ns  Iteration: 0  Process: /project_tb/test  File: D:/00_Project/working_zone/multi_start_fix.vhd
$finish called at time : 1950 ns : File "D:/00_Project/working_zone/multi_start_fix.vhd" Line 135
WARNING: [Simulator 45-29] Cannot open source file D:/00_Project/working_zone/multi_start_fix.vhd: file does not exist.
close_sim
INFO: [Simtcl 6-16] Simulation closed
delete_fileset [ get_filesets sim_1 ]
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
export_ip_user_files -of_objects  [get_files D:/00_Project/working_zone/project_reti_logiche.vhd] -no_script -reset -force -quiet
remove_files  D:/00_Project/working_zone/project_reti_logiche.vhd
export_ip_user_files -of_objects  [get_files D:/00_Project/working_zone/multi_start_fix.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/00_Project/working_zone/multi_start_fix.vhd
add_files -norecurse D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg484-1
Top: project_reti_logiche
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1345.871 ; gain = 177.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:23]
WARNING: [Synth 8-614] signal 'i_addr' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data0' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data1' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data2' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data3' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data4' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data5' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data6' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'data7' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:163]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:190]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:207]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:220]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:257]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:271]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:284]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:297]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:310]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:323]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:336]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:349]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:362]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.754 ; gain = 239.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.754 ; gain = 239.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.754 ; gain = 239.281
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.707 ; gain = 406.234
6 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.707 ; gain = 663.906
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/00_Project/working_zone/hdl/src/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5bf8759f631a4f3d93cfd4d12cbcb744 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/00_Project/working_zone/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -view {D:/00_Project/working_zone/vivado/working_zone_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/00_Project/working_zone/vivado/working_zone_behav.wcfg
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1574.707 ; gain = 0.000
run all
Failure: Simulation Ended!, TEST 1 PASSATO
Time: 1950 ns  Iteration: 0  Process: /project_tb/test  File: D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
$finish called at time : 1950 ns : File "D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd" Line 135
run all
Failure: Simulation Ended!, TEST 2 PASSATO
Time: 3550 ns  Iteration: 0  Process: /project_tb/test  File: D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
$finish called at time : 3550 ns : File "D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd" Line 150
run all
Failure: Simulation Ended!, TEST 1 PASSATO
Time: 5450 ns  Iteration: 0  Process: /project_tb/test  File: D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
$finish called at time : 5450 ns : File "D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd" Line 135
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
Note: ** Possibile errore counter **
Time: 5650 ns  Iteration: 1  Process: /project_tb/MEM  File: D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Failure: Simulation Ended!, TEST 1 PASSATO
Time: 1950 ns  Iteration: 0  Process: /project_tb/test  File: D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
$finish called at time : 1950 ns : File "D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd" Line 135
run all
Failure: Simulation Ended!, TEST 2 PASSATO
Time: 3550 ns  Iteration: 0  Process: /project_tb/test  File: D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd
$finish called at time : 3550 ns : File "D:/00_Project/working_zone/hdl/test/multi_start_fix.vhd" Line 150
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 00:07:28 2020...
