# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl" --include "../../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl" --include "C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include" \
"testbench_func_impl.v" \
"../../../../../FinalProject.srcs/sources_1/new/PE.v" \
"../../../../../FinalProject.srcs/sources_1/new/PE_array.v" \
"../../../../../FinalProject.srcs/sources_1/new/memory_architecture.v" \
"../../../../../FinalProject.srcs/sources_1/new/multiplier_verilog.v" \

sv xil_defaultlib  --include "../../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/ec67/hdl" --include "../../../../../FinalProject.srcs/sources_1/bd/system_control/ipshared/2d50/hdl" --include "C:/Users/Brock/school/Vivado/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../../FinalProject.srcs/sim_1/new/testbench.v" \

# Do not sort compile order
nosort
