# Seminar_in_SOC

## <a name='TableofContents'></a>Table of Contents
<!-- vscode-markdown-toc -->
* [Table of Contents](#TableofContents)
* [Labs](#Labs)
	* [PYNQ](#PYNQ)
	* [KV260](#KV260)
	* [Combinational design](#Combinationaldesign)
		* [Descriptions](#Descriptions)
		* [Lab Results](#LabResults)
		* [Insights and Reflections](#InsightsandReflections)
	* [Sequential design](#Sequentialdesign)
	* [Descriptions](#Descriptions-1)
	* [Lab Results](#LabResults-1)
	* [Insights and Reflections](#InsightsandReflections-1)

<!-- vscode-markdown-toc-config
	numbering=false
	autoSave=true
	/vscode-markdown-toc-config -->
<!-- /vscode-markdown-toc -->

## <a name='Labs'></a>Labs

### <a name='PYNQ'></a>PYNQ
   - PYNQ

### <a name='KV260'></a>KV260
   - ZYSOC

### <a name='Combinationaldesign'></a>Combinational design

#### <a name='Descriptions'></a>Descriptions

The lab revolves around implementing combinational logic in Verilog based on the provided HLS code. The primary aim is to compare the utilization reports of the resulting designs.

#### <a name='LabResults'></a>Lab Results

1. [parity_generator](/lab/lab3_combinational/parity_generator/ReadMe.md)
2. [integer_division_modulus](/lab/lab3_combinational/integer_division_modulus/ReadMe.md)
3. [leading_one](/lab/lab3_combinational/leading_one/ReadMe.md)
4. [binary2bcd_div](/lab/lab3_combinational/binary2bcd_div/ReadMe.md)
5. [binary2bcd_double_dabble](/lab/lab3_combinational/binary2bcd_double_dabble/ReadMe.md)

#### <a name='InsightsandReflections'></a>Insights and Reflections

### <a name='Sequentialdesign'></a>Sequential design

### <a name='Descriptions-1'></a>Descriptions

The lab is to focus on implementing sequential logic in Verilog by utilizing the provided HLS code. The primary goal is to subsequently compare the utilization and timing reports of the two resulting designs.

### <a name='LabResults-1'></a>Lab Results

1. [serial2parallel](/lab/lab4_sequential/serial2parallel/ReadMe.md)
2. [parallel2serial](/lab/lab4_sequential/parallel2serial/ReadMe.md)
3. [combinational_lock](/lab/lab4_sequential/combinational_lock/ReadMe.md)
4. [vending_machine](/lab/lab4_sequential/vending_machine/ReadMe.md)
5. [bcd_counter](/lab/lab4_sequential/bcd_counter/ReadMe.md)
6. [single_cycle_regular_pulse](/lab/lab4_sequential/single_cycle_regular_pulse/ReadMe.md)
7. [iir](/lab/lab4_sequential/iir/ReadMe.md)
8. [uart_receiver](/lab/lab4_sequential/uart_receiver/ReadMe.md)
9. [uart_transmitter](/lab/lab4_sequential/uart_transmitter/ReadMe.md)

### <a name='InsightsandReflections-1'></a>Insights and Reflections
