setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/ramadugu/.synopsys_dv_prefs.tcl
dc_shell> o
setting top_design to: 
ORCA_TOP
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {800 750}
800 750
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/rtl/ORCA_TOP.sv'.  (AUTOREAD-100)
Information: Scanning file { ORCA_TOP.sv }. (AUTOREAD-303)
Compiling source file /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/rtl/ORCA_TOP.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p75vn40c'
  Loading link library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'
  Loading link library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32hvt_ss0p95vn40c'
  Loading link library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'
  Loading link library 'saed32rvt_ss0p75vn40c'
  Loading link library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v'
  Loading link library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v'
  Loading link library 'saed32lvt_ss0p75vn40c'
  Loading link library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'
  Loading link library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v'
  Loading link library 'saed32lvt_ss0p95vn40c'
  Loading link library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'
  Loading link library 'saed32sram_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (ORCA_TOP)
Elaborated 1 design.
Current design is now 'ORCA_TOP'.
Information: Building the design 'SDRAM_TOP'. (HDL-193)
Presto compilation completed successfully. (SDRAM_TOP)
Information: Building the design 'BLENDER_1'. (HDL-193)
Presto compilation completed successfully. (BLENDER_1)
Information: Building the design 'BLENDER_0'. (HDL-193)
Presto compilation completed successfully. (BLENDER_0)
Information: Building the design 'RISC_CORE'. (HDL-193)
Presto compilation completed successfully. (RISC_CORE)
Information: Building the design 'CONTEXT_MEM'. (HDL-193)
Presto compilation completed successfully. (CONTEXT_MEM)
Information: Building the design 'PARSER'. (HDL-193)
Presto compilation completed successfully. (PARSER)
Information: Building the design 'PCI_TOP'. (HDL-193)
Presto compilation completed successfully. (PCI_TOP)
Information: Building the design 'CLOCKING'. (HDL-193)
Presto compilation completed successfully. (CLOCKING)
Information: Building the design 'SDRAM_IF'. (HDL-193)
Presto compilation completed successfully. (SDRAM_IF)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_BLENDER_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_BLENDER_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_BLENDER_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_BLENDER_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_12)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_13'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_13)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_14'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_14)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_15'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_15)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_16'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_16)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_17'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_17)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_18'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_MEM_18)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_STACK_FSM'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_STACK_FSM)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_PRGRM_CNT'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_PRGRM_CNT)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_INSTRN_LAT'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_INSTRN_LAT)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_DATA_PATH_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_DATA_PATH_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_DATA_PATH_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_ALU_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_ALU_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_PCI_CORE'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_PCI_CORE)
Information: Building the design 'SNPS_CLOCK_GATE_LOW_SDRAM_IF'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_LOW_SDRAM_IF)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_SDRAM_IF'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_SDRAM_IF)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design CLOCKING, net 'sdram_clk_cts_2' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'pclk' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'sys_clk' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'sys_2x_clk' is connecting multiple ports. (UCN-1)
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test } {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
         }
        }
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope 'ORCA_TOP'.
Information: Design attribute lower_domain_boundary will be made obsolete in the future. Consider using -applies_to_boundary option of strategy commands. (UPF-807)
Using operating conditions 'ss0p75vn40c' found in library 'saed32lvt_ss0p75vn40c'.
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UID-348)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UID-348)
Current design is 'ORCA_TOP'.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db'
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)
Information: Performing power optimization. (PWR-850)
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db"
Analyzing: "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db"
Library analysis succeeded.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 13173 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Warning: Found 98 pin to pin connections requiring level shifter(s).  (MV-229)
Information: Related supplies are not explicitly specified on 237 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-405)
Information: Total 0 repeater cells are inserted. (UPF-464)
Information: A total of 0 isolation cells are inserted. (UPF-214)
  Simplifying Design 'ORCA_TOP'
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__3_' will be removed. (OPT-1207)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__9_' will be removed. (OPT-1207)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/LOCKUP' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/LOCKUP' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/LOCKUP1' will be removed. (OPT-1207)
Information: The register 'I_BLENDER_0/R_734' will be removed. (OPT-1207)
Information: The register 'LOCKUP' will be removed. (OPT-1207)

  Loading target library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32hvt_dlvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32lvt_dlvl_ss0p95vn40c_i0p95v'
Loaded alib file './alib-52/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ss0p95vn40c.db.alib'
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95vn40c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_ss0p75vn40c.db.alib'
Loaded alib file './alib-52/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p75vn40c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)
  Processing 'SDRAM_IF'
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_17_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_21_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_4_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_5_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_0_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_3_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_6_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_11_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_2_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_8_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_7_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_13_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_12_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_30_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_29_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_25_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_27_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_28_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_26_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_23_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_16_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_15_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_20_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_14_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_22_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_31_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_9_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_1_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_10_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_24_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'sd_DQ_en_reg_19_' is removed because it is merged to 'sd_DQ_en_reg_18_'. (OPT-1215)
Information: In design 'SDRAM_IF', the register 'mega_shift_1_reg_17__26_' is removed because it is merged to 'mega_shift_1_reg_17__26__rep1'. (OPT-1215)
  Processing 'BLENDER_0'
Information: In design 'BLENDER_0', the register 'R_94_IP' is removed because it is merged to 'R_95'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_740' is removed because it is merged to 'R_728'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_79_IP' is removed because it is merged to 'R_80'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_77_IP' is removed because it is merged to 'R_78'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_58_IP' is removed because it is merged to 'R_59'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_130_IP' is removed because it is merged to 'R_131'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_96_IP' is removed because it is merged to 'R_97'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_81' is removed because it is merged to 'R_82_IP'. (OPT-1215)
Information: In design 'BLENDER_0', the register 'R_425' is removed because it is merged to 'R_704'. (OPT-1215)
Information: In design 'BLENDER_0', the register 's3_op2_reg_1_' is removed because it is merged to 's3_op2_reg_1__rep1'. (OPT-1215)
Information: In design 'BLENDER_0', the register 's3_op2_reg_11__rep1' is removed because it is merged to 's3_op2_reg_11_'. (OPT-1215)
Information: In design 'BLENDER_0', the register 's3_op2_reg_17_' is removed because it is merged to 's3_op2_reg_17__rep1'. (OPT-1215)
  Processing 'BLENDER_1'
Information: In design 'BLENDER_1', the register 'R_64' is removed because it is merged to 'R_43_IP'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_644' is removed because it is merged to 'R_643_IP'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_108_IP' is removed because it is merged to 'R_109'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_677' is removed because it is merged to 'R_676_IP'. (OPT-1215)
Information: In design 'BLENDER_1', the register 's3_op1_reg_0_' is removed because it is merged to 's3_op1_reg_0__rep1'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_597' is removed because it is merged to 'R_751'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_529' is removed because it is merged to 'R_724'. (OPT-1215)
Information: In design 'BLENDER_1', the register 's3_op2_reg_1_' is removed because it is merged to 's3_op2_reg_1__rep1'. (OPT-1215)
Information: In design 'BLENDER_1', the register 's3_op2_reg_17_' is removed because it is merged to 's3_op2_reg_17__rep1'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_389' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_442' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_498' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_510' is removed because it is merged to 'R_368'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_502' is removed because it is merged to 'R_508'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_365' is removed because it is merged to 'R_508'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_360' is removed because it is merged to 'R_508'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_348' is removed because it is merged to 'R_508'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_371' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_512' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_270' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_326' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_335' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_341' is removed because it is merged to 'R_351'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_532' is removed because it is merged to 'R_518'. (OPT-1215)
Information: In design 'BLENDER_1', the register 'R_515' is removed because it is merged to 'R_518'. (OPT-1215)
  Processing 'PCI_TOP'
  Processing 'PARSER'
  Processing 'CONTEXT_MEM'
  Processing 'RISC_CORE'
Information: The register 'I_ALU_Carry_Flag_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_DATA_PATH_PSWL_Neg_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_DATA_PATH_PSWL_Carry_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__0_' is a constant and will be removed. (OPT-1206)
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_BLENDER_1'
  Processing 'SNPS_CLOCK_GATE_LOW_SDRAM_IF'
  Processing 'ORCA_TOP'
  Processing 'SDRAM_TOP'
  Processing 'CLOCKING'
  Processing 'SNPS_CLOCK_GATE_HIGH_PCI_CORE'
  Processing 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_CONTEXT_MEM_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_DATA_PATH_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_INSTRN_LAT'
  Processing 'SNPS_CLOCK_GATE_HIGH_PRGRM_CNT'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_FSM'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_STACK_MEM_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_BLENDER_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_SDRAM_IF'
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p95vn40c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Total 0 level shifters are removed. (MV-238)
Information: Total 94 level shifters are inserted. (MV-239)
Warning: 1 nets required level shifters but was ignored. (MV-612)
Warning: 3 nets has level shifter constraints but no level shifters are inserted. (MV-614)
Information: Complementing port 'pad_out[31]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[31]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[30]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[30]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[29]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[29]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[28]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[28]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[27]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[27]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[26]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[26]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[25]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[25]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[24]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[24]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[23]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[23]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[22]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[22]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[21]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[21]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[20]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[20]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[19]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[19]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[18]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[18]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[17]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[17]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[16]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[16]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[15]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[15]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[14]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[14]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[13]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[13]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[12]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[12]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[11]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[11]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[10]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[10]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[9]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[9]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[8]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[8]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[7]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[7]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[6]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[6]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[5]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[5]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[4]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[4]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[3]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[3]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[2]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[2]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[1]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[1]_BAR'. (OPT-319)
Information: Complementing port 'pad_out[0]' in design 'PCI_TOP'.
         The new name of the port is 'pad_out[0]_BAR'. (OPT-319)
Information: Complementing port 'pdevsel_n_out_BAR' in design 'PCI_TOP'.
         The new name of the port is 'pdevsel_n_out'. (OPT-319)
Information: Complementing port 'sd_DQ_en[18]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[18]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[18]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[18]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[17]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[17]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[21]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[21]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[4]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[4]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[5]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[5]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[0]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[0]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[3]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[3]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[6]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[6]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[11]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[11]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[2]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[2]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[8]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[8]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[7]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[7]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[13]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[13]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[12]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[12]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[30]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[30]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[29]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[29]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[25]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[25]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[27]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[27]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[28]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[28]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[26]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[26]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[23]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[23]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[16]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[16]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[15]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[15]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[20]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[20]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[14]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[14]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[22]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[22]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[31]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[31]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[9]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[9]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[1]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[1]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[10]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[10]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[24]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[24]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[19]' in design 'SDRAM_IF'.
         The new name of the port is 'sd_DQ_en[19]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[17]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[17]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[21]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[21]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[4]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[4]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[5]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[5]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[0]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[0]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[3]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[3]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[6]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[6]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[11]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[11]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[2]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[2]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[8]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[8]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[7]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[7]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[13]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[13]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[12]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[12]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[30]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[30]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[29]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[29]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[25]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[25]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[27]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[27]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[28]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[28]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[26]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[26]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[23]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[23]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[16]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[16]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[15]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[15]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[20]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[20]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[14]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[14]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[22]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[22]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[31]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[31]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[9]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[9]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[1]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[1]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[10]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[10]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[24]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[24]_BAR'. (OPT-319)
Information: Complementing port 'sd_DQ_en[19]' in design 'SDRAM_TOP'.
         The new name of the port is 'sd_DQ_en[19]_BAR'. (OPT-319)
Information: Complementing port 'IN19' in design 'BLENDER_1'.
         The new name of the port is 'IN19_BAR'. (OPT-319)
Information: Complementing port 'test_so17' in design 'BLENDER_1'.
         The new name of the port is 'test_so17_BAR'. (OPT-319)
Information: Complementing port 'pcmd_valid_BAR' in design 'PARSER'.
         The new name of the port is 'pcmd_valid'. (OPT-319)
Information: Complementing port 'cmd_valid_BAR' in design 'PCI_TOP'.
         The new name of the port is 'cmd_valid'. (OPT-319)
Information: Complementing port 'cmd_3__BAR' in design 'PCI_TOP'.
         The new name of the port is 'cmd_3_'. (OPT-319)
Information: Complementing port 'sys_clk_cts_6' in design 'SDRAM_TOP'.
         The new name of the port is 'sys_clk_cts_6_BAR'. (OPT-319)
Information: Complementing port 'sys_clk_cts_5_1' in design 'CONTEXT_MEM'.
         The new name of the port is 'sys_clk_cts_5_1_BAR'. (OPT-319)
Information: Complementing port 'sys_clk' in design 'PCI_TOP'.
         The new name of the port is 'sys_clk_BAR'. (OPT-319)
Information: Complementing port 'sdram_clk_cts_3' in design 'SDRAM_IF'.
         The new name of the port is 'sdram_clk_cts_3_BAR'. (OPT-319)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_753' is removed because it is merged to 'I_BLENDER_1/R_683'. (OPT-1215)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_755' is removed because it is merged to 'I_BLENDER_1/R_754'. (OPT-1215)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_752' is removed because it is merged to 'I_BLENDER_1/R_368'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 86.21%, saed32cell_lvt 13.79%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'BLENDER_1'. (DDB-72)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'BLENDER_0'. (DDB-72)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
Information: Added key list 'DesignWare' to design 'RISC_CORE'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PARSER'. (DDB-72)
Information: Added key list 'DesignWare' to design 'PCI_TOP'. (DDB-72)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:14:08  391066.9      0.53      50.5    6042.7                           316265568.0000
    0:14:12  391028.5      0.76      54.3    6044.0                           316119104.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 47.09%, saed32cell_lvt 52.91%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 47.08%, saed32cell_lvt 52.92%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)

Threshold voltage group cell usage:
>> saed32cell_hvt 5.44%, saed32cell_lvt 94.56%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 5.37%, saed32cell_lvt 94.63%

  Beginning Delay Optimization
  ----------------------------
    0:15:18  376453.4     20.11    2317.3    3332.2                           435481248.0000
    0:15:40  376181.9      1.21     109.8    3330.4                           449674944.0000
    0:15:40  376181.9      1.21     109.8    3330.4                           449674944.0000
    0:15:52  375947.4      1.21     109.2    3335.5                           457309728.0000
    0:15:53  375947.4      1.21     109.2    3335.5                           457309728.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 2.27%, saed32cell_lvt 97.73%
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_691' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_690' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_i_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/sync_pcmd_valid_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PARSER/r_pcmd_valid_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_empty_int_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_count_int_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_664' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_689' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_count_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_this_addr_g_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_full_int_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_663' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_666' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_665' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U2_syncff_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_4' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_687' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_6' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_2' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_3' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_pad_en_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_pc_be_en_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_mega_enable_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_9_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_11_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_0' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/R_5' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_CORE_d_out_p_bus_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_4_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_3_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_this_addr_g_int_reg_0_' will be removed. (OPT-1207)
    0:16:02  374366.6      1.21     103.9    1585.9                           454779648.0000
    0:16:08  373216.3      1.26     104.3    1732.9                           450720320.0000

  Beginning WLM Backend Optimization
  --------------------------------------
Information: Total 0 level shifters are removed incrementally. (MV-238)
Information: Total 0 level shifters are inserted incrementally. (MV-239)
Warning: 1 nets required level shifters but was ignored. (MV-612)
Warning: 1 nets has level shifter constraints but no level shifters are inserted. (MV-614)
Information: The register 'I_PARSER/r_pcmd_out_valid_reg' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_reg_reg_17_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_valid_reg' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_0_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_1_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_3_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_0_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/r_pcmd_out_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_valid_reg' will be removed. (OPT-1207)
Information: The register 'I_PARSER/i_pcmd_out_reg_3_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_0_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_2_' will be removed. (OPT-1207)
Information: The register 'I_PARSER/sync_pcmd_out_reg_3_' will be removed. (OPT-1207)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_368' is removed because it is merged to 'I_BLENDER_1/R_508'. (OPT-1215)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_1/R_189' is removed because it is merged to 'I_BLENDER_1/R_224'. (OPT-1215)
Information: In design 'ORCA_TOP', the register 'I_BLENDER_0/R_104' is removed because it is merged to 'I_BLENDER_0/R_105'. (OPT-1215)
    0:16:30  372124.8      1.50     107.7    1262.6                           429604896.0000
    0:16:57  372047.3      1.48     106.0    1251.9                           424148064.0000
    0:17:30  370725.5      1.48     105.3    1247.0                           422304800.0000
    0:17:31  370696.0      0.90      59.1    1245.8                           422618816.0000
    0:17:31  370696.0      0.90      59.1    1245.8                           422618816.0000
    0:17:53  365917.6      0.63      35.4    1216.5                           269547104.0000
    0:17:53  365917.6      0.63      35.4    1216.5                           269547104.0000
    0:18:25  366470.8      0.02       0.1    1224.8                           271401088.0000
    0:18:25  366470.8      0.02       0.1    1224.8                           271401088.0000
    0:18:25  366472.6      0.02       0.1    1224.9                           271429856.0000
    0:18:25  366472.6      0.02       0.1    1224.9                           271429856.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:18:29  366480.0      0.00       0.0    1224.9                           271465440.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:18:43  366926.5      0.00       0.0       0.2 I_BLENDER_0/R_332/D       270256320.0000
    0:18:59  366944.1      0.82      17.0       0.0 I_BLENDER_1/R_654/D       270133856.0000
    0:19:05  367025.4      0.40      10.7       0.0 I_BLENDER_1/R_482/D       270458144.0000
    0:19:07  367083.3      0.29       7.1       0.0 I_BLENDER_1/R_646/D       270825664.0000
    0:19:08  367119.4      0.28       6.8       0.0                           271090784.0000
    0:19:30  367319.9      0.00       0.0      29.9                           271421728.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 46.04%, saed32cell_lvt 53.96%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:19:30  367319.9      0.00       0.0      29.9                           271421728.0000
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
    0:20:32  367865.8      1.01     454.6       8.9                           212248272.0000
    0:24:42  368601.1      0.29       6.9      56.4                           233853632.0000
    0:24:42  368601.1      0.29       6.9      56.4                           233853632.0000
    0:24:56  367975.9      0.29       5.5      25.0                           235979840.0000
    0:24:57  367975.9      0.29       5.5      25.0                           235979840.0000
    0:25:17  368121.5      0.29       4.8      25.0                           236675072.0000
    0:25:17  368121.5      0.29       4.8      25.0                           236675072.0000
    0:25:17  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:18  368104.7      0.00       0.0      25.2                           237577840.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:25:21  368104.7      0.00       0.0      25.2                           237577840.0000
    0:25:33  366929.8      0.23       8.6      16.8                           227469456.0000
    0:25:35  366943.3      0.14       4.6      16.7                           228375984.0000
    0:25:35  366943.3      0.14       4.6      16.7                           228375984.0000
    0:25:44  366960.3      0.14       3.9      16.3                           224242464.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 53.53%, saed32cell_lvt 46.47%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:25:46  366960.3      0.14       3.9      16.3                           224242464.0000
    0:25:46  366960.3      0.14       3.9      16.3                           224242464.0000
    0:25:46  366960.3      0.14       3.9      16.3                           224242464.0000
    0:26:51  367101.1      0.08       0.8      16.3                           224733200.0000
    0:27:15  366994.1      0.08       1.2      16.3                           224660240.0000
    0:27:20  367093.2      0.07       1.5      14.8 I_BLENDER_1/net213603     219932384.0000
    0:27:34  367462.3      0.07       1.5       1.7 I_SDRAM_TOP/I_SDRAM_IF/net231490 220067392.0000
    0:27:53  367624.7      0.05       0.9       1.2 I_BLENDER_1/mega_shift_reg_1__29_/D 220065392.0000
    0:27:56  367625.9      0.02       0.1       1.1 I_SDRAM_TOP/I_SDRAM_IF/net234071 220459856.0000
    0:28:21  367618.0      0.02       0.1       0.7 I_SDRAM_TOP/I_SDRAM_IF/net234071 220407840.0000
    0:29:05  367617.3      0.02       0.1       0.6                           220390176.0000
    0:29:06  367618.0      0.00       0.0       2.6                           220799936.0000
    0:29:06  367618.0      0.00       0.0       2.6                           220799936.0000
    0:29:06  367618.0      0.00       0.0       2.6                           220799936.0000
    0:29:06  367618.0      0.00       0.0       2.6                           220799936.0000
    0:29:06  367618.0      0.00       0.0       2.6                           220799936.0000
    0:29:18  367197.7      0.00       0.0       1.8                           221611104.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p7v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p95vn40c_i0p95v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ORCA_TOP' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'I_BLENDER_1/net9927': 1338 load(s), 1 driver(s)
     Net 'I_BLENDER_0/net9929': 1190 load(s), 1 driver(s)
     Net 'I_SDRAM_TOP/I_SDRAM_IF/net9939': 5454 load(s), 1 driver(s)
     Net 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/ENCLK': 1343 load(s), 1 driver(s)
     Net 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK': 1343 load(s), 1 driver(s)
Warning: Found 31 pin to pin connections requiring level shifter(s).  (MV-229)
  Loading target library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32hvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32hvt_dlvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v'
  Loading target library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p95v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v'
  Loading target library 'saed32lvt_ulvl_ss0p95vn40c_i0p7v'
  Loading target library 'saed32lvt_dlvl_ss0p95vn40c_i0p95v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Warning: In the design ORCA_TOP, net 'preq_n' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[31]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[13]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[16]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[19]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[3]' is connecting multiple ports. (UCN-1)
Warning: In the design ORCA_TOP, net 'sd_DQ_en[17]' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'pclk_in' is connecting multiple ports. (UCN-1)
Warning: In the design CLOCKING, net 'sys_2x_clk_in' is connecting multiple ports. (UCN-1)
Warning: In the design SDRAM_IF, net 'sdram_clk' is connecting multiple ports. (UCN-1)
Warning: In the design SDRAM_IF, net 'sd_DQ_en[19]_BAR' is connecting multiple ports. (UCN-1)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 (saed32sram_ss0p95vn40c:SRAM2RW64x32).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: Apply operating condition old:ss0p75vn40c -> new:0.95 (voltage = [0.95], process = 0.990000, temperature = -40.000000) to cell I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (saed32sram_ss0p95vn40c:SRAM2RW64x8).   (LIBSETUP-751)
Information: A total of 36 operating conditions have been inferred.  (LIBSETUP-754)
Writing verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dc.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file '../outputs/ORCA_TOP.dc.ddc'.
1
dc_shell> 

Memory usage for this session 979 Mbytes.
Memory usage for this session including child processes 979 Mbytes.
CPU usage for this session 1730 seconds ( 0.48 hours ).
Elapsed time for this session 6159 seconds ( 1.71 hours ).

Thank you...
