ISim log file
Running: E:\Xilinx project\fourth lap.Group one\Lab 4- Group 1\PART 4\BLOCK RAM\ROM_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_mod.v" Line 24.  For instance uut/your_instance_name/, width 8 of formal port addra is not equal to width 3 of actual signal address.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ROM_test.uut.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
