<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Mar 25 09:38:27 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu3eg" NAME="BufferControl_test1" PACKAGE="sbva484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="clk"/>
        <CONNECTION INSTANCE="design_1_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="design_1_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="adc_dout" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_adc_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="adc_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="gain_ref" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_gain_ref">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="gain_ref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="bfr_busy" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_bfr_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="bfr_busy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="adc_ch" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_adc_ch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="adc_ch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="rd_hold" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_hold">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_hold"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="rd_ch" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_ch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_ch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="n_samples_out" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_n_samples_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="n_samples_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="adc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="BufferControlSimConst_0_adc_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="adc_irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="bfr_rd_out" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_bfr_rd_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="bfr_rd_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="gain_curr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gain_curr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="gain_curr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="irq_out" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="design_1_0_irq_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="irq_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE BD="BufferControlSimConst_inst_0" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/BufferControlSimConst_0" INSTANCE="BufferControlSimConst_0" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="BufferControlSimConst.bd"/>
        <PARAMETER NAME="TRAINING_MODULE" VALUE="BufferControlSimConst.bd"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="BufferControlSimConst.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="BufferControlSimConst.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="BufferControlSimConst.bd"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="adc_ch" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_adc_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_ch"/>
            <CONNECTION INSTANCE="design_1_0" PORT="adc_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="adc_dout" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_adc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_dout"/>
            <CONNECTION INSTANCE="design_1_0" PORT="adc_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="BufferControlSimConst_0_adc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="adc_irq"/>
            <CONNECTION INSTANCE="design_1_0" PORT="adc_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_addr"/>
            <CONNECTION INSTANCE="design_1_0" PORT="rd_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rd_ch" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_ch"/>
            <CONNECTION INSTANCE="design_1_0" PORT="rd_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rd_din" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_bfr_rd_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_0" PORT="bfr_rd_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="rd_hold" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_hold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_hold"/>
            <CONNECTION INSTANCE="design_1_0" PORT="hold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="rd_irq" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="design_1_0_irq_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_0" PORT="irq_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rd_n_samples" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_n_samples_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_0" PORT="n_samples_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="design_1_inst_1" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/design_1_0" INSTANCE="design_1_0" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TRAINING_MODULE" VALUE="design_1.bd"/>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="0"/>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="design_1.bd"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="design_1.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="design_1.bd"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="design_1.bd"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="adc_ch" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_adc_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="adc_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="adc_din" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_adc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="adc_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="BufferControlSimConst_0_adc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="adc_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bfr_busy" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_bfr_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bfr_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bfr_rd_out" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_bfr_rd_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bfr_rd_out"/>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="gain_curr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gain_curr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gain_curr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="gain_ref" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_gain_ref">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gain_ref"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="hold" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_hold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_hold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_out" SIGIS="undef" SIGNAME="design_1_0_irq_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="irq_out"/>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="n_samples_out" RIGHT="0" SIGIS="undef" SIGNAME="design_1_0_n_samples_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="n_samples_out"/>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_n_samples"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rd_ch" RIGHT="0" SIGIS="undef" SIGNAME="BufferControlSimConst_0_rd_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BufferControlSimConst_0" PORT="rd_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
