# RISC-V-simulator
A simulation of running RISC-V assembly code with pipelining and cache memory in Java
This project is made by a team of 5 as an assignment fo Computer Architecture course.
The team consists of:\n
Amritpal Singh\n
Shivam Prasad\n
Mehakjot Singh\n
Divyanshu Bains\n
Ripudaman Singh\n
