// Seed: 993240698
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  id_4 :
  assert property (@(posedge 1'b0) 1)
  else id_4 <= 1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wire id_3,
    input tri id_4,
    input tri id_5,
    input tri1 id_6,
    input wand id_7,
    input wand id_8,
    input supply0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_1
  );
  assign modCall_1.type_7 = 0;
endmodule
