gXMLBuffer="<?xml version=\"1.0\" encoding=\"UTF-8\"?><ck><di ky=\"74\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/Additional_UI_Features.htm|Additional UI Features\" ct=\"    2.6  Additional UI Features 2.6.1 Undock and resto re the  Maestro interface Use these steps to  ...\" bc=\"User Guide &gt; Graphical User Interface\"/><di ky=\"75\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/Graphical_User_Interface.htm|Graphical User Interface\" ct=\"    2 Graphical User Interface This chapter describes the Maestro Graphical User Interface. Maestro  ...\" bc=\"User Guide\"/><di ky=\"76\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/Horizontal_Toolbar.htm|Horizontal Toolbar\" ct=\"    2.3  H orizontal Toolbar This section explains the functions of the controls and icons provided  ...\" bc=\"User Guide &gt; Graphical User Interface\"/><di ky=\"77\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/Maestro_Menus_and_Shortcuts.htm|Maestro Menus and Shortcuts\" ct=\"    2.2  Maestro Menus and Shortcuts •  “File Menu” •  “Edit Menu” •  “Window Menu” •  “Help Menu” 2 ...\" bc=\"User Guide &gt; Graphical User Interface\"/><di ky=\"78\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/Maestro_Panes.htm|Maestro Panes\" ct=\"    2.4  Maestro Panes The panes used by Maestro include: •  “Tasks View Pane” •  “Project Tree Pane ...\" bc=\"User Guide &gt; Graphical User Interface\"/><di ky=\"79\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/The_Maestro_Workspace.htm|The Maestro Workspace\" ct=\"    2.1  The Maestro Workspace The following figure shows a typical Maestro Workspace. Key Name Desc ...\" bc=\"User Guide &gt; Graphical User Interface\"/><di ky=\"80\" rd=\"Ncore_3_Online_Documentation/User_Guide/Graphical_User_Interface/Topology_Editor_Toolbar.htm|Topology Editor Toolbar\" ct=\"    2.5  Topology Editor Toolbar The Topology Editor toolbar is visible when using the Topology Edit ...\" bc=\"User Guide &gt; Graphical User Interface\"/><di ky=\"81\" rd=\"Ncore_3_Online_Documentation/User_Guide/Introduction_to_Ncore/Design_Configuration_Workflow.htm|Design Configuration Workflow\" ct=\"    1.3  Design Configuration Workflow The Ncore design workflow is driven by the Maestro GUI. Maest ...\" bc=\"User Guide &gt; Introduction\"/><di ky=\"82\" rd=\"Ncore_3_Online_Documentation/User_Guide/Introduction_to_Ncore/Features.htm|Features\" ct=\"    1.1 Features Ncore supports an extensive feature set and configurability options to optimize SoC ...\" bc=\"User Guide &gt; Introduction\"/><di ky=\"83\" rd=\"Ncore_3_Online_Documentation/User_Guide/Introduction_to_Ncore/Introduction_to_Ncore.htm|Introduction to Ncore\" ct=\"    1 Introduction Arteris Ncore ®  is a configurable, scalable interconnect IP product that enables ...\" bc=\"User Guide\"/><di ky=\"84\" rd=\"Ncore_3_Online_Documentation/User_Guide/Introduction_to_Ncore/The_Project_File.htm|The Project File\" ct=\"    1.2 The Project File Ncore stores each design in a Maestro Project File (MPF). The file contains ...\" bc=\"User Guide &gt; Introduction\"/><di ky=\"85\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Introduction.htm|Introduction\" ct=\"    8.1 Introduction The workflow for this demonstration design mirrors Maestro and is divided into  ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"86\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Maestro_Demo_Design.htm|Maestro Demo Design\" ct=\"    8    Maestro Demonstration Design   ...\" bc=\"User Guide\"/><di ky=\"87\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_1_-_SoC_(Chip)_Specification.htm|Phase 1 - SoC (Chip) Specification\" ct=\"    8.2  Phase 1 - SoC (Chip) Specification Goals for this phase: Domains, Safety (refer to  SoC Spe ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"88\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_2_-_System_Assembly.htm|Phase 2 - System Assembly\" ct=\"    8.3  Phase 2 - System Assembly Goals for this phase: Sockets, Memory Map, Communication (refer t ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"89\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_3_-_Structural_Design_(Architecture).htm|Phase 3 - Structural Design (Architecture)\" ct=\"    8.4  Phase 3 - Structural Design (Architecture) Goals for this phase: Topology Structure (refer  ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"90\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_4_-_Refinement.htm|Phase 4 - Refinement\" ct=\"    8.5  Phase 4 - Refinement This phase is skipped in this design (refer to  Architectural Refineme ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"91\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_5_-_Export.htm|Phase 5 - Export\" ct=\"    8.6  Phase 5 - Export Goals for this phase: Export RTL (refer to  Export Design (Phase 5) ). 1.  ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"92\" rd=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Topology_Editing_Exercise.htm|Topology Editing Exercise\" ct=\"    8.7  T opology Editing Exercise This exercise uses the design in the previous section to demonst ...\" bc=\"User Guide &gt; Maestro Demonstration Design\"/><di ky=\"93\" rd=\"Ncore_3_Online_Documentation/User_Guide/Mapping/Mapping.htm|Mapping\" ct=\"    6 Mapping (Phase 4) In this phase of the design flow, Maestro associates specific RTL instances  ...\" bc=\"User Guide\"/><di ky=\"94\" rd=\"Ncore_3_Online_Documentation/User_Guide/Mapping/Run_the_Mapping_Tool.htm|Run the Mapping Tool\" ct=\"    6.1      Run the  Mapping Tool Mapping is done automatically after you clicked “Move forward to  ...\" bc=\"User Guide &gt; Mapping (Phase 4)\"/><di ky=\"95\" rd=\"Ncore_3_Online_Documentation/User_Guide/Parameters/Parameters.htm|Parameters\" ct=\"    9 Maestro Parameters This chapter describes the Ncore parameters used by  Maestro. •  Common Soc ...\" bc=\"User Guide\"/><di ky=\"96\" rd=\"Ncore_3_Online_Documentation/User_Guide/Refinement_Architectural_View/Refinement_Architectural_View.htm|Refinement Architectural View\" ct=\"    6 Architectural Refinement (Phase 4) This phase provides a detailed parameterization of the RTL  ...\" bc=\"User Guide\"/><di ky=\"97\" rd=\"Ncore_3_Online_Documentation/User_Guide/Refinement_Architectural_View/Refine_the_Design_Architecture.htm|Refine the Design Architecture\" ct=\"    6.1  Refine the  Design Architecture To view a graphical rendering of each network in the design ...\" bc=\"User Guide &gt; Architectural Refinement (Phase 4)\"/><di ky=\"98\" rd=\"Ncore_3_Online_Documentation/User_Guide/Refinement_Architectural_View/Topology_Editor_Tools_and_Controls.htm|Topology Editor Tools and Controls\" ct=\"    6.2  T opology Editor Tools and Controls The Topology Editor provides tools and controls that yo ...\" bc=\"User Guide &gt; Architectural Refinement (Phase 4)\"/><di ky=\"99\" rd=\"Ncore_3_Online_Documentation/User_Guide/SOC_Specification/Domains.htm|Domains\" ct=\"    3.2  Domains Tasks for this phase: 3.2.1  Chip The first task in SoC Specification is the creati ...\" bc=\"User Guide &gt; SoC Specification (Phase 1)\"/><di ky=\"100\" rd=\"Ncore_3_Online_Documentation/User_Guide/SOC_Specification/Setting_the_Safety_Configuration.htm|Setting the Safety Configuration\" ct=\"    3.3  Setting the  Safety Configuration After running checks in SoC Specification/Domains, the ne ...\" bc=\"User Guide &gt; SoC Specification (Phase 1) &gt; 3.2  Domains &gt; 3.2.16  Create a System and a Subsystem\"/><di ky=\"101\" rd=\"Ncore_3_Online_Documentation/User_Guide/SOC_Specification/SOC_Specification.htm|SOC Specification\" ct=\"    3 SoC Specification (Phase 1) SoC specification is the first phase of the Maestro design flow. T ...\" bc=\"User Guide\"/><di ky=\"102\" rd=\"Ncore_3_Online_Documentation/User_Guide/SOC_Specification/SoC_Specification_Overview.htm|SoC Specification Overview\" ct=\"    3.1 SoC Specification Overview In Phase 1, you will create a chip and then specify the propertie ...\" bc=\"User Guide &gt; SoC Specification (Phase 1)\"/><di ky=\"103\" rd=\"Ncore_3_Online_Documentation/User_Guide/Structural_Design/Automation_Tool_Overview.htm|Automation Tool Overview\" ct=\"    5.2 A utomation Tool Overview Maestro provides a set of tools that automate the tasks required t ...\" bc=\"User Guide &gt; Structural Design (Architecture, Phase 3)\"/><di ky=\"104\" rd=\"Ncore_3_Online_Documentation/User_Guide/Structural_Design/Configure_a_Transport_Solution.htm|Configure a Transport Solution\" ct=\"    5.1 Configure a  Transport Solution  In this section, the TransportSolution is given the name  T ...\" bc=\"User Guide &gt; Structural Design (Architecture, Phase 3)\"/><di ky=\"105\" rd=\"Ncore_3_Online_Documentation/User_Guide/Structural_Design/Merging_Two_Switches.htm|Merging Two Switches\" ct=\"    5.4 M erging Two Switches Use these steps to merge two switches into one switch. 1.   In the Top ...\" bc=\"User Guide &gt; Structural Design (Architecture, Phase 3)\"/><di ky=\"106\" rd=\"Ncore_3_Online_Documentation/User_Guide/Structural_Design/Structural_Design.htm|Structural Design\" ct=\"    5 Structural Design (Architecture, Phase 3) The structural design interconnect takes place in Ph ...\" bc=\"User Guide\"/><di ky=\"107\" rd=\"Ncore_3_Online_Documentation/User_Guide/Structural_Design/Topologies.htm|Topologies\" ct=\"    5.3   Topologies The following topologies are supported: •  “Crossbar topology” •  “Mesh topolog ...\" bc=\"User Guide &gt; Structural Design (Architecture, Phase 3)\"/><di ky=\"108\" rd=\"Ncore_3_Online_Documentation/User_Guide/Structural_Design/Using_the_Topology_Editor.htm|Using the Topology Editor\" ct=\"    5.5  U sing the Topology Editor This section provides examples of using Topology Editor. 5.5.1  ...\" bc=\"User Guide &gt; Structural Design (Architecture, Phase 3)\"/><di ky=\"109\" rd=\"Ncore_3_Online_Documentation/User_Guide/System_Assembly/DMI_Interleaving_Procedure.htm|DMI Interleaving Procedure\" ct=\"    4.4  D MI Interleaving Procedure Sockets that are defined with the MEMORY can be interleaved. Th ...\" bc=\"User Guide &gt; System Assembly (Phase 2)\"/></ck>";