
AVRASM ver. 2.1.30  C:\cvavreval\BIN\Debug\List\lcd.asm Wed May 10 10:26:52 2023

C:\cvavreval\BIN\Debug\List\lcd.asm(1090): warning: Register r5 already defined by the .DEF directive
C:\cvavreval\BIN\Debug\List\lcd.asm(1091): warning: Register r4 already defined by the .DEF directive
C:\cvavreval\BIN\Debug\List\lcd.asm(1092): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.10 Evaluation
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega128A
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128A
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0085 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x3:
00004f 4941
000050 746f
000051 4320
000052 616c      	.DB  0x41,0x49,0x6F,0x74,0x20,0x43,0x6C,0x61
000053 7373
000054 2121
000055 2121
000056 0021      	.DB  0x73,0x73,0x21,0x21,0x21,0x21,0x21,0x0
000057 0000
000058 0000
000059 0000
00005a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00005b 0000
00005c 0000
00005d 0000
00005e 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00005f 0000
000060 0000
000061 0000
000062 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000063 0000
000064 0000
000065 0000
000066 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000067 0000
000068 0000
000069 0000
00006a 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00006b 0000
00006c 0000
00006d 0000
00006e 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00006f 0000
000070 0000
000071 0000
000072 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000073 0000
000074 0000
000075 0000
000076 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
                 _0x0:
000077 6557
000078 636c
000079 6d6f
00007a 0065      	.DB  0x57,0x65,0x6C,0x63,0x6F,0x6D,0x65,0x0
00007b 6144
00007c 6174
00007d 203d
00007e 3525      	.DB  0x44,0x61,0x74,0x61,0x3D,0x20,0x25,0x35
00007f 0064      	.DB  0x64,0x0
                 _0x2000003:
000080 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000081 0002      	.DW  0x02
000082 0500      	.DW  __base_y_G100
000083 0100      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000084 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000085 94f8      	CLI
000086 27ee      	CLR  R30
000087 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000088 e0f1      	LDI  R31,1
000089 bff5      	OUT  MCUCR,R31
00008a bfe5      	OUT  MCUCR,R30
00008b 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
00008d e08d      	LDI  R24,(14-2)+1
00008e e0a2      	LDI  R26,2
00008f 27bb      	CLR  R27
                 __CLEAR_REG:
000090 93ed      	ST   X+,R30
000091 958a      	DEC  R24
000092 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000093 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000094 e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000095 e0a0      	LDI  R26,LOW(__SRAM_START)
000096 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000097 93ed      	ST   X+,R30
000098 9701      	SBIW R24,1
000099 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00009a e0e2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00009b e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00009c 9185      	LPM  R24,Z+
00009d 9195      	LPM  R25,Z+
00009e 9700      	SBIW R24,0
00009f f061      	BREQ __GLOBAL_INI_END
0000a0 91a5      	LPM  R26,Z+
0000a1 91b5      	LPM  R27,Z+
0000a2 9005      	LPM  R0,Z+
0000a3 9015      	LPM  R1,Z+
0000a4 01bf      	MOVW R22,R30
0000a5 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000a6 9005      	LPM  R0,Z+
0000a7 920d      	ST   X+,R0
0000a8 9701      	SBIW R24,1
0000a9 f7e1      	BRNE __GLOBAL_INI_LOOP
0000aa 01fb      	MOVW R30,R22
0000ab cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000ac bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000ad efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000ae bfed      	OUT  SPL,R30
0000af e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000b0 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000b1 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000b2 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000b3 940c 00b5 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.10 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2023-05-10
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega128a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <alcd.h>
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;
                 ;void main(void)
                 ; 0000 001E {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 001F     int i;
                 ; 0000 0020     unsigned char led;
                 ; 0000 0021     char data[80]="AIot Class!!!!!";
                 ; 0000 0022 // Declare your local variables here
                 ; 0000 0023 
                 ; 0000 0024 // Input/Output Ports initialization
                 ; 0000 0025 // Port A initialization
                 ; 0000 0026 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0027 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000b5 97ef      	SBIW R28,63
0000b6 9761      	SBIW R28,17
0000b7 e580      	LDI  R24,80
0000b8 e0a0      	LDI  R26,LOW(0)
0000b9 e0b0      	LDI  R27,HIGH(0)
0000ba e9ee      	LDI  R30,LOW(_0x3*2)
0000bb e0f0      	LDI  R31,HIGH(_0x3*2)
0000bc d32d      	RCALL __INITLOCB
                 ;	i -> R16,R17
                 ;	led -> R19
                 ;	data -> Y+0
0000bd e0e0      	LDI  R30,LOW(0)
0000be bbea      	OUT  0x1A,R30
                 ; 0000 0028 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0029 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000bf bbeb      	OUT  0x1B,R30
                 ; 0000 002A 
                 ; 0000 002B // Port B initialization
                 ; 0000 002C // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 002D DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000c0 efef      	LDI  R30,LOW(255)
0000c1 bbe7      	OUT  0x17,R30
                 ; 0000 002E // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 002F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000c2 e0e0      	LDI  R30,LOW(0)
0000c3 bbe8      	OUT  0x18,R30
                 ; 0000 0030 
                 ; 0000 0031 DDRB=0xff;
0000c4 efef      	LDI  R30,LOW(255)
0000c5 bbe7      	OUT  0x17,R30
                 ; 0000 0032 PORTB=0xff;
0000c6 bbe8      	OUT  0x18,R30
                 ; 0000 0033 
                 ; 0000 0034 // Port C initialization
                 ; 0000 0035 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0036 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000c7 e0e0      	LDI  R30,LOW(0)
0000c8 bbe4      	OUT  0x14,R30
                 ; 0000 0037 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0038 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000c9 bbe5      	OUT  0x15,R30
                 ; 0000 0039 
                 ; 0000 003A // Port D initialization
                 ; 0000 003B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003C DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000ca bbe1      	OUT  0x11,R30
                 ; 0000 003D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003E PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000cb bbe2      	OUT  0x12,R30
                 ; 0000 003F 
                 ; 0000 0040 // Port E initialization
                 ; 0000 0041 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0042 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
0000cc b9e2      	OUT  0x2,R30
                 ; 0000 0043 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0044 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000cd b9e3      	OUT  0x3,R30
                 ; 0000 0045 
                 ; 0000 0046 // Port F initialization
                 ; 0000 0047 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0048 DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000ce 93e0 0061 	STS  97,R30
                 ; 0000 0049 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004A PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000d0 93e0 0062 	STS  98,R30
                 ; 0000 004B 
                 ; 0000 004C // Port G initialization
                 ; 0000 004D // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004E DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000d2 93e0 0064 	STS  100,R30
                 ; 0000 004F // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0050 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000d4 93e0 0065 	STS  101,R30
                 ; 0000 0051 
                 ; 0000 0052 // Timer/Counter 0 initialization
                 ; 0000 0053 // Clock source: System Clock
                 ; 0000 0054 // Clock value: Timer 0 Stopped
                 ; 0000 0055 // Mode: Normal top=0xFF
                 ; 0000 0056 // OC0 output: Disconnected
                 ; 0000 0057 ASSR=0<<AS0;
0000d6 bfe0      	OUT  0x30,R30
                 ; 0000 0058 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000d7 bfe3      	OUT  0x33,R30
                 ; 0000 0059 TCNT0=0x00;
0000d8 bfe2      	OUT  0x32,R30
                 ; 0000 005A OCR0=0x00;
0000d9 bfe1      	OUT  0x31,R30
                 ; 0000 005B 
                 ; 0000 005C // Timer/Counter 1 initialization
                 ; 0000 005D // Clock source: System Clock
                 ; 0000 005E // Clock value: Timer1 Stopped
                 ; 0000 005F // Mode: Normal top=0xFFFF
                 ; 0000 0060 // OC1A output: Disconnected
                 ; 0000 0061 // OC1B output: Disconnected
                 ; 0000 0062 // OC1C output: Disconnected
                 ; 0000 0063 // Noise Canceler: Off
                 ; 0000 0064 // Input Capture on Falling Edge
                 ; 0000 0065 // Timer1 Overflow Interrupt: Off
                 ; 0000 0066 // Input Capture Interrupt: Off
                 ; 0000 0067 // Compare A Match Interrupt: Off
                 ; 0000 0068 // Compare B Match Interrupt: Off
                 ; 0000 0069 // Compare C Match Interrupt: Off
                 ; 0000 006A TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000da bdef      	OUT  0x2F,R30
                 ; 0000 006B TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000db bdee      	OUT  0x2E,R30
                 ; 0000 006C TCNT1H=0x00;
0000dc bded      	OUT  0x2D,R30
                 ; 0000 006D TCNT1L=0x00;
0000dd bdec      	OUT  0x2C,R30
                 ; 0000 006E ICR1H=0x00;
0000de bde7      	OUT  0x27,R30
                 ; 0000 006F ICR1L=0x00;
0000df bde6      	OUT  0x26,R30
                 ; 0000 0070 OCR1AH=0x00;
0000e0 bdeb      	OUT  0x2B,R30
                 ; 0000 0071 OCR1AL=0x00;
0000e1 bdea      	OUT  0x2A,R30
                 ; 0000 0072 OCR1BH=0x00;
0000e2 bde9      	OUT  0x29,R30
                 ; 0000 0073 OCR1BL=0x00;
0000e3 bde8      	OUT  0x28,R30
                 ; 0000 0074 OCR1CH=0x00;
0000e4 93e0 0079 	STS  121,R30
                 ; 0000 0075 OCR1CL=0x00;
0000e6 93e0 0078 	STS  120,R30
                 ; 0000 0076 
                 ; 0000 0077 // Timer/Counter 2 initialization
                 ; 0000 0078 // Clock source: System Clock
                 ; 0000 0079 // Clock value: Timer2 Stopped
                 ; 0000 007A // Mode: Normal top=0xFF
                 ; 0000 007B // OC2 output: Disconnected
                 ; 0000 007C TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000e8 bde5      	OUT  0x25,R30
                 ; 0000 007D TCNT2=0x00;
0000e9 bde4      	OUT  0x24,R30
                 ; 0000 007E OCR2=0x00;
0000ea bde3      	OUT  0x23,R30
                 ; 0000 007F 
                 ; 0000 0080 // Timer/Counter 3 initialization
                 ; 0000 0081 // Clock source: System Clock
                 ; 0000 0082 // Clock value: Timer3 Stopped
                 ; 0000 0083 // Mode: Normal top=0xFFFF
                 ; 0000 0084 // OC3A output: Disconnected
                 ; 0000 0085 // OC3B output: Disconnected
                 ; 0000 0086 // OC3C output: Disconnected
                 ; 0000 0087 // Noise Canceler: Off
                 ; 0000 0088 // Input Capture on Falling Edge
                 ; 0000 0089 // Timer3 Overflow Interrupt: Off
                 ; 0000 008A // Input Capture Interrupt: Off
                 ; 0000 008B // Compare A Match Interrupt: Off
                 ; 0000 008C // Compare B Match Interrupt: Off
                 ; 0000 008D // Compare C Match Interrupt: Off
                 ; 0000 008E TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000eb 93e0 008b 	STS  139,R30
                 ; 0000 008F TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0000ed 93e0 008a 	STS  138,R30
                 ; 0000 0090 TCNT3H=0x00;
0000ef 93e0 0089 	STS  137,R30
                 ; 0000 0091 TCNT3L=0x00;
0000f1 93e0 0088 	STS  136,R30
                 ; 0000 0092 ICR3H=0x00;
0000f3 93e0 0081 	STS  129,R30
                 ; 0000 0093 ICR3L=0x00;
0000f5 93e0 0080 	STS  128,R30
                 ; 0000 0094 OCR3AH=0x00;
0000f7 93e0 0087 	STS  135,R30
                 ; 0000 0095 OCR3AL=0x00;
0000f9 93e0 0086 	STS  134,R30
                 ; 0000 0096 OCR3BH=0x00;
0000fb 93e0 0085 	STS  133,R30
                 ; 0000 0097 OCR3BL=0x00;
0000fd 93e0 0084 	STS  132,R30
                 ; 0000 0098 OCR3CH=0x00;
0000ff 93e0 0083 	STS  131,R30
                 ; 0000 0099 OCR3CL=0x00;
000101 93e0 0082 	STS  130,R30
                 ; 0000 009A 
                 ; 0000 009B // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009C TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000103 bfe7      	OUT  0x37,R30
                 ; 0000 009D ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
000104 93e0 007d 	STS  125,R30
                 ; 0000 009E 
                 ; 0000 009F // External Interrupt(s) initialization
                 ; 0000 00A0 // INT0: Off
                 ; 0000 00A1 // INT1: Off
                 ; 0000 00A2 // INT2: Off
                 ; 0000 00A3 // INT3: Off
                 ; 0000 00A4 // INT4: Off
                 ; 0000 00A5 // INT5: Off
                 ; 0000 00A6 // INT6: Off
                 ; 0000 00A7 // INT7: Off
                 ; 0000 00A8 EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000106 93e0 006a 	STS  106,R30
                 ; 0000 00A9 EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
000108 bfea      	OUT  0x3A,R30
                 ; 0000 00AA EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
000109 bfe9      	OUT  0x39,R30
                 ; 0000 00AB 
                 ; 0000 00AC // USART0 initialization
                 ; 0000 00AD // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00AE // USART0 Receiver: On
                 ; 0000 00AF // USART0 Transmitter: On
                 ; 0000 00B0 // USART0 Mode: Asynchronous
                 ; 0000 00B1 // USART0 Baud Rate: 9600
                 ; 0000 00B2 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
00010a b9eb      	OUT  0xB,R30
                 ; 0000 00B3 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
00010b e1e8      	LDI  R30,LOW(24)
00010c b9ea      	OUT  0xA,R30
                 ; 0000 00B4 UCSR0C=(0<<UMSEL0) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
00010d e0e6      	LDI  R30,LOW(6)
00010e 93e0 0095 	STS  149,R30
                 ; 0000 00B5 UBRR0H=0x00;
000110 e0e0      	LDI  R30,LOW(0)
000111 93e0 0090 	STS  144,R30
                 ; 0000 00B6 UBRR0L=0x67;
000113 e6e7      	LDI  R30,LOW(103)
000114 b9e9      	OUT  0x9,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // USART1 initialization
                 ; 0000 00B9 // USART1 disabled
                 ; 0000 00BA UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
000115 e0e0      	LDI  R30,LOW(0)
000116 93e0 009a 	STS  154,R30
                 ; 0000 00BB 
                 ; 0000 00BC // Analog Comparator initialization
                 ; 0000 00BD // Analog Comparator: Off
                 ; 0000 00BE // The Analog Comparator's positive input is
                 ; 0000 00BF // connected to the AIN0 pin
                 ; 0000 00C0 // The Analog Comparator's negative input is
                 ; 0000 00C1 // connected to the AIN1 pin
                 ; 0000 00C2 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000118 e8e0      	LDI  R30,LOW(128)
000119 b9e8      	OUT  0x8,R30
                 ; 0000 00C3 SFIOR=(0<<ACME);
00011a e0e0      	LDI  R30,LOW(0)
00011b bde0      	OUT  0x20,R30
                 ; 0000 00C4 
                 ; 0000 00C5 // ADC initialization
                 ; 0000 00C6 // ADC disabled
                 ; 0000 00C7 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00011c b9e6      	OUT  0x6,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // SPI initialization
                 ; 0000 00CA // SPI disabled
                 ; 0000 00CB SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00011d b9ed      	OUT  0xD,R30
                 ; 0000 00CC 
                 ; 0000 00CD // TWI initialization
                 ; 0000 00CE // TWI disabled
                 ; 0000 00CF TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00011e 93e0 0074 	STS  116,R30
                 ; 0000 00D0 
                 ; 0000 00D1 // Alphanumeric LCD initialization
                 ; 0000 00D2 // Connections are specified in the
                 ; 0000 00D3 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00D4 // RS - PORTC Bit 0
                 ; 0000 00D5 // RD - PORTC Bit 1
                 ; 0000 00D6 // EN - PORTC Bit 2
                 ; 0000 00D7 // D4 - PORTC Bit 4
                 ; 0000 00D8 // D5 - PORTC Bit 5
                 ; 0000 00D9 // D6 - PORTC Bit 6
                 ; 0000 00DA // D7 - PORTC Bit 7
                 ; 0000 00DB // Characters/line: 16
                 ; 0000 00DC lcd_init(16);
000120 e1a0      	LDI  R26,LOW(16)
000121 d092      	RCALL _lcd_init
                 ; 0000 00DD 
                 ; 0000 00DE 
                 ; 0000 00DF DDRC=0xff;
000122 efef      	LDI  R30,LOW(255)
000123 bbe4      	OUT  0x14,R30
                 ; 0000 00E0 lcd_gotoxy(0,0);
000124 e0e0      	LDI  R30,LOW(0)
000125 93ea      	ST   -Y,R30
000126 e0a0      	LDI  R26,LOW(0)
000127 d03e      	RCALL _lcd_gotoxy
                 ; 0000 00E1 lcd_putsf("Welcome");   // ÇÃ·¡½Ã ¸Þ¸ð¸®¿¡ ÀúÀå(¹®ÀÚ¿­Àº ÇÃ·¡½Ã ¸Þ¸ð¸®¿¡ ³Ö¾ú´Ù°¡ °¡Á®¿È)
                +
000128 eeae     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
000129 e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
00012a d076      	RCALL _lcd_putsf
                 ; 0000 00E2 // lcd´Â 16ºñÆ®´Â º¸ÀÌ´Â ¿µ¿ª ³ª¸ÓÁö 16ºñÆ®´Â º¸ÀÌÁö ¾Ê´Â ¿µ¿ªÀ» »ç¿ë(ºñÆ® ¿¬»ê ½ÃÇÁÆ®¸¦ ÇÏ´Ï À§ÇØ¼­)
                 ; 0000 00E3 lcd_gotoxy(0,1);
00012b d249      	RCALL SUBOPT_0x0
                 ; 0000 00E4 lcd_puts(data);
                 ; 0000 00E5 
                 ; 0000 00E6 while (1)
                 _0x4:
                 ; 0000 00E7       {
                 ; 0000 00E8       // Place your code here
                 ; 0000 00E9       PORTB=0xaa;
00012c eaea      	LDI  R30,LOW(170)
00012d d24d      	RCALL SUBOPT_0x1
                 ; 0000 00EA       delay_ms(100);
                 ; 0000 00EB       PORTB=0x55;
00012e e5e5      	LDI  R30,LOW(85)
00012f d24b      	RCALL SUBOPT_0x1
                 ; 0000 00EC       delay_ms(100);
                 ; 0000 00ED 
                 ; 0000 00EE       sprintf(data, "Data= %5d", i++);
000130 01fe      	MOVW R30,R28
000131 93fa      	ST   -Y,R31
000132 93ea      	ST   -Y,R30
                +
000133 efe6     +LDI R30 , LOW ( 2 * _0x0 + ( 8 ) )
000134 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 8 ) )
                 	__POINTW1FN _0x0,8
000135 93fa      	ST   -Y,R31
000136 93ea      	ST   -Y,R30
000137 01f8      	MOVW R30,R16
                +
000138 5f0f     +SUBI R16 , LOW ( - 1 )
000139 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
00013a d28f      	RCALL __CWD1
00013b d29b      	RCALL __PUTPARD1
00013c e084      	LDI  R24,4
00013d d1f1      	RCALL _sprintf
00013e 9628      	ADIW R28,8
                 ; 0000 00EF       lcd_gotoxy(0,1);
00013f d235      	RCALL SUBOPT_0x0
                 ; 0000 00F0       lcd_puts(data);
                 ; 0000 00F1       delay_ms(500);
000140 efa4      	LDI  R26,LOW(500)
000141 e0b1      	LDI  R27,HIGH(500)
000142 d275      	RCALL _delay_ms
                 ; 0000 00F2       }
000143 cfe8      	RJMP _0x4
                 ; 0000 00F3 }
                 _0x7:
000144 cfff      	RJMP _0x7
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000145 93aa      	ST   -Y,R26
000146 b3e5      	IN   R30,0x15
000147 70ef      	ANDI R30,LOW(0xF)
000148 2fae      	MOV  R26,R30
000149 81e8      	LD   R30,Y
00014a 7fe0      	ANDI R30,LOW(0xF0)
00014b 2bea      	OR   R30,R26
00014c bbe5      	OUT  0x15,R30
                +
00014d e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00014e 958a     +DEC R24
00014f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000150 9aaa      	SBI  0x15,2
                +
000151 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000152 958a     +DEC R24
000153 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000154 98aa      	CBI  0x15,2
                +
000155 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000156 958a     +DEC R24
000157 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000158 c083      	RJMP _0x2080002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000159 93aa      	ST   -Y,R26
00015a 81a8      	LD   R26,Y
00015b dfe9      	RCALL __lcd_write_nibble_G100
00015c 81e8          ld    r30,y
00015d 95e2          swap  r30
00015e 83e8          st    y,r30
00015f 81a8      	LD   R26,Y
000160 dfe4      	RCALL __lcd_write_nibble_G100
                +
000161 ec88     +LDI R24 , LOW ( 200 )
000162 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000163 9701     +SBIW R24 , 1
000164 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000165 c076      	RJMP _0x2080002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000166 93aa      	ST   -Y,R26
000167 81e8      	LD   R30,Y
000168 e0f0      	LDI  R31,0
000169 50e0      	SUBI R30,LOW(-__base_y_G100)
00016a 4ffb      	SBCI R31,HIGH(-__base_y_G100)
00016b 81e0      	LD   R30,Z
00016c 81a9      	LDD  R26,Y+1
00016d 0fae      	ADD  R26,R30
00016e dfea      	RCALL __lcd_write_data
00016f 8059      	LDD  R5,Y+1
000170 8048      	LDD  R4,Y+0
000171 9622      	ADIW R28,2
000172 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000173 e0a2      	LDI  R26,LOW(2)
000174 d20a      	RCALL SUBOPT_0x2
000175 e0ac      	LDI  R26,LOW(12)
000176 dfe2      	RCALL __lcd_write_data
000177 e0a1      	LDI  R26,LOW(1)
000178 d206      	RCALL SUBOPT_0x2
000179 e0e0      	LDI  R30,LOW(0)
00017a 2e4e      	MOV  R4,R30
00017b 2e5e      	MOV  R5,R30
00017c 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00017d 93aa      	ST   -Y,R26
00017e 81a8      	LD   R26,Y
00017f 30aa      	CPI  R26,LOW(0xA)
000180 f011      	BREQ _0x2000005
000181 1457      	CP   R5,R7
000182 f048      	BRLO _0x2000004
                 _0x2000005:
000183 e0e0      	LDI  R30,LOW(0)
000184 93ea      	ST   -Y,R30
000185 9443      	INC  R4
000186 2da4      	MOV  R26,R4
000187 dfde      	RCALL _lcd_gotoxy
000188 81a8      	LD   R26,Y
000189 30aa      	CPI  R26,LOW(0xA)
00018a f409      	BRNE _0x2000007
00018b c050      	RJMP _0x2080002
                 _0x2000007:
                 _0x2000004:
00018c 9453      	INC  R5
00018d 9aa8      	SBI  0x15,0
00018e 81a8      	LD   R26,Y
00018f dfc9      	RCALL __lcd_write_data
000190 98a8      	CBI  0x15,0
000191 c04a      	RJMP _0x2080002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000192 93ba      	ST   -Y,R27
000193 93aa      	ST   -Y,R26
000194 931a      	ST   -Y,R17
                 _0x2000008:
000195 81a9      	LDD  R26,Y+1
000196 81ba      	LDD  R27,Y+1+1
000197 91ed      	LD   R30,X+
000198 83a9      	STD  Y+1,R26
000199 83ba      	STD  Y+1+1,R27
00019a 2f1e      	MOV  R17,R30
00019b 30e0      	CPI  R30,0
00019c f019      	BREQ _0x200000A
00019d 2fa1      	MOV  R26,R17
00019e dfde      	RCALL _lcd_putchar
00019f cff5      	RJMP _0x2000008
                 _0x200000A:
0001a0 c010      	RJMP _0x2080003
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
0001a1 93ba      	ST   -Y,R27
0001a2 93aa      	ST   -Y,R26
0001a3 931a      	ST   -Y,R17
                 _0x200000B:
0001a4 81e9      	LDD  R30,Y+1
0001a5 81fa      	LDD  R31,Y+1+1
0001a6 9631      	ADIW R30,1
0001a7 83e9      	STD  Y+1,R30
0001a8 83fa      	STD  Y+1+1,R31
0001a9 9731      	SBIW R30,1
0001aa 91e4      	LPM  R30,Z
0001ab 2f1e      	MOV  R17,R30
0001ac 30e0      	CPI  R30,0
0001ad f019      	BREQ _0x200000D
0001ae 2fa1      	MOV  R26,R17
0001af dfcd      	RCALL _lcd_putchar
0001b0 cff3      	RJMP _0x200000B
                 _0x200000D:
                 _0x2080003:
0001b1 8118      	LDD  R17,Y+0
0001b2 9623      	ADIW R28,3
0001b3 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001b4 93aa      	ST   -Y,R26
0001b5 b3e4      	IN   R30,0x14
0001b6 6fe0      	ORI  R30,LOW(0xF0)
0001b7 bbe4      	OUT  0x14,R30
0001b8 9aa2      	SBI  0x14,2
0001b9 9aa0      	SBI  0x14,0
0001ba 9aa1      	SBI  0x14,1
0001bb 98aa      	CBI  0x15,2
0001bc 98a8      	CBI  0x15,0
0001bd 98a9      	CBI  0x15,1
0001be 8078      	LDD  R7,Y+0
0001bf 81e8      	LD   R30,Y
0001c0 58e0      	SUBI R30,-LOW(128)
                +
0001c1 93e0 0502+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001c3 81e8      	LD   R30,Y
0001c4 54e0      	SUBI R30,-LOW(192)
                +
0001c5 93e0 0503+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001c7 e1a4      	LDI  R26,LOW(20)
0001c8 e0b0      	LDI  R27,0
0001c9 d1ee      	RCALL _delay_ms
0001ca d1b8      	RCALL SUBOPT_0x3
0001cb d1b7      	RCALL SUBOPT_0x3
0001cc d1b6      	RCALL SUBOPT_0x3
0001cd e2a0      	LDI  R26,LOW(32)
0001ce df76      	RCALL __lcd_write_nibble_G100
                +
0001cf e980     +LDI R24 , LOW ( 400 )
0001d0 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
0001d1 9701     +SBIW R24 , 1
0001d2 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
0001d3 e2a8      	LDI  R26,LOW(40)
0001d4 df84      	RCALL __lcd_write_data
0001d5 e0a4      	LDI  R26,LOW(4)
0001d6 df82      	RCALL __lcd_write_data
0001d7 e8a5      	LDI  R26,LOW(133)
0001d8 df80      	RCALL __lcd_write_data
0001d9 e0a6      	LDI  R26,LOW(6)
0001da df7e      	RCALL __lcd_write_data
0001db df97      	RCALL _lcd_clear
                 _0x2080002:
0001dc 9621      	ADIW R28,1
0001dd 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
0001de 93ba      	ST   -Y,R27
0001df 93aa      	ST   -Y,R26
0001e0 931a      	ST   -Y,R17
0001e1 930a      	ST   -Y,R16
0001e2 81aa      	LDD  R26,Y+2
0001e3 81bb      	LDD  R27,Y+2+1
0001e4 9612      	ADIW R26,2
0001e5 d1e9      	RCALL __GETW1P
0001e6 9730      	SBIW R30,0
0001e7 f109      	BREQ _0x2020010
0001e8 81aa      	LDD  R26,Y+2
0001e9 81bb      	LDD  R27,Y+2+1
0001ea 9614      	ADIW R26,4
0001eb d1e3      	RCALL __GETW1P
0001ec 018f      	MOVW R16,R30
0001ed 9730      	SBIW R30,0
0001ee f061      	BREQ _0x2020012
                +
0001ef 3002     +CPI R16 , LOW ( 2 )
0001f0 e0e0     +LDI R30 , HIGH ( 2 )
0001f1 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
0001f2 f078      	BRLO _0x2020013
0001f3 01f8      	MOVW R30,R16
0001f4 9731      	SBIW R30,1
0001f5 018f      	MOVW R16,R30
                +
0001f6 81aa     +LDD R26 , Y + 2
0001f7 81bb     +LDD R27 , Y + 2 + 1
0001f8 9614     +ADIW R26 , 4
0001f9 93ed     +ST X + , R30
0001fa 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
0001fb 81aa      	LDD  R26,Y+2
0001fc 81bb      	LDD  R27,Y+2+1
0001fd 9612      	ADIW R26,2
0001fe d18b      	RCALL SUBOPT_0x4
0001ff 9731      	SBIW R30,1
000200 81ac      	LDD  R26,Y+4
000201 83a0      	STD  Z+0,R26
                 _0x2020013:
000202 81aa      	LDD  R26,Y+2
000203 81bb      	LDD  R27,Y+2+1
000204 d1ca      	RCALL __GETW1P
000205 23ff      	TST  R31
000206 f00a      	BRMI _0x2020014
000207 d182      	RCALL SUBOPT_0x4
                 _0x2020014:
000208 c006      	RJMP _0x2020015
                 _0x2020010:
000209 81aa      	LDD  R26,Y+2
00020a 81bb      	LDD  R27,Y+2+1
00020b efef      	LDI  R30,LOW(65535)
00020c efff      	LDI  R31,HIGH(65535)
00020d 93ed      	ST   X+,R30
00020e 93fc      	ST   X,R31
                 _0x2020015:
00020f 8119      	LDD  R17,Y+1
000210 8108      	LDD  R16,Y+0
000211 9625      	ADIW R28,5
000212 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
000213 93ba      	ST   -Y,R27
000214 93aa      	ST   -Y,R26
000215 9726      	SBIW R28,6
000216 d1c5      	RCALL __SAVELOCR6
000217 e010      	LDI  R17,0
000218 85ac      	LDD  R26,Y+12
000219 85bd      	LDD  R27,Y+12+1
00021a e0e0      	LDI  R30,LOW(0)
00021b e0f0      	LDI  R31,HIGH(0)
00021c 93ed      	ST   X+,R30
00021d 93fc      	ST   X,R31
                 _0x2020016:
00021e 89ea      	LDD  R30,Y+18
00021f 89fb      	LDD  R31,Y+18+1
000220 9631      	ADIW R30,1
000221 8bea      	STD  Y+18,R30
000222 8bfb      	STD  Y+18+1,R31
000223 9731      	SBIW R30,1
000224 91e4      	LPM  R30,Z
000225 2f2e      	MOV  R18,R30
000226 30e0      	CPI  R30,0
000227 f409      	BRNE PC+2
000228 c100      	RJMP _0x2020018
000229 2fe1      	MOV  R30,R17
00022a 30e0      	CPI  R30,0
00022b f431      	BRNE _0x202001C
00022c 3225      	CPI  R18,37
00022d f411      	BRNE _0x202001D
00022e e011      	LDI  R17,LOW(1)
00022f c001      	RJMP _0x202001E
                 _0x202001D:
000230 d15f      	RCALL SUBOPT_0x5
                 _0x202001E:
000231 c0f6      	RJMP _0x202001B
                 _0x202001C:
000232 30e1      	CPI  R30,LOW(0x1)
000233 f4a1      	BRNE _0x202001F
000234 3225      	CPI  R18,37
000235 f411      	BRNE _0x2020020
000236 d159      	RCALL SUBOPT_0x5
000237 c0ef      	RJMP _0x20200CC
                 _0x2020020:
000238 e012      	LDI  R17,LOW(2)
000239 e040      	LDI  R20,LOW(0)
00023a e000      	LDI  R16,LOW(0)
00023b 322d      	CPI  R18,45
00023c f411      	BRNE _0x2020021
00023d e001      	LDI  R16,LOW(1)
00023e c0e9      	RJMP _0x202001B
                 _0x2020021:
00023f 322b      	CPI  R18,43
000240 f411      	BRNE _0x2020022
000241 e24b      	LDI  R20,LOW(43)
000242 c0e5      	RJMP _0x202001B
                 _0x2020022:
000243 3220      	CPI  R18,32
000244 f411      	BRNE _0x2020023
000245 e240      	LDI  R20,LOW(32)
000246 c0e1      	RJMP _0x202001B
                 _0x2020023:
000247 c002      	RJMP _0x2020024
                 _0x202001F:
000248 30e2      	CPI  R30,LOW(0x2)
000249 f439      	BRNE _0x2020025
                 _0x2020024:
00024a e050      	LDI  R21,LOW(0)
00024b e013      	LDI  R17,LOW(3)
00024c 3320      	CPI  R18,48
00024d f411      	BRNE _0x2020026
00024e 6800      	ORI  R16,LOW(128)
00024f c0d8      	RJMP _0x202001B
                 _0x2020026:
000250 c003      	RJMP _0x2020027
                 _0x2020025:
000251 30e3      	CPI  R30,LOW(0x3)
000252 f009      	BREQ PC+2
000253 c0d4      	RJMP _0x202001B
                 _0x2020027:
000254 3320      	CPI  R18,48
000255 f010      	BRLO _0x202002A
000256 332a      	CPI  R18,58
000257 f008      	BRLO _0x202002B
                 _0x202002A:
000258 c007      	RJMP _0x2020029
                 _0x202002B:
000259 e0aa      	LDI  R26,LOW(10)
00025a 9f5a      	MUL  R21,R26
00025b 2d50      	MOV  R21,R0
00025c 2fe2      	MOV  R30,R18
00025d 53e0      	SUBI R30,LOW(48)
00025e 0f5e      	ADD  R21,R30
00025f c0c8      	RJMP _0x202001B
                 _0x2020029:
000260 2fe2      	MOV  R30,R18
000261 36e3      	CPI  R30,LOW(0x63)
000262 f439      	BRNE _0x202002F
000263 d133      	RCALL SUBOPT_0x6
000264 89e8      	LDD  R30,Y+16
000265 89f9      	LDD  R31,Y+16+1
000266 81a4      	LDD  R26,Z+4
000267 93aa      	ST   -Y,R26
000268 d134      	RCALL SUBOPT_0x7
000269 c0bd      	RJMP _0x2020030
                 _0x202002F:
00026a 37e3      	CPI  R30,LOW(0x73)
00026b f429      	BRNE _0x2020032
00026c d12a      	RCALL SUBOPT_0x6
00026d d135      	RCALL SUBOPT_0x8
00026e d0ed      	RCALL _strlen
00026f 2f1e      	MOV  R17,R30
000270 c007      	RJMP _0x2020033
                 _0x2020032:
000271 37e0      	CPI  R30,LOW(0x70)
000272 f449      	BRNE _0x2020035
000273 d123      	RCALL SUBOPT_0x6
000274 d12e      	RCALL SUBOPT_0x8
000275 d0f2      	RCALL _strlenf
000276 2f1e      	MOV  R17,R30
000277 6008      	ORI  R16,LOW(8)
                 _0x2020033:
000278 6002      	ORI  R16,LOW(2)
000279 770f      	ANDI R16,LOW(127)
00027a e030      	LDI  R19,LOW(0)
00027b c02f      	RJMP _0x2020036
                 _0x2020035:
00027c 36e4      	CPI  R30,LOW(0x64)
00027d f011      	BREQ _0x2020039
00027e 36e9      	CPI  R30,LOW(0x69)
00027f f411      	BRNE _0x202003A
                 _0x2020039:
000280 6004      	ORI  R16,LOW(4)
000281 c002      	RJMP _0x202003B
                 _0x202003A:
000282 37e5      	CPI  R30,LOW(0x75)
000283 f431      	BRNE _0x202003C
                 _0x202003B:
000284 e8ec      	LDI  R30,LOW(_tbl10_G101*2)
000285 e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
000286 83ee      	STD  Y+6,R30
000287 83ff      	STD  Y+6+1,R31
000288 e015      	LDI  R17,LOW(5)
000289 c00c      	RJMP _0x202003D
                 _0x202003C:
00028a 35e8      	CPI  R30,LOW(0x58)
00028b f411      	BRNE _0x202003F
00028c 6008      	ORI  R16,LOW(8)
00028d c003      	RJMP _0x2020040
                 _0x202003F:
00028e 37e8      	CPI  R30,LOW(0x78)
00028f f009      	BREQ PC+2
000290 c096      	RJMP _0x2020071
                 _0x2020040:
000291 e9e6      	LDI  R30,LOW(_tbl16_G101*2)
000292 e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
000293 83ee      	STD  Y+6,R30
000294 83ff      	STD  Y+6+1,R31
000295 e014      	LDI  R17,LOW(4)
                 _0x202003D:
000296 ff02      	SBRS R16,2
000297 c011      	RJMP _0x2020042
000298 d0fe      	RCALL SUBOPT_0x6
000299 d112      	RCALL SUBOPT_0x9
00029a 85ab      	LDD  R26,Y+11
00029b 23aa      	TST  R26
00029c f432      	BRPL _0x2020043
00029d 85ea      	LDD  R30,Y+10
00029e 85fb      	LDD  R31,Y+10+1
00029f d126      	RCALL __ANEGW1
0002a0 87ea      	STD  Y+10,R30
0002a1 87fb      	STD  Y+10+1,R31
0002a2 e24d      	LDI  R20,LOW(45)
                 _0x2020043:
0002a3 3040      	CPI  R20,0
0002a4 f011      	BREQ _0x2020044
0002a5 5f1f      	SUBI R17,-LOW(1)
0002a6 c001      	RJMP _0x2020045
                 _0x2020044:
0002a7 7f0b      	ANDI R16,LOW(251)
                 _0x2020045:
0002a8 c002      	RJMP _0x2020046
                 _0x2020042:
0002a9 d0ed      	RCALL SUBOPT_0x6
0002aa d101      	RCALL SUBOPT_0x9
                 _0x2020046:
                 _0x2020036:
0002ab fd00      	SBRC R16,0
0002ac c010      	RJMP _0x2020047
                 _0x2020048:
0002ad 1715      	CP   R17,R21
0002ae f470      	BRSH _0x202004A
0002af ff07      	SBRS R16,7
0002b0 c008      	RJMP _0x202004B
0002b1 ff02      	SBRS R16,2
0002b2 c004      	RJMP _0x202004C
0002b3 7f0b      	ANDI R16,LOW(251)
0002b4 2f24      	MOV  R18,R20
0002b5 5011      	SUBI R17,LOW(1)
0002b6 c001      	RJMP _0x202004D
                 _0x202004C:
0002b7 e320      	LDI  R18,LOW(48)
                 _0x202004D:
0002b8 c001      	RJMP _0x202004E
                 _0x202004B:
0002b9 e220      	LDI  R18,LOW(32)
                 _0x202004E:
0002ba d0d5      	RCALL SUBOPT_0x5
0002bb 5051      	SUBI R21,LOW(1)
0002bc cff0      	RJMP _0x2020048
                 _0x202004A:
                 _0x2020047:
0002bd 2f31      	MOV  R19,R17
0002be ff01      	SBRS R16,1
0002bf c016      	RJMP _0x202004F
                 _0x2020050:
0002c0 3030      	CPI  R19,0
0002c1 f099      	BREQ _0x2020052
0002c2 ff03      	SBRS R16,3
0002c3 c006      	RJMP _0x2020053
0002c4 81ee      	LDD  R30,Y+6
0002c5 81ff      	LDD  R31,Y+6+1
0002c6 9125      	LPM  R18,Z+
0002c7 83ee      	STD  Y+6,R30
0002c8 83ff      	STD  Y+6+1,R31
0002c9 c005      	RJMP _0x2020054
                 _0x2020053:
0002ca 81ae      	LDD  R26,Y+6
0002cb 81bf      	LDD  R27,Y+6+1
0002cc 912d      	LD   R18,X+
0002cd 83ae      	STD  Y+6,R26
0002ce 83bf      	STD  Y+6+1,R27
                 _0x2020054:
0002cf d0c0      	RCALL SUBOPT_0x5
0002d0 3050      	CPI  R21,0
0002d1 f009      	BREQ _0x2020055
0002d2 5051      	SUBI R21,LOW(1)
                 _0x2020055:
0002d3 5031      	SUBI R19,LOW(1)
0002d4 cfeb      	RJMP _0x2020050
                 _0x2020052:
0002d5 c048      	RJMP _0x2020056
                 _0x202004F:
                 _0x2020058:
0002d6 e320      	LDI  R18,LOW(48)
0002d7 81ee      	LDD  R30,Y+6
0002d8 81ff      	LDD  R31,Y+6+1
0002d9 d0f9      	RCALL __GETW1PF
0002da 87e8      	STD  Y+8,R30
0002db 87f9      	STD  Y+8+1,R31
0002dc 81ee      	LDD  R30,Y+6
0002dd 81ff      	LDD  R31,Y+6+1
0002de 9632      	ADIW R30,2
0002df 83ee      	STD  Y+6,R30
0002e0 83ff      	STD  Y+6+1,R31
                 _0x202005A:
0002e1 85e8      	LDD  R30,Y+8
0002e2 85f9      	LDD  R31,Y+8+1
0002e3 85aa      	LDD  R26,Y+10
0002e4 85bb      	LDD  R27,Y+10+1
0002e5 17ae      	CP   R26,R30
0002e6 07bf      	CPC  R27,R31
0002e7 f050      	BRLO _0x202005C
0002e8 5f2f      	SUBI R18,-LOW(1)
0002e9 85a8      	LDD  R26,Y+8
0002ea 85b9      	LDD  R27,Y+8+1
0002eb 85ea      	LDD  R30,Y+10
0002ec 85fb      	LDD  R31,Y+10+1
0002ed 1bea      	SUB  R30,R26
0002ee 0bfb      	SBC  R31,R27
0002ef 87ea      	STD  Y+10,R30
0002f0 87fb      	STD  Y+10+1,R31
0002f1 cfef      	RJMP _0x202005A
                 _0x202005C:
0002f2 332a      	CPI  R18,58
0002f3 f028      	BRLO _0x202005D
0002f4 ff03      	SBRS R16,3
0002f5 c002      	RJMP _0x202005E
0002f6 5f29      	SUBI R18,-LOW(7)
0002f7 c001      	RJMP _0x202005F
                 _0x202005E:
0002f8 5d29      	SUBI R18,-LOW(39)
                 _0x202005F:
                 _0x202005D:
0002f9 fd04      	SBRC R16,4
0002fa c019      	RJMP _0x2020061
0002fb 3321      	CPI  R18,49
0002fc f420      	BRSH _0x2020063
0002fd 85a8      	LDD  R26,Y+8
0002fe 85b9      	LDD  R27,Y+8+1
0002ff 9711      	SBIW R26,1
000300 f409      	BRNE _0x2020062
                 _0x2020063:
000301 c009      	RJMP _0x20200CD
                 _0x2020062:
000302 1753      	CP   R21,R19
000303 f010      	BRLO _0x2020067
000304 ff00      	SBRS R16,0
000305 c001      	RJMP _0x2020068
                 _0x2020067:
000306 c011      	RJMP _0x2020066
                 _0x2020068:
000307 e220      	LDI  R18,LOW(32)
000308 ff07      	SBRS R16,7
000309 c00a      	RJMP _0x2020069
00030a e320      	LDI  R18,LOW(48)
                 _0x20200CD:
00030b 6100      	ORI  R16,LOW(16)
00030c ff02      	SBRS R16,2
00030d c006      	RJMP _0x202006A
00030e 7f0b      	ANDI R16,LOW(251)
00030f 934a      	ST   -Y,R20
000310 d08c      	RCALL SUBOPT_0x7
000311 3050      	CPI  R21,0
000312 f009      	BREQ _0x202006B
000313 5051      	SUBI R21,LOW(1)
                 _0x202006B:
                 _0x202006A:
                 _0x2020069:
                 _0x2020061:
000314 d07b      	RCALL SUBOPT_0x5
000315 3050      	CPI  R21,0
000316 f009      	BREQ _0x202006C
000317 5051      	SUBI R21,LOW(1)
                 _0x202006C:
                 _0x2020066:
000318 5031      	SUBI R19,LOW(1)
000319 85a8      	LDD  R26,Y+8
00031a 85b9      	LDD  R27,Y+8+1
00031b 9712      	SBIW R26,2
00031c f008      	BRLO _0x2020059
00031d cfb8      	RJMP _0x2020058
                 _0x2020059:
                 _0x2020056:
00031e ff00      	SBRS R16,0
00031f c007      	RJMP _0x202006D
                 _0x202006E:
000320 3050      	CPI  R21,0
000321 f029      	BREQ _0x2020070
000322 5051      	SUBI R21,LOW(1)
000323 e2e0      	LDI  R30,LOW(32)
000324 93ea      	ST   -Y,R30
000325 d077      	RCALL SUBOPT_0x7
000326 cff9      	RJMP _0x202006E
                 _0x2020070:
                 _0x202006D:
                 _0x2020071:
                 _0x2020030:
                 _0x20200CC:
000327 e010      	LDI  R17,LOW(0)
                 _0x202001B:
000328 cef5      	RJMP _0x2020016
                 _0x2020018:
000329 85ac      	LDD  R26,Y+12
00032a 85bd      	LDD  R27,Y+12+1
00032b d0a3      	RCALL __GETW1P
00032c d0b6      	RCALL __LOADLOCR6
00032d 9664      	ADIW R28,20
00032e 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
00032f 92ff      	PUSH R15
000330 2ef8      	MOV  R15,R24
000331 9726      	SBIW R28,6
000332 d0ab      	RCALL __SAVELOCR4
000333 d07f      	RCALL SUBOPT_0xA
000334 9730      	SBIW R30,0
000335 f419      	BRNE _0x2020072
000336 efef      	LDI  R30,LOW(65535)
000337 efff      	LDI  R31,HIGH(65535)
000338 c01f      	RJMP _0x2080001
                 _0x2020072:
000339 01de      	MOVW R26,R28
00033a 9616      	ADIW R26,6
00033b d086      	RCALL __ADDW2R15
00033c 018d      	MOVW R16,R26
00033d d075      	RCALL SUBOPT_0xA
00033e 83ee      	STD  Y+6,R30
00033f 83ff      	STD  Y+6+1,R31
000340 e0e0      	LDI  R30,LOW(0)
000341 87e8      	STD  Y+8,R30
000342 87e9      	STD  Y+8+1,R30
000343 01de      	MOVW R26,R28
000344 961a      	ADIW R26,10
000345 d07c      	RCALL __ADDW2R15
000346 d088      	RCALL __GETW1P
000347 93fa      	ST   -Y,R31
000348 93ea      	ST   -Y,R30
000349 931a      	ST   -Y,R17
00034a 930a      	ST   -Y,R16
00034b edee      	LDI  R30,LOW(_put_buff_G101)
00034c e0f1      	LDI  R31,HIGH(_put_buff_G101)
00034d 93fa      	ST   -Y,R31
00034e 93ea      	ST   -Y,R30
00034f 01de      	MOVW R26,R28
000350 961a      	ADIW R26,10
000351 dec1      	RCALL __print_G101
000352 019f      	MOVW R18,R30
000353 81ae      	LDD  R26,Y+6
000354 81bf      	LDD  R27,Y+6+1
000355 e0e0      	LDI  R30,LOW(0)
000356 93ec      	ST   X,R30
000357 01f9      	MOVW R30,R18
                 _0x2080001:
000358 d08c      	RCALL __LOADLOCR4
000359 962a      	ADIW R28,10
00035a 90ff      	POP  R15
00035b 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00035c 93ba      	ST   -Y,R27
00035d 93aa      	ST   -Y,R26
00035e 91a9          ld   r26,y+
00035f 91b9          ld   r27,y+
000360 27ee          clr  r30
000361 27ff          clr  r31
                 strlen0:
000362 916d          ld   r22,x+
000363 2366          tst  r22
000364 f011          breq strlen1
000365 9631          adiw r30,1
000366 cffb          rjmp strlen0
                 strlen1:
000367 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000368 93ba      	ST   -Y,R27
000369 93aa      	ST   -Y,R26
00036a 27aa          clr  r26
00036b 27bb          clr  r27
00036c 91e9          ld   r30,y+
00036d 91f9          ld   r31,y+
                 strlenf0:
00036e 9005      	lpm  r0,z+
00036f 2000          tst  r0
000370 f011          breq strlenf1
000371 9611          adiw r26,1
000372 cffb          rjmp strlenf0
                 strlenf1:
000373 01fd          movw r30,r26
000374 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
000375 e0e0      	LDI  R30,LOW(0)
000376 93ea      	ST   -Y,R30
000377 e0a1      	LDI  R26,LOW(1)
000378 dded      	RCALL _lcd_gotoxy
000379 01de      	MOVW R26,R28
00037a ce17      	RJMP _lcd_puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
00037b bbe8      	OUT  0x18,R30
00037c e6a4      	LDI  R26,LOW(100)
00037d e0b0      	LDI  R27,0
00037e c039      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
00037f ddd9      	RCALL __lcd_write_data
000380 e0a3      	LDI  R26,LOW(3)
000381 e0b0      	LDI  R27,0
000382 c035      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x3:
000383 e3a0      	LDI  R26,LOW(48)
000384 ddc0      	RCALL __lcd_write_nibble_G100
                +
000385 e980     +LDI R24 , LOW ( 400 )
000386 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
000387 9701     +SBIW R24 , 1
000388 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
000389 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
00038a 91ed      	LD   R30,X+
00038b 91fd      	LD   R31,X+
00038c 9631      	ADIW R30,1
00038d 93fe      	ST   -X,R31
00038e 93ee      	ST   -X,R30
00038f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x5:
000390 932a      	ST   -Y,R18
000391 85ad      	LDD  R26,Y+13
000392 85be      	LDD  R27,Y+13+1
000393 85ef      	LDD  R30,Y+15
000394 89f8      	LDD  R31,Y+15+1
000395 9509      	ICALL
000396 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:14 WORDS
                 SUBOPT_0x6:
000397 89e8      	LDD  R30,Y+16
000398 89f9      	LDD  R31,Y+16+1
000399 9734      	SBIW R30,4
00039a 8be8      	STD  Y+16,R30
00039b 8bf9      	STD  Y+16+1,R31
00039c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x7:
00039d 85ad      	LDD  R26,Y+13
00039e 85be      	LDD  R27,Y+13+1
00039f 85ef      	LDD  R30,Y+15
0003a0 89f8      	LDD  R31,Y+15+1
0003a1 9509      	ICALL
0003a2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
0003a3 89a8      	LDD  R26,Y+16
0003a4 89b9      	LDD  R27,Y+16+1
0003a5 9614      	ADIW R26,4
0003a6 d028      	RCALL __GETW1P
0003a7 83ee      	STD  Y+6,R30
0003a8 83ff      	STD  Y+6+1,R31
0003a9 81ae      	LDD  R26,Y+6
0003aa 81bf      	LDD  R27,Y+6+1
0003ab 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x9:
0003ac 89a8      	LDD  R26,Y+16
0003ad 89b9      	LDD  R27,Y+16+1
0003ae 9614      	ADIW R26,4
0003af d01f      	RCALL __GETW1P
0003b0 87ea      	STD  Y+10,R30
0003b1 87fb      	STD  Y+10+1,R31
0003b2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xA:
0003b3 01de      	MOVW R26,R28
0003b4 961c      	ADIW R26,12
0003b5 d00c      	RCALL __ADDW2R15
0003b6 d018      	RCALL __GETW1P
0003b7 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0003b8 9610      	adiw r26,0
0003b9 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0003ba ea80     +LDI R24 , LOW ( 0xFA0 )
0003bb e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
0003bc 9701     +SBIW R24 , 1
0003bd f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
0003be 95a8      	wdr
0003bf 9711      	sbiw r26,1
0003c0 f7c9      	brne __delay_ms0
                 __delay_ms1:
0003c1 9508      	ret
                 
                 __ADDW2R15:
0003c2 2400      	CLR  R0
0003c3 0daf      	ADD  R26,R15
0003c4 1db0      	ADC  R27,R0
0003c5 9508      	RET
                 
                 __ANEGW1:
0003c6 95f1      	NEG  R31
0003c7 95e1      	NEG  R30
0003c8 40f0      	SBCI R31,0
0003c9 9508      	RET
                 
                 __CWD1:
0003ca 2f6f      	MOV  R22,R31
0003cb 0f66      	ADD  R22,R22
0003cc 0b66      	SBC  R22,R22
0003cd 2f76      	MOV  R23,R22
0003ce 9508      	RET
                 
                 __GETW1P:
0003cf 91ed      	LD   R30,X+
0003d0 91fc      	LD   R31,X
0003d1 9711      	SBIW R26,1
0003d2 9508      	RET
                 
                 __GETW1PF:
0003d3 9005      	LPM  R0,Z+
0003d4 91f4      	LPM  R31,Z
0003d5 2de0      	MOV  R30,R0
0003d6 9508      	RET
                 
                 __PUTPARD1:
0003d7 937a      	ST   -Y,R23
0003d8 936a      	ST   -Y,R22
0003d9 93fa      	ST   -Y,R31
0003da 93ea      	ST   -Y,R30
0003db 9508      	RET
                 
                 __SAVELOCR6:
0003dc 935a      	ST   -Y,R21
                 __SAVELOCR5:
0003dd 934a      	ST   -Y,R20
                 __SAVELOCR4:
0003de 933a      	ST   -Y,R19
                 __SAVELOCR3:
0003df 932a      	ST   -Y,R18
                 __SAVELOCR2:
0003e0 931a      	ST   -Y,R17
0003e1 930a      	ST   -Y,R16
0003e2 9508      	RET
                 
                 __LOADLOCR6:
0003e3 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003e4 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003e5 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003e6 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003e7 8119      	LDD  R17,Y+1
0003e8 8108      	LD   R16,Y
0003e9 9508      	RET
                 
                 __INITLOCB:
                 __INITLOCW:
0003ea 0fac      	ADD  R26,R28
0003eb 1fbd      	ADC  R27,R29
                 __INITLOC0:
0003ec 9005      	LPM  R0,Z+
0003ed 920d      	ST   X+,R0
0003ee 958a      	DEC  R24
0003ef f7e1      	BRNE __INITLOC0
0003f0 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128A register use summary:
r0 :  13 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  36 r17:  28 r18:  29 r19:   8 r20:   9 r21:  17 r22:  11 r23:   2 
r24:  26 r25:   6 r26: 105 r27:  43 r28:  19 r29:   2 r30: 234 r31:  58 
x  :  20 y  : 174 z  :  17 
Registers used: 25 out of 35 (71.4%)

ATmega128A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   5 
adiw  :  24 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  18 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  31 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   2 cpi   :  34 cpse  :   0 dec   :   5 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 
ijmp  :   0 in    :   2 inc   :   2 jmp   :  36 ld    :  23 ldd   :  79 
ldi   : 111 lds   :   0 lpm   :  17 lsl   :   0 lsr   :   0 mov   :  21 
movw  :  17 mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 
or    :   1 ori   :   7 out   :  49 pop   :   1 push  :   1 rcall :  76 
ret   :  27 reti  :   0 rjmp  :  64 rol   :   0 ror   :   0 sbc   :   2 
sbci  :   3 sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :  23 sbr   :   0 
sbrc  :   2 sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  62 std   :  33 sts   :  27 sub   :   1 subi  :  17 
swap  :   1 tst   :   4 wdr   :   1 
Instructions used: 51 out of 117 (43.6%)

ATmega128A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007e2   1892    126   2018  131072   1.5%
[.dseg] 0x000100 0x000504      0      4      4    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 3 warnings
