TimeQuest Timing Analyzer report for lab7
Thu Mar 08 11:41:01 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 20. Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'main_clk_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'main_clk_50'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'main_clk_50'
 47. Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 50. Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Removal: 'main_clk_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Slow 1200mV 0C Model Metastability Summary
 67. Fast 1200mV 0C Model Setup Summary
 68. Fast 1200mV 0C Model Hold Summary
 69. Fast 1200mV 0C Model Recovery Summary
 70. Fast 1200mV 0C Model Removal Summary
 71. Fast 1200mV 0C Model Minimum Pulse Width Summary
 72. Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'main_clk_50'
 74. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'main_clk_50'
 76. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 78. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 79. Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'main_clk_50'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Output Enable Times
 92. Minimum Output Enable Times
 93. Output Disable Times
 94. Minimum Output Disable Times
 95. Fast 1200mV 0C Model Metastability Summary
 96. Multicorner Timing Analysis Summary
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Board Trace Model Assignments
102. Input Transition Times
103. Signal Integrity Metrics (Slow 1200mv 0c Model)
104. Signal Integrity Metrics (Slow 1200mv 85c Model)
105. Signal Integrity Metrics (Fast 1200mv 0c Model)
106. Setup Transfers
107. Hold Transfers
108. Recovery Transfers
109. Removal Transfers
110. Report TCCS
111. Report RSKM
112. Unconstrained Paths
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; lab7                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; lab7.sdc                                                    ; OK     ; Thu Mar 08 11:40:56 2018 ;
; lab7_soc/synthesis/submodules/altera_reset_controller.sdc   ; OK     ; Thu Mar 08 11:40:56 2018 ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_cpu.sdc ; OK     ; Thu Mar 08 11:40:56 2018 ;
+-------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 80.71 MHz  ; 80.71 MHz       ; main_clk_50                          ;      ;
; 83.69 MHz  ; 83.69 MHz       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 164.58 MHz ; 164.58 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.281  ; 0.000         ;
; main_clk_50                          ; 7.610  ; 0.000         ;
; altera_reserved_tck                  ; 46.962 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.347 ; 0.000         ;
; altera_reserved_tck                  ; 0.403 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 12.680 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 14.403 ; 0.000         ;
; altera_reserved_tck                  ; 48.272 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.154 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 4.459 ; 0.000         ;
; main_clk_50                          ; 6.015 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.555  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.707  ; 0.000         ;
; altera_reserved_tck                  ; 49.549 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.281 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.719      ;
; 8.051 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 11.692     ;
; 8.084 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 11.709     ;
; 8.191 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.557     ;
; 8.224 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.574     ;
; 8.245 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 11.516     ;
; 8.249 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 11.572     ;
; 8.295 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 11.505     ;
; 8.385 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 11.381     ;
; 8.386 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.362     ;
; 8.389 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.437     ;
; 8.394 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 11.375     ;
; 8.398 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.350     ;
; 8.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 11.367     ;
; 8.419 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.379     ;
; 8.431 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.367     ;
; 8.435 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 11.370     ;
; 8.437 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 11.373     ;
; 8.495 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 11.318     ;
; 8.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.248     ;
; 8.528 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 11.240     ;
; 8.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.305     ;
; 8.533 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.265     ;
; 8.534 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.240     ;
; 8.541 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.293     ;
; 8.542 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.232     ;
; 8.548 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.250     ;
; 8.549 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 11.215     ;
; 8.549 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 11.222     ;
; 8.553 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 11.265     ;
; 8.554 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.280     ;
; 8.559 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.189     ;
; 8.570 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 11.255     ;
; 8.573 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 11.262     ;
; 8.577 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 11.238     ;
; 8.580 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 11.186     ;
; 8.584 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.242     ;
; 8.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.206     ;
; 8.592 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 11.174     ;
; 8.596 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.230     ;
; 8.605 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 11.174     ;
; 8.608 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.179     ;
; 8.610 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 11.154     ;
; 8.613 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 11.321     ;
; 8.613 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 11.321     ;
; 8.613 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 11.321     ;
; 8.613 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 11.321     ;
; 8.630 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 11.175     ;
; 8.635 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 11.183     ;
; 8.642 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 11.163     ;
; 8.668 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 11.105     ;
; 8.669 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.170     ;
; 8.674 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[52] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.074     ;
; 8.675 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.123     ;
; 8.681 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.158     ;
; 8.688 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 11.115     ;
; 8.689 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 11.080     ;
; 8.689 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 11.087     ;
; 8.693 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 11.130     ;
; 8.694 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 11.072     ;
; 8.694 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.145     ;
; 8.698 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.128     ;
; 8.710 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 11.120     ;
; 8.713 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 11.127     ;
; 8.721 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 11.027     ;
; 8.723 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[52] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.075     ;
; 8.729 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.045     ;
; 8.736 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 11.056     ;
; 8.737 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.037     ;
; 8.741 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.033     ;
; 8.743 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 11.049     ;
; 8.744 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 11.061     ;
; 8.745 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.039     ;
; 8.749 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 10.951     ;
; 8.749 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.025     ;
; 8.750 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 11.011     ;
; 8.750 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 11.019     ;
; 8.753 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 11.013     ;
; 8.753 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.186     ;
; 8.753 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.186     ;
; 8.753 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.186     ;
; 8.753 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.186     ;
; 8.754 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 11.044     ;
; 8.757 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 11.069     ;
; 8.772 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 11.043     ;
; 8.782 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 10.992     ;
; 8.784 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 11.031     ;
; 8.803 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 11.002     ;
; 8.804 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.967     ;
; 8.815 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 10.988     ;
; 8.822 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.978     ;
; 8.830 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 10.988     ;
; 8.842 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 10.976     ;
; 8.843 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 10.931     ;
; 8.851 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 10.923     ;
; 8.858 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[30]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 11.085     ;
; 8.858 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[18]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 11.085     ;
; 8.858 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[17]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 11.085     ;
; 8.858 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[16]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 11.085     ;
; 8.858 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[15]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 11.085     ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.610 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 12.338     ;
; 7.781 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 12.167     ;
; 7.919 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 12.027     ;
; 8.128 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.817     ;
; 8.152 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.796     ;
; 8.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.786     ;
; 8.325 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.623     ;
; 8.381 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.569     ;
; 8.405 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.540     ;
; 8.410 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.533     ;
; 8.433 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.515     ;
; 8.443 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 11.509     ;
; 8.460 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.488     ;
; 8.492 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 11.460     ;
; 8.498 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.448     ;
; 8.503 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.442     ;
; 8.542 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.404     ;
; 8.545 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.405     ;
; 8.551 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.398     ;
; 8.552 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.398     ;
; 8.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.372     ;
; 8.598 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.350     ;
; 8.603 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.335     ;
; 8.603 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.342     ;
; 8.646 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.298     ;
; 8.688 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.258     ;
; 8.690 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.258     ;
; 8.700 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 11.239     ;
; 8.702 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.241     ;
; 8.709 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.239     ;
; 8.716 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.234     ;
; 8.718 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.230     ;
; 8.722 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.227     ;
; 8.749 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.201     ;
; 8.760 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.188     ;
; 8.773 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 11.179     ;
; 8.803 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.141     ;
; 8.825 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.121     ;
; 8.854 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.094     ;
; 8.856 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.092     ;
; 8.860 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.087     ;
; 8.871 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 11.065     ;
; 8.876 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.070     ;
; 8.887 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 11.061     ;
; 8.899 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.048     ;
; 8.923 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.027     ;
; 8.933 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 11.017     ;
; 9.004 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[3]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.948     ;
; 9.006 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.940     ;
; 9.021 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.922     ;
; 9.036 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.906     ;
; 9.063 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.884     ;
; 9.069 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.877     ;
; 9.087 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.863     ;
; 9.093 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.856     ;
; 9.096 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.851     ;
; 9.096 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.854     ;
; 9.097 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.853     ;
; 9.103 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.846     ;
; 9.120 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.830     ;
; 9.130 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.820     ;
; 9.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[4]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.781     ;
; 9.165 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.771     ;
; 9.176 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.771     ;
; 9.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.764     ;
; 9.204 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.746     ;
; 9.214 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.740     ;
; 9.231 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.719     ;
; 9.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.694     ;
; 9.259 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.693     ;
; 9.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.690     ;
; 9.263 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.691     ;
; 9.266 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.683     ;
; 9.269 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.679     ;
; 9.274 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.673     ;
; 9.276 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.668     ;
; 9.293 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.657     ;
; 9.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.644     ;
; 9.309 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.633     ;
; 9.313 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.635     ;
; 9.340 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.607     ;
; 9.345 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.600     ;
; 9.346 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.600     ;
; 9.351 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.593     ;
; 9.368 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.582     ;
; 9.369 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.581     ;
; 9.373 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.574     ;
; 9.374 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 10.566     ;
; 9.374 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 10.573     ;
; 9.374 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.575     ;
; 9.378 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.567     ;
; 9.378 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.576     ;
; 9.381 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[9]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.562     ;
; 9.381 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[5]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.563     ;
; 9.384 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.569     ;
; 9.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.554     ;
; 9.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.555     ;
; 9.400 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 10.540     ;
; 9.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.548     ;
; 9.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.549     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.962 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.203      ;
; 47.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.074      ;
; 47.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.029      ;
; 47.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.994      ;
; 47.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.881      ;
; 47.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.875      ;
; 47.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.765      ;
; 47.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.756      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.663      ;
; 47.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.401      ;
; 47.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.306      ;
; 47.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.182      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.175      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.072      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.066      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.064      ;
; 94.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.064      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.041      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.959      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.959      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.930      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.930      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.451      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.367      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.366      ;
; 95.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.363      ;
; 95.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.361      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.344      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.341      ;
; 95.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.268      ;
; 95.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.233      ;
; 95.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.227      ;
; 95.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.230      ;
; 95.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.230      ;
; 95.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.138      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.091      ;
; 95.867 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.084      ;
; 95.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.042      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.029      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.029      ;
; 95.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.014      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.004      ;
; 95.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.962      ;
; 95.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.962      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.443      ; 1.012      ;
; 0.393 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.442      ; 1.057      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.406 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[18]                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.448      ; 1.076      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.443      ; 1.080      ;
; 0.419 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.686      ;
; 0.420 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.687      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.688      ;
; 0.426 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[0]                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[3]                                                                                                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.747      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.836      ;
; 0.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.838      ;
; 0.574 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.846      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.894      ;
; 0.628 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.894      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.894      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.894      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.898      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.902      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.919      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.922      ;
; 0.660 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.931      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.940      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.942      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.945      ;
; 0.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.953      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.960      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.963      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.687      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.435 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.442 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.707      ;
; 0.442 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.707      ;
; 0.446 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.711      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.720      ;
; 0.456 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.721      ;
; 0.458 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.723      ;
; 0.460 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.725      ;
; 0.468 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.469 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.734      ;
; 0.473 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.738      ;
; 0.480 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.745      ;
; 0.501 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.765      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.779      ;
; 0.585 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.850      ;
; 0.586 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.586 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.590 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.855      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.610 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.873      ;
; 0.616 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[18]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[18]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.882      ;
; 0.618 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.618 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.010                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.619 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.882      ;
; 0.619 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.884      ;
; 0.623 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.888      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 7.084      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 7.087      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 7.072      ;
; 12.680 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 7.072      ;
; 12.681 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.162     ; 7.060      ;
; 12.681 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 7.070      ;
; 12.681 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 7.063      ;
; 12.681 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 7.070      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.901 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.989      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 12.906 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.983      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[2]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[3]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[7]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[21]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[22]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[29]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[31]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.601      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.601      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[7]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.598      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[3]                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.601      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.587      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.592      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.593      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.602      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[13]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.601      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.594      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.597      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.597      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.597      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.597      ;
; 13.297 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.601      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[0]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.589      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[14]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.588      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[5]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.592      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_valid                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.589      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[1]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.589      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[4]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.592      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[9]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.590      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[8]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.590      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[6]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.588      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[15]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.588      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[12]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 6.592      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[17]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.590      ;
; 13.298 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.588      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.256     ; 5.236      ;
; 14.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.256     ; 5.236      ;
; 14.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 5.239      ;
; 14.403 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 5.239      ;
; 14.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 5.226      ;
; 14.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.284     ; 5.205      ;
; 14.411 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 5.352      ;
; 14.411 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.349      ;
; 14.411 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.349      ;
; 14.411 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 5.352      ;
; 14.414 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.339      ;
; 14.414 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 5.318      ;
; 14.414 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.339      ;
; 14.419 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.362      ;
; 14.419 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.362      ;
; 14.419 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 5.228      ;
; 14.422 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 5.214      ;
; 14.423 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.270      ;
; 14.423 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.193     ; 5.279      ;
; 14.423 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.193     ; 5.279      ;
; 14.423 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.193     ; 5.279      ;
; 14.423 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.270      ;
; 14.424 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.192     ; 5.279      ;
; 14.424 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.192     ; 5.279      ;
; 14.424 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.192     ; 5.279      ;
; 14.427 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.341      ;
; 14.427 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.241      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 5.327      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 5.248      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 5.248      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 5.256      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 5.219      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.251      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.251      ;
; 14.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 5.219      ;
; 14.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.392      ;
; 14.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.392      ;
; 14.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.392      ;
; 14.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.383      ;
; 14.431 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.383      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.392      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.392      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.392      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.392      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 5.234      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 5.234      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 5.229      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 5.234      ;
; 14.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 5.234      ;
; 14.434 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 5.203      ;
; 14.435 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.354      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.369      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.369      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 5.332      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.361      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.361      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 5.364      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 5.364      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 5.332      ;
; 14.438 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 5.332      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.325      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.337      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.337      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 5.311      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 5.311      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.475      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.475      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.475      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.475      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.475      ;
; 14.439 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.475      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.347      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.347      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 5.342      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.347      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.347      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 5.342      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 5.342      ;
; 14.440 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.347      ;
; 14.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 5.316      ;
; 14.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 5.316      ;
; 14.442 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 5.316      ;
; 14.444 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 5.229      ;
; 14.445 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 5.244      ;
; 14.451 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.338      ;
; 14.451 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.359      ;
; 14.452 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.342      ;
; 14.453 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.357      ;
; 14.453 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.357      ;
; 14.468 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.439      ;
; 14.468 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.439      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.450      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.438      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.443      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.451      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.450      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.450      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.450      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.438      ;
; 14.469 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.438      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.909      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.099      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.099      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.099      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.038      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.038      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.893      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.893      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.893      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.893      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.874      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.548      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.154  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.421      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.455  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.723      ;
; 1.461  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.724      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.756      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.756      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.756      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.756      ;
; 1.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.922      ;
; 1.655  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.922      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 51.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.325      ; 1.770      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.459 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 4.748      ;
; 4.459 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 4.748      ;
; 4.459 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 4.748      ;
; 4.459 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 4.748      ;
; 4.459 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 4.748      ;
; 4.459 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 4.748      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 4.742      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.748      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.748      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.748      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.741      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 4.729      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.727      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.723      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.748      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.460 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.743      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.751      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.751      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.751      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.751      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.751      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.751      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.732      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.732      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.732      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.732      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.735      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.733      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.732      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.732      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.480 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.734      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.746      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.746      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.746      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.746      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.746      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.755      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.755      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.755      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.755      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.755      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.730      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.730      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.730      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.730      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.730      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.730      ;
; 4.481 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.755      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.739      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.739      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.739      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.739      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.739      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.740      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.740      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.740      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.740      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.740      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.746      ;
; 4.482 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.745      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[30]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[29]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[5]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 6.265      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[3]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[1]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[0]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[4]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 6.265      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[5]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[31]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[3]                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[2]                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.266      ;
; 6.015 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[6]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 6.265      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[10]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[9]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[8]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[6]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[7]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[3]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[13]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[14]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[15]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[4]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[11]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[2]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.016 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[12]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 6.264      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.277      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_logic_op[0]            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.277      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_logic_op[1]            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.277      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 6.275      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.270      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[13]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 6.286      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[1]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.277      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_cmp_result             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.277      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.277      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.270      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.270      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[10]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 6.275      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_estatus_reg            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_status_reg_pie         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_bstatus_reg            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.276      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[11]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.270      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[12]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 6.270      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 6.274      ;
; 6.019 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_new_inst               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 6.286      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[28]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 6.279      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_br_uncond         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 6.286      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_src2_use_imm           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 6.289      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[5]                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 6.279      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[7]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 6.279      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[9]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 6.279      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[8]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 6.278      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[3]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.277      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_byteenable[0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 6.280      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 6.289      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[16]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[17]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[18]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[20]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[18]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.277      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[22]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[23]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[24]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[23]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.277      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[26]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[24]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 6.277      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[27]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[28]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[29]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[30]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_invert_arith_src_msb   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 6.286      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[31]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 6.281      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[25]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 6.279      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[27]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 6.279      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[16]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[17]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[18]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[19]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[20]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[21]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
; 6.020 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[22]   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 6.273      ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.659 ; 9.817        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.659 ; 9.817        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.660 ; 9.818        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.660 ; 9.818        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.660 ; 9.818        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.660 ; 9.818        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.660 ; 9.818        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.660 ; 9.818        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_key0:key0|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_key0:key1|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                      ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                             ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                                                                                 ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                     ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                          ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                           ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                           ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                          ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                           ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                           ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                  ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                         ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[24]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~14                                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~145                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~147                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~148                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~155                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~156                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~157                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~158                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~159                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~241                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~243                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~244                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~251                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~252                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~253                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~254                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~255                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~4                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                          ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                          ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[12]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[13]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[1]                                                                                                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[4]                                                                                                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_addr[7]                                                                                                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[24]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[25]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[26]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[27]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[28]                                                                                                                            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[18]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[19]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[20]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[21]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[22]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[23]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[24]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[25]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[18]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[19]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[20]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[21]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[22]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[23]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[24]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[25]                                                        ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37] ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                               ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                         ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                    ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.855 ; 7.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.807 ; 7.303 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.803 ; 7.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.783 ; 7.279 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.818 ; 7.314 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.773 ; 7.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.805 ; 7.301 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.815 ; 7.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.773 ; 7.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.800 ; 7.296 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.810 ; 7.306 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.828 ; 7.324 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.829 ; 7.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.808 ; 7.304 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.855 ; 7.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.837 ; 7.333 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.830 ; 7.326 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 6.779 ; 7.275 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 6.789 ; 7.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 6.794 ; 7.290 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 6.802 ; 7.298 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 6.792 ; 7.288 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 6.820 ; 7.316 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 6.789 ; 7.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 6.775 ; 7.271 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 6.770 ; 7.266 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 6.734 ; 7.230 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 6.764 ; 7.260 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 6.764 ; 7.260 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 6.743 ; 7.239 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 6.757 ; 7.253 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 6.773 ; 7.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 6.800 ; 7.296 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 3.850 ; 4.340 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 3.670 ; 4.138 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 3.850 ; 4.340 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 3.378 ; 3.928 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 3.223 ; 3.752 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 3.187 ; 3.719 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 3.093 ; 3.571 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 3.097 ; 3.613 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 2.813 ; 3.314 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 3.378 ; 3.928 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 3.025 ; 3.530 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 3.014 ; 3.510 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -6.003 ; -6.487 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -6.078 ; -6.562 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -6.073 ; -6.557 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -6.052 ; -6.536 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -6.088 ; -6.572 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -6.042 ; -6.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -6.075 ; -6.559 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -6.085 ; -6.569 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -6.042 ; -6.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -6.071 ; -6.555 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -6.081 ; -6.565 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -6.099 ; -6.583 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -6.101 ; -6.585 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -6.079 ; -6.563 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -6.126 ; -6.610 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -6.108 ; -6.592 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -6.101 ; -6.585 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -6.050 ; -6.534 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -6.060 ; -6.544 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -6.065 ; -6.549 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -6.073 ; -6.557 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -6.063 ; -6.547 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -6.092 ; -6.576 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -6.060 ; -6.544 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -6.046 ; -6.530 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -6.041 ; -6.525 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -6.003 ; -6.487 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -6.033 ; -6.517 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -6.033 ; -6.517 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -6.012 ; -6.496 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -6.026 ; -6.510 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -6.042 ; -6.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -6.070 ; -6.554 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -3.128 ; -3.570 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -3.128 ; -3.570 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -3.245 ; -3.676 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -2.309 ; -2.782 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -2.703 ; -3.204 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -2.669 ; -3.172 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -2.581 ; -3.030 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -2.584 ; -3.070 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -2.309 ; -2.782 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -2.780 ; -3.282 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -2.515 ; -2.991 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -2.504 ; -2.971 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.113  ; 0.882  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.092  ; 0.861  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.023  ; 0.792  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.870  ; 0.645  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.113  ; 0.882  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.033  ; 0.802  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.048  ; 0.817  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.906  ; 0.681  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.931  ; 0.706  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.051  ; 0.820  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.046  ; 0.815  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.943  ; 0.718  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.073  ; 0.842  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.058  ; 0.827  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 1.077  ; 0.846  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.880  ; 0.655  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.077  ; 0.846  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 1.039  ; 0.808  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 1.097  ; 0.866  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.135  ; 0.904  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.056  ; 0.825  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.101  ; 0.870  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.122  ; 0.891  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.106  ; 0.875  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.112  ; 0.881  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.119  ; 0.888  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.129  ; 0.898  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.132  ; 0.901  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.083  ; 0.852  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.093  ; 0.862  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.135  ; 0.904  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.053  ; 0.822  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.115  ; 0.884  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.128  ; 0.897  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.941  ; 0.716  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.113  ; 0.882  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.064  ; 0.833  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.054  ; 0.823  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.089  ; 0.858  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.081  ; 0.850  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.071  ; 0.840  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.042  ; 0.811  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.074  ; 0.843  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.048  ; 0.817  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.053  ; 0.822  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.091  ; 0.860  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.121  ; 0.890  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.121  ; 0.890  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.102  ; 0.871  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.088  ; 0.857  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.132  ; 0.901  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.124  ; 0.893  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.114  ; 0.883  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.114  ; 0.883  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.049  ; 0.818  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.074  ; 0.843  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.928  ; 0.703  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 1.056  ; 0.825  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 1.035  ; 0.804  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.360 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.439 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 6.848  ; 6.674  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 6.799  ; 6.625  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 6.802  ; 6.628  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 6.835  ; 6.661  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 6.848  ; 6.674  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 6.817  ; 6.643  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 6.845  ; 6.671  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 6.817  ; 6.643  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 6.845  ; 6.671  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.353  ; 0.135  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.572  ; 0.348  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.506  ; 0.282  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.353  ; 0.135  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.594  ; 0.370  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.516  ; 0.292  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.530  ; 0.306  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.389  ; 0.171  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.412  ; 0.194  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.534  ; 0.310  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.528  ; 0.304  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.423  ; 0.205  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.555  ; 0.331  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.540  ; 0.316  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.363  ; 0.145  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.363  ; 0.145  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.558  ; 0.334  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.522  ; 0.298  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.578  ; 0.354  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.423  ; 0.205  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.538  ; 0.314  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.582  ; 0.358  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.602  ; 0.378  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.587  ; 0.363  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.592  ; 0.368  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.600  ; 0.376  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.610  ; 0.386  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.612  ; 0.388  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.565  ; 0.341  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.575  ; 0.351  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.617  ; 0.393  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.536  ; 0.312  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.597  ; 0.373  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.610  ; 0.386  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.423  ; 0.205  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.595  ; 0.371  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 0.546  ; 0.322  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 0.536  ; 0.312  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 0.571  ; 0.347  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 0.563  ; 0.339  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 0.553  ; 0.329  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 0.525  ; 0.301  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 0.556  ; 0.332  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 0.530  ; 0.306  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 0.535  ; 0.311  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 0.571  ; 0.347  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 0.601  ; 0.377  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 0.601  ; 0.377  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 0.582  ; 0.358  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 0.568  ; 0.344  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 0.612  ; 0.388  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 0.605  ; 0.381  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.409  ; 0.191  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.595  ; 0.371  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.532  ; 0.308  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 0.556  ; 0.332  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.409  ; 0.191  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.537  ; 0.313  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.518  ; 0.294  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.818 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.898 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 6.656  ; 6.487  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 6.656  ; 6.487  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 6.659  ; 6.490  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 6.693  ; 6.524  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 6.706  ; 6.537  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 6.674  ; 6.505  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 6.703  ; 6.534  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 6.674  ; 6.505  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 6.703  ; 6.534  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                            ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.692 ; 0.440 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.832 ; 0.573 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.857 ; 0.598 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.878 ; 0.619 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.852 ; 0.593 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.878 ; 0.619 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.865 ; 0.606 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.865 ; 0.606 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.888 ; 0.629 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.849 ; 0.590 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.849 ; 0.590 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.861 ; 0.602 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.819 ; 0.560 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.861 ; 0.602 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.844 ; 0.585 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.692 ; 0.440 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.849 ; 0.590 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.850 ; 0.591 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.840 ; 0.581 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.855 ; 0.596 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.847 ; 0.588 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.847 ; 0.588 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.818 ; 0.559 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.850 ; 0.591 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.844 ; 0.585 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.849 ; 0.590 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.887 ; 0.628 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.887 ; 0.628 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.887 ; 0.628 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.888 ; 0.629 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.874 ; 0.615 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.888 ; 0.629 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.870 ; 0.611 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+--------------+-------------+-------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.180 ; -0.067 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.320 ; 0.066  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.344 ; 0.090  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.364 ; 0.110  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.339 ; 0.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.364 ; 0.110  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.352 ; 0.098  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.352 ; 0.098  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.374 ; 0.120  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.337 ; 0.083  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.337 ; 0.083  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.349 ; 0.095  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.308 ; 0.054  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.349 ; 0.095  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.332 ; 0.078  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.180 ; -0.067 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.337 ; 0.083  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.338 ; 0.084  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.328 ; 0.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.343 ; 0.089  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.335 ; 0.081  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.335 ; 0.081  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.307 ; 0.053  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.338 ; 0.084  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.332 ; 0.078  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.337 ; 0.083  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.373 ; 0.119  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.373 ; 0.119  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.373 ; 0.119  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.374 ; 0.120  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.360 ; 0.106  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.374 ; 0.120  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.357 ; 0.103  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.508     ; 0.760     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.641     ; 0.900     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.666     ; 0.925     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.687     ; 0.946     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.661     ; 0.920     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.687     ; 0.946     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.674     ; 0.933     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.674     ; 0.933     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.697     ; 0.956     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.658     ; 0.917     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.658     ; 0.917     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.670     ; 0.929     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.628     ; 0.887     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.670     ; 0.929     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.653     ; 0.912     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.508     ; 0.760     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.658     ; 0.917     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.659     ; 0.918     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.649     ; 0.908     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.664     ; 0.923     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.656     ; 0.915     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.656     ; 0.915     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.627     ; 0.886     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.659     ; 0.918     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.653     ; 0.912     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.658     ; 0.917     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.696     ; 0.955     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.696     ; 0.955     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.696     ; 0.955     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.697     ; 0.956     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.683     ; 0.942     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.697     ; 0.956     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.679     ; 0.938     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.001    ; 0.246     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.132     ; 0.386     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.156     ; 0.410     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.176     ; 0.430     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.151     ; 0.405     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.176     ; 0.430     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.164     ; 0.418     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.164     ; 0.418     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.186     ; 0.440     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.149     ; 0.403     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.149     ; 0.403     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.161     ; 0.415     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.120     ; 0.374     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.161     ; 0.415     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.144     ; 0.398     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.001    ; 0.246     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.149     ; 0.403     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.150     ; 0.404     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.140     ; 0.394     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.155     ; 0.409     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.147     ; 0.401     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.147     ; 0.401     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.119     ; 0.373     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.150     ; 0.404     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.144     ; 0.398     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.149     ; 0.403     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.185     ; 0.439     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.185     ; 0.439     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.185     ; 0.439     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.186     ; 0.440     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.172     ; 0.426     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.186     ; 0.440     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.169     ; 0.423     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.298 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 87.4 MHz   ; 87.4 MHz        ; main_clk_50                          ;      ;
; 90.96 MHz  ; 90.96 MHz       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 190.19 MHz ; 190.19 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.797  ; 0.000         ;
; main_clk_50                          ; 8.559  ; 0.000         ;
; altera_reserved_tck                  ; 47.371 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.348 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.353 ; 0.000         ;
; altera_reserved_tck                  ; 0.354 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 13.275 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 14.893 ; 0.000         ;
; altera_reserved_tck                  ; 48.542 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.057 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.967 ; 0.000         ;
; main_clk_50                          ; 5.396 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.560  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.708  ; 0.000         ;
; altera_reserved_tck                  ; 49.479 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.797 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.203      ;
; 9.006 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 10.757     ;
; 9.089 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 10.718     ;
; 9.104 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.663     ;
; 9.153 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.622     ;
; 9.157 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 10.680     ;
; 9.187 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.624     ;
; 9.242 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.525     ;
; 9.251 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.528     ;
; 9.255 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 10.586     ;
; 9.263 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.504     ;
; 9.280 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 10.502     ;
; 9.295 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 10.521     ;
; 9.325 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.486     ;
; 9.333 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.434     ;
; 9.346 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.465     ;
; 9.378 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.408     ;
; 9.383 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 10.441     ;
; 9.389 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 10.393     ;
; 9.389 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.390     ;
; 9.393 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 10.448     ;
; 9.393 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 10.427     ;
; 9.402 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 10.425     ;
; 9.410 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.369     ;
; 9.412 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.355     ;
; 9.414 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 10.427     ;
; 9.416 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.395     ;
; 9.422 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 10.427     ;
; 9.431 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 10.418     ;
; 9.445 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 10.395     ;
; 9.447 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 10.385     ;
; 9.452 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 10.335     ;
; 9.460 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 10.389     ;
; 9.463 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 10.328     ;
; 9.475 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 10.373     ;
; 9.480 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.299     ;
; 9.481 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 10.347     ;
; 9.484 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 10.357     ;
; 9.487 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.299     ;
; 9.495 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.316     ;
; 9.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 10.331     ;
; 9.508 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 10.292     ;
; 9.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.303     ;
; 9.515 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 10.269     ;
; 9.516 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.270     ;
; 9.520 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.333     ;
; 9.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 10.419     ;
; 9.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 10.419     ;
; 9.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 10.419     ;
; 9.523 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 10.419     ;
; 9.529 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.324     ;
; 9.530 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 10.254     ;
; 9.531 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 10.289     ;
; 9.537 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.249     ;
; 9.543 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.301     ;
; 9.545 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 10.291     ;
; 9.547 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.220     ;
; 9.550 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 10.241     ;
; 9.552 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 10.268     ;
; 9.558 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.295     ;
; 9.559 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.220     ;
; 9.561 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 10.234     ;
; 9.563 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 10.278     ;
; 9.573 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 10.279     ;
; 9.586 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.215     ;
; 9.590 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 10.131     ;
; 9.591 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.184     ;
; 9.606 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.198     ;
; 9.607 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.179     ;
; 9.607 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 10.209     ;
; 9.613 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.199     ;
; 9.613 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 10.175     ;
; 9.619 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 10.209     ;
; 9.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 10.325     ;
; 9.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 10.325     ;
; 9.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 10.325     ;
; 9.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 10.325     ;
; 9.622 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 10.198     ;
; 9.625 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.161     ;
; 9.628 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 10.160     ;
; 9.630 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.181     ;
; 9.638 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 10.193     ;
; 9.640 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 10.188     ;
; 9.646 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.140     ;
; 9.652 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[52] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.115     ;
; 9.658 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.195     ;
; 9.659 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 10.172     ;
; 9.667 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.186     ;
; 9.679 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.174     ;
; 9.681 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.131     ;
; 9.681 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 10.163     ;
; 9.683 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 10.153     ;
; 9.684 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 10.121     ;
; 9.686 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.100     ;
; 9.688 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 10.103     ;
; 9.688 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 10.165     ;
; 9.688 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 10.037     ;
; 9.689 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.090     ;
; 9.694 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.085     ;
; 9.695 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 10.094     ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.559  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.398     ;
; 8.685  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 11.272     ;
; 8.811  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 11.143     ;
; 8.986  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.967     ;
; 8.987  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.970     ;
; 8.997  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.960     ;
; 9.136  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.821     ;
; 9.210  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.743     ;
; 9.231  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.720     ;
; 9.247  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 10.714     ;
; 9.250  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.707     ;
; 9.258  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.699     ;
; 9.291  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 10.670     ;
; 9.321  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.638     ;
; 9.326  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.628     ;
; 9.328  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.625     ;
; 9.361  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.593     ;
; 9.383  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.570     ;
; 9.388  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.569     ;
; 9.421  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.526     ;
; 9.447  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.512     ;
; 9.463  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.496     ;
; 9.477  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.477     ;
; 9.479  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 10.479     ;
; 9.481  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 10.471     ;
; 9.483  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.476     ;
; 9.505  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.446     ;
; 9.512  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.435     ;
; 9.513  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.444     ;
; 9.513  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.444     ;
; 9.557  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.400     ;
; 9.573  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.383     ;
; 9.589  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 10.373     ;
; 9.589  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.370     ;
; 9.591  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 10.361     ;
; 9.605  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 10.353     ;
; 9.609  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.350     ;
; 9.614  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.340     ;
; 9.640  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 10.317     ;
; 9.682  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.272     ;
; 9.715  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.241     ;
; 9.726  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.220     ;
; 9.731  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.224     ;
; 9.735  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 10.221     ;
; 9.748  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.207     ;
; 9.749  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.210     ;
; 9.759  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.200     ;
; 9.793  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.161     ;
; 9.801  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 10.150     ;
; 9.806  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[3]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 10.156     ;
; 9.817  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.133     ;
; 9.890  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.065     ;
; 9.891  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.068     ;
; 9.898  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.061     ;
; 9.901  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.058     ;
; 9.906  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.048     ;
; 9.907  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 10.051     ;
; 9.910  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.045     ;
; 9.911  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.048     ;
; 9.917  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 10.041     ;
; 9.921  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 10.038     ;
; 9.933  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.013     ;
; 9.972  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.983      ;
; 9.993  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.960      ;
; 9.997  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[4]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 9.954      ;
; 10.008 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 9.953      ;
; 10.009 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 9.954      ;
; 10.010 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 9.946      ;
; 10.012 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.947      ;
; 10.020 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.939      ;
; 10.040 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.919      ;
; 10.053 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 9.910      ;
; 10.054 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.899      ;
; 10.056 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 9.902      ;
; 10.058 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 9.892      ;
; 10.060 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.899      ;
; 10.088 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 9.868      ;
; 10.090 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.865      ;
; 10.097 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 9.855      ;
; 10.114 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.841      ;
; 10.123 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 9.833      ;
; 10.126 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[9]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 9.825      ;
; 10.130 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 9.824      ;
; 10.134 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.821      ;
; 10.135 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.818      ;
; 10.142 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[12]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 9.819      ;
; 10.145 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.810      ;
; 10.150 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.809      ;
; 10.151 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 9.801      ;
; 10.151 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 9.812      ;
; 10.154 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.805      ;
; 10.155 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.798      ;
; 10.160 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[5]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 9.792      ;
; 10.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.797      ;
; 10.167 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 9.795      ;
; 10.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 9.788      ;
; 10.171 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 9.792      ;
; 10.174 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.785      ;
; 10.178 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 9.780      ;
; 10.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 9.777      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.371 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.875      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.809      ;
; 47.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.793      ;
; 47.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.778      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.631      ;
; 47.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.627      ;
; 47.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.497      ;
; 47.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.495      ;
; 47.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.384      ;
; 48.080 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.181      ;
; 48.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.072      ;
; 48.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.978      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.761      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.663      ;
; 95.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.663      ;
; 95.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.663      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.613      ;
; 95.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.606      ;
; 95.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.565      ;
; 95.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.565      ;
; 95.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.498      ;
; 95.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.498      ;
; 95.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.097      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.035      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.990      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.937      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.937      ;
; 96.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.910      ;
; 96.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.887      ;
; 96.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.867      ;
; 96.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.814      ;
; 96.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.761      ;
; 96.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.749      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.734      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.734      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.716      ;
; 96.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.689      ;
; 96.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.675      ;
; 96.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.665      ;
; 96.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.630      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.348 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.397      ; 0.946      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.623      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.623      ;
; 0.382 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.624      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.631      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.632      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.395      ; 0.985      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.631      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[3]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.645      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.624      ;
; 0.391 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.635      ;
; 0.394 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.409 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.652      ;
; 0.412 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.656      ;
; 0.414 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.424 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.668      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.673      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.674      ;
; 0.439 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.683      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.693      ;
; 0.474 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.716      ;
; 0.535 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.535 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.540 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.562 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.803      ;
; 0.564 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.805      ;
; 0.564 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.808      ;
; 0.565 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[18]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[18]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.810      ;
; 0.565 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.565 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.010                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.568 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.625      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.677      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.765      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.766      ;
; 0.526 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.526 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.771      ;
; 0.527 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.771      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.773      ;
; 0.534 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.779      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.806      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.808      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.813      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.816      ;
; 0.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.838      ;
; 0.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.840      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.843      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.852      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.856      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.857      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.862      ;
; 0.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.870      ;
; 0.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.875      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.878      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.502      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.154     ; 6.477      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.145     ; 6.486      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.499      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.154     ; 6.477      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.143     ; 6.488      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.145     ; 6.486      ;
; 13.276 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.143     ; 6.488      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.506 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.397      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.513 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.389      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.032      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.032      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.032      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.032      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.043      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.043      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.044      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.038      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.038      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.038      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.038      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.038      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.038      ;
; 13.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.035      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.033      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.033      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.033      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.033      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.042      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.042      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.042      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.035      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.035      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.035      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.035      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.035      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_valid                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.034      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[1]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[4]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[7]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.036      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.042      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.037      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.037      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.037      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.037      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.031      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
; 13.869 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.030      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.893 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 4.771      ;
; 14.893 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 4.771      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 4.760      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 4.767      ;
; 14.894 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 4.767      ;
; 14.895 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.267     ; 4.738      ;
; 14.909 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 4.761      ;
; 14.909 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 4.748      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.190     ; 4.798      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 4.806      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.181     ; 4.807      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.181     ; 4.807      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.181     ; 4.807      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 4.806      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 4.806      ;
; 14.912 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.190     ; 4.798      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[31]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.198     ; 4.789      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 4.773      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.013      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.013      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.013      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.013      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.013      ;
; 14.913 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.013      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 4.768      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 4.768      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 4.780      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.763      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 4.780      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[24]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 4.768      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.751      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 4.768      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 4.783      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 4.783      ;
; 14.914 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.751      ;
; 14.915 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 4.737      ;
; 14.926 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.854      ;
; 14.926 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 4.854      ;
; 14.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.843      ;
; 14.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.850      ;
; 14.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 4.850      ;
; 14.927 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 4.843      ;
; 14.928 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 4.821      ;
; 14.928 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[29]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 4.778      ;
; 14.929 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 4.761      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.991      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.992      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.991      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.991      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.991      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.984      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.993      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.984      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 4.993      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.984      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.984      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.992      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.992      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.992      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.984      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.992      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 4.986      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.979      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 4.978      ;
; 14.940 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 4.979      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 4.857      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 4.857      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.983      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 4.983      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.987      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.987      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.987      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.987      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.987      ;
; 14.941 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.987      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 4.831      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 4.844      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.958      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.958      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.958      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.958      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.958      ;
; 14.942 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.958      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.889      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.889      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 4.890      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 4.890      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 4.890      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.889      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 4.881      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 4.881      ;
; 14.945 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 4.889      ;
; 14.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.872      ;
; 14.946 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 4.872      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.719      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.897      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.897      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.897      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.841      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.841      ;
; 98.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.703      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.704      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.704      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.704      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.704      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.698      ;
; 98.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.392      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.057  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.300      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.565      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.577      ;
; 1.362  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.606      ;
; 1.362  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.606      ;
; 1.362  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.606      ;
; 1.362  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.606      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.806      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.806      ;
; 1.563  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.806      ;
; 51.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.392      ; 1.626      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.227      ;
; 3.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.227      ;
; 3.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.227      ;
; 3.967 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 4.227      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.229      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.229      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.221      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.229      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.229      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.229      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.229      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.968 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.223      ;
; 3.969 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.207      ;
; 3.970 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.223      ;
; 3.970 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.209      ;
; 3.970 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.203      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.232      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.232      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.232      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.232      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.232      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.232      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.226      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.225      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.225      ;
; 3.985 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.225      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.218      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.218      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.218      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.218      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.218      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000000001                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.232      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.236      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000010                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.232      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|f_pop                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.232      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.236      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.236      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.236      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.010000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.236      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.100000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.235      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.214      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.214      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.214      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 4.214      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.210      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.210      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.212      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.212      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.210      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.210      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.210      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 4.210      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.212      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.212      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.212      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 4.212      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.231      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.236      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.010                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.227      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_addr[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.234      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.228      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[13]                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[5]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[0]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[3]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[4]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[6]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[9]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
; 3.986 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[10]                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.239      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[30]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[29]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[10] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[6]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[7]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[3]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[3]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[1]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[0]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[13] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[14] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[15] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[4]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[5]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[11] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[31]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[2]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[3]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[12] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 5.619      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[2]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 5.621      ;
; 5.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.625      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_new_inst             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.639      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_br_uncond       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.639      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 5.623      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[8]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 5.631      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[5]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 5.621      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[3]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_byteenable[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[13]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 5.640      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[16]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[17]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[18]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[20]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[18]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[22]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[23]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[24]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[23]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[26]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[24]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[27]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[28]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[29]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[30]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_invert_arith_src_msb ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.639      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[31]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[16] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[17] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[18] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[19] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[20] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[21] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[22] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[23] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[24] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[25] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[26] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[28] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[29] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[30]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 5.631      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[1]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[29]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[26]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 5.631      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 5.631      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 5.631      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 5.631      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 5.623      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 5.623      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_byteenable[3]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_byteenable[1]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[4]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 5.621      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[11]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 5.623      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[31] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.058      ; 5.626      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[31]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[2]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_byteenable[2]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 5.633      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[12]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 5.623      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_alu_sub              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.639      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[1]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_break           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 5.634      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[0]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.630      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_br_cmp          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.639      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 5.628      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 5.628      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 5.628      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 5.628      ;
; 5.397 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 5.628      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.664 ; 9.820        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.668 ; 9.824        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.669 ; 9.825        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.669 ; 9.825        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.669 ; 9.825        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.669 ; 9.825        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.669 ; 9.825        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[0]                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                                                                                             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical                                                                                                                                                                                                                                                                                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                                                             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                                                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                                                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_bstatus_reg                                                                                                                                                                                                                                                                                                                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                                                                                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                                              ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                         ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[11]                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[13]                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                                                      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[27]                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[29]                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_key0:key0|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                               ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                               ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                               ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[24]                                                                                                                            ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[25]                                                                                                                            ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[26]                                                                                                                            ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[27]                                                                                                                            ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[28]                                                                                                                            ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                    ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                          ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[15]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[16]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[17]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[18]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[19]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[20]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[21]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[22]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[23]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[30]                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.010                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.111                                                                                                                                 ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.011                                                                                                                                ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[18]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[19]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[20]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[21]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[22]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[23]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[24]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[25]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[18]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[19]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[20]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[21]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[22]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[23]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[24]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[25]                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.479 ; 49.697       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                     ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.281 ; 6.728 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.233 ; 6.680 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.228 ; 6.675 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.208 ; 6.655 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.242 ; 6.689 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.198 ; 6.645 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.231 ; 6.678 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.241 ; 6.688 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.200 ; 6.647 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.226 ; 6.673 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.236 ; 6.683 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.254 ; 6.701 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.256 ; 6.703 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.234 ; 6.681 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.281 ; 6.728 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.263 ; 6.710 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.256 ; 6.703 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 6.204 ; 6.651 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 6.214 ; 6.661 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 6.218 ; 6.665 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 6.227 ; 6.674 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 6.217 ; 6.664 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 6.245 ; 6.692 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 6.214 ; 6.661 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 6.201 ; 6.648 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 6.196 ; 6.643 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 6.159 ; 6.606 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 6.189 ; 6.636 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 6.189 ; 6.636 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 6.170 ; 6.617 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 6.182 ; 6.629 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 6.200 ; 6.647 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 6.226 ; 6.673 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 3.504 ; 3.757 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 3.327 ; 3.583 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 3.504 ; 3.757 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 3.060 ; 3.390 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 2.914 ; 3.246 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 2.884 ; 3.212 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 2.791 ; 3.082 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 2.794 ; 3.110 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 2.532 ; 2.850 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 3.060 ; 3.390 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 2.738 ; 3.035 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 2.719 ; 3.014 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -5.511 ; -5.947 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -5.587 ; -6.023 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -5.581 ; -6.017 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -5.560 ; -5.996 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -5.595 ; -6.031 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -5.550 ; -5.986 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -5.584 ; -6.020 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -5.594 ; -6.030 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -5.552 ; -5.988 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -5.579 ; -6.015 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -5.589 ; -6.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -5.607 ; -6.043 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -5.611 ; -6.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -5.587 ; -6.023 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -5.634 ; -6.070 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -5.617 ; -6.053 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -5.609 ; -6.045 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -5.557 ; -5.993 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -5.568 ; -6.004 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -5.571 ; -6.007 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -5.580 ; -6.016 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -5.570 ; -6.006 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -5.600 ; -6.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -5.567 ; -6.003 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -5.554 ; -5.990 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -5.549 ; -5.985 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -5.511 ; -5.947 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -5.541 ; -5.977 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -5.541 ; -5.977 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -5.522 ; -5.958 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -5.535 ; -5.971 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -5.552 ; -5.988 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -5.579 ; -6.015 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -2.839 ; -3.080 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -2.839 ; -3.080 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -2.958 ; -3.166 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -2.079 ; -2.377 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -2.447 ; -2.759 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -2.417 ; -2.725 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -2.331 ; -2.601 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -2.334 ; -2.628 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -2.079 ; -2.377 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -2.521 ; -2.815 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -2.281 ; -2.557 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -2.262 ; -2.535 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.682  ; 0.489  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.659  ; 0.466  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.590  ; 0.397  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.490  ; 0.328  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.682  ; 0.489  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.600  ; 0.407  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.617  ; 0.424  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.527  ; 0.365  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.553  ; 0.391  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.620  ; 0.427  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.614  ; 0.421  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.563  ; 0.401  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.642  ; 0.449  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.627  ; 0.434  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.648  ; 0.455  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.500  ; 0.338  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.648  ; 0.455  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.607  ; 0.414  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.668  ; 0.475  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.704  ; 0.511  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.624  ; 0.431  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.670  ; 0.477  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.691  ; 0.498  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.676  ; 0.483  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.681  ; 0.488  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.687  ; 0.494  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.697  ; 0.504  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.699  ; 0.506  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.652  ; 0.459  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.662  ; 0.469  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.704  ; 0.511  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.620  ; 0.427  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.684  ; 0.491  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.697  ; 0.504  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.561  ; 0.399  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.682  ; 0.489  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 0.634  ; 0.441  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 0.623  ; 0.430  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 0.660  ; 0.467  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 0.651  ; 0.458  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 0.641  ; 0.448  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 0.611  ; 0.418  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 0.644  ; 0.451  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 0.617  ; 0.424  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 0.622  ; 0.429  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 0.660  ; 0.467  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 0.690  ; 0.497  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 0.690  ; 0.497  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 0.669  ; 0.476  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 0.656  ; 0.463  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 0.699  ; 0.506  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 0.692  ; 0.499  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.682  ; 0.489  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.682  ; 0.489  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.617  ; 0.424  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 0.643  ; 0.450  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.549  ; 0.387  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.626  ; 0.433  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.603  ; 0.410  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.290 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.365 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 6.061  ; 5.961  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 6.013  ; 5.913  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 6.016  ; 5.916  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 6.051  ; 5.951  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 6.061  ; 5.961  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 6.032  ; 5.932  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 6.061  ; 5.961  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 6.032  ; 5.932  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 6.061  ; 5.961  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.036  ; -0.124 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.202  ; 0.011  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.136  ; -0.055 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.036  ; -0.124 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.226  ; 0.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.146  ; -0.045 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.161  ; -0.030 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.072  ; -0.088 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.097  ; -0.063 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.165  ; -0.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.159  ; -0.032 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.107  ; -0.053 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.186  ; -0.005 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.171  ; -0.020 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.046  ; -0.114 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.046  ; -0.114 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.191  ; 0.000  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.153  ; -0.038 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.211  ; 0.020  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.106  ; -0.054 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.169  ; -0.022 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.214  ; 0.023  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.234  ; 0.043  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.220  ; 0.029  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.224  ; 0.033  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.231  ; 0.040  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.241  ; 0.050  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.242  ; 0.051  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.196  ; 0.005  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.206  ; 0.015  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.248  ; 0.057  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.166  ; -0.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.228  ; 0.037  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.241  ; 0.050  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.106  ; -0.054 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.226  ; 0.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 0.178  ; -0.013 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 0.168  ; -0.023 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 0.204  ; 0.013  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 0.195  ; 0.004  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 0.185  ; -0.006 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 0.157  ; -0.034 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 0.188  ; -0.003 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 0.161  ; -0.030 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 0.166  ; -0.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 0.203  ; 0.012  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 0.233  ; 0.042  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 0.233  ; 0.042  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 0.212  ; 0.021  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 0.200  ; 0.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 0.242  ; 0.051  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 0.236  ; 0.045  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.093  ; -0.067 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.226  ; 0.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.163  ; -0.028 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 0.188  ; -0.003 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.093  ; -0.067 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.170  ; -0.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.149  ; -0.042 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.714 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.790 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 5.889  ; 5.792  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.889  ; 5.792  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.891  ; 5.794  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 5.927  ; 5.830  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 5.937  ; 5.840  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 5.908  ; 5.811  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.936  ; 5.839  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.908  ; 5.811  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 5.936  ; 5.839  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                            ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.343 ; 0.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.435 ; 0.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.461 ; 0.227 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.482 ; 0.248 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.457 ; 0.223 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.482 ; 0.248 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.468 ; 0.234 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.468 ; 0.234 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.490 ; 0.256 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.453 ; 0.219 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.453 ; 0.219 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.465 ; 0.231 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.421 ; 0.187 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.465 ; 0.231 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.448 ; 0.214 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.343 ; 0.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.453 ; 0.219 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.455 ; 0.221 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.444 ; 0.210 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.461 ; 0.227 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.452 ; 0.218 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.452 ; 0.218 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.422 ; 0.188 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.455 ; 0.221 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.448 ; 0.214 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.453 ; 0.219 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.491 ; 0.257 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.491 ; 0.257 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.491 ; 0.257 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.490 ; 0.256 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.477 ; 0.243 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.490 ; 0.256 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.473 ; 0.239 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.106 ; -0.302 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.014 ; -0.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.011  ; -0.220 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.031  ; -0.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.007  ; -0.224 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.031  ; -0.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.018  ; -0.213 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.018  ; -0.213 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.039  ; -0.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.003  ; -0.228 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.003  ; -0.228 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.015  ; -0.216 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.027 ; -0.258 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.015  ; -0.216 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.002 ; -0.233 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.106 ; -0.302 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.003  ; -0.228 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.005  ; -0.226 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.005 ; -0.236 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.011  ; -0.220 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.002  ; -0.229 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.002  ; -0.229 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.026 ; -0.257 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.005  ; -0.226 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.002 ; -0.233 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.003  ; -0.228 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.040  ; -0.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.040  ; -0.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.040  ; -0.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.039  ; -0.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.027  ; -0.204 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.039  ; -0.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.023  ; -0.208 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.211     ; 0.410     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.268     ; 0.502     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.294     ; 0.528     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.315     ; 0.549     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.290     ; 0.524     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.315     ; 0.549     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.301     ; 0.535     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.301     ; 0.535     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.323     ; 0.557     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.286     ; 0.520     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.286     ; 0.520     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.298     ; 0.532     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.254     ; 0.488     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.298     ; 0.532     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.281     ; 0.515     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.211     ; 0.410     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.286     ; 0.520     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.288     ; 0.522     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.277     ; 0.511     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.294     ; 0.528     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.285     ; 0.519     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.285     ; 0.519     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.255     ; 0.489     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.288     ; 0.522     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.281     ; 0.515     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.286     ; 0.520     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.324     ; 0.558     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.324     ; 0.558     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.324     ; 0.558     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.323     ; 0.557     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.310     ; 0.544     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.323     ; 0.557     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.306     ; 0.540     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.238    ; -0.042    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.181    ; 0.050     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.156    ; 0.075     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.136    ; 0.095     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.160    ; 0.071     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.136    ; 0.095     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.149    ; 0.082     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.149    ; 0.082     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.128    ; 0.103     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.164    ; 0.067     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.164    ; 0.067     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.152    ; 0.079     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.194    ; 0.037     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.152    ; 0.079     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.169    ; 0.062     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.238    ; -0.042    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.164    ; 0.067     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.162    ; 0.069     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.172    ; 0.059     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.156    ; 0.075     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.165    ; 0.066     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.165    ; 0.066     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.193    ; 0.038     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.162    ; 0.069     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.169    ; 0.062     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.164    ; 0.067     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.127    ; 0.104     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.127    ; 0.104     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.127    ; 0.104     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.128    ; 0.103     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.140    ; 0.091     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.128    ; 0.103     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.144    ; 0.087     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.882 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.336  ; 0.000         ;
; main_clk_50                          ; 13.822 ; 0.000         ;
; altera_reserved_tck                  ; 48.828 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.144 ; 0.000         ;
; altera_reserved_tck                  ; 0.181 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 16.068 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 17.030 ; 0.000         ;
; altera_reserved_tck                  ; 49.487 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.549 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 2.258 ; 0.000         ;
; main_clk_50                          ; 3.103 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.200  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; altera_reserved_tck                  ; 49.303 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.336  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.664      ;
; 13.380 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.281      ;
; 13.386 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.271      ;
; 13.388 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.291      ;
; 13.389 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.251      ;
; 13.389 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.251      ;
; 13.391 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.261      ;
; 13.396 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.261      ;
; 13.397 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.251      ;
; 13.399 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.241      ;
; 13.399 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.241      ;
; 13.400 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.261      ;
; 13.401 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.251      ;
; 13.401 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.251      ;
; 13.403 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.271      ;
; 13.407 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.241      ;
; 13.407 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.261      ;
; 13.413 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.251      ;
; 13.416 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.231      ;
; 13.419 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.221      ;
; 13.420 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.241      ;
; 13.423 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.251      ;
; 13.427 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.221      ;
; 13.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.211      ;
; 13.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.211      ;
; 13.429 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.241      ;
; 13.433 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.241      ;
; 13.436 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.211      ;
; 13.436 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.231      ;
; 13.437 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.241      ;
; 13.439 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.231      ;
; 13.443 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.231      ;
; 13.446 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.221      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.211      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.221      ;
; 13.458 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.221      ;
; 13.458 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.231      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.241      ;
; 13.463 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.211      ;
; 13.463 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.221      ;
; 13.463 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.211      ;
; 13.465 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.231      ;
; 13.468 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.221      ;
; 13.468 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.211      ;
; 13.468 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.231      ;
; 13.475 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.221      ;
; 13.480 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.231      ;
; 13.482 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.221      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.211      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.156      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.156      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.156      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.156      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.156      ;
; 13.492 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.156      ;
; 13.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.156      ;
; 13.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.156      ;
; 13.500 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.156      ;
; 13.504 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.156      ;
; 13.507 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.141      ;
; 13.508 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.181      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.156      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.156      ;
; 13.513 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.156      ;
; 13.513 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.156      ;
; 13.513 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.156      ;
; 13.516 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.328     ; 2.156      ;
; 13.517 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.151      ;
; 13.519 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.156      ;
; 13.519 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.156      ;
; 13.520 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.156      ;
; 13.521 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.131      ;
; 13.522 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.156      ;
; 13.522 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.526 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.156      ;
; 13.530 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.156      ;
; 13.531 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.313     ; 2.156      ;
; 13.541 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.156      ;
; 13.543 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.141      ;
; 13.551 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.293     ; 2.156      ;
; 13.555 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.156      ;
; 13.570 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.141      ;
; 13.580 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.131      ;
; 13.621 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.076      ;
; 13.885 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.983      ;
; 13.915 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 5.960      ;
; 13.950 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.953      ;
; 13.969 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 5.903      ;
; 13.980 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 5.930      ;
; 13.992 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 5.941      ;
; 13.999 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.880      ;
; 14.014 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[54] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 5.861      ;
; 14.022 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[55] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_bank[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.020     ; 5.918      ;
; 14.046 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 5.867      ;
; 14.047 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.085     ; 5.828      ;
; 14.055 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.824      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.822 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 6.155      ;
; 13.930 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 6.047      ;
; 13.966 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 6.008      ;
; 14.061 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 5.912      ;
; 14.074 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.903      ;
; 14.082 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.895      ;
; 14.163 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.814      ;
; 14.197 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.772      ;
; 14.210 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.767      ;
; 14.228 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.749      ;
; 14.238 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 5.735      ;
; 14.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 5.720      ;
; 14.254 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 5.726      ;
; 14.256 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.718      ;
; 14.272 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.702      ;
; 14.274 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.705      ;
; 14.280 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 5.700      ;
; 14.288 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.689      ;
; 14.310 ; KEY[3]                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_key0:key1|readdata[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.487      ; 4.184      ;
; 14.320 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[26]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 5.650      ;
; 14.326 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[25]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 5.644      ;
; 14.328 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 5.645      ;
; 14.335 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; LEDG[7]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.525     ; 2.140      ;
; 14.335 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; LEDG[5]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.525     ; 2.140      ;
; 14.335 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.643      ;
; 14.337 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                          ; LEDG[3]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.513     ; 2.150      ;
; 14.338 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[18]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.636      ;
; 14.339 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.640      ;
; 14.341 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.625      ;
; 14.348 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.631      ;
; 14.351 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                          ; LEDG[2]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.509     ; 2.140      ;
; 14.357 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.620      ;
; 14.362 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[11]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.607      ;
; 14.364 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; LEDG[6]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.526     ; 2.110      ;
; 14.364 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; LEDG[4]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.526     ; 2.110      ;
; 14.374 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.591      ;
; 14.382 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.597      ;
; 14.384 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.581      ;
; 14.385 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                          ; LEDG[1]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.535     ; 2.080      ;
; 14.387 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                          ; LEDG[0]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.533     ; 2.080      ;
; 14.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.590      ;
; 14.404 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.573      ;
; 14.413 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.561      ;
; 14.416 ; KEY[2]                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_key0:key0|readdata[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.489      ; 4.080      ;
; 14.418 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 5.558      ;
; 14.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[2]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 5.551      ;
; 14.434 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[24]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.540      ;
; 14.443 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.535      ;
; 14.447 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.532      ;
; 14.456 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.523      ;
; 14.461 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.030     ; 5.516      ;
; 14.477 ; SW[5]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[5]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.496      ; 4.026      ;
; 14.479 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.032     ; 5.496      ;
; 14.483 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 5.493      ;
; 14.492 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 5.484      ;
; 14.494 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[23]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.480      ;
; 14.513 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.032     ; 5.462      ;
; 14.521 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[12]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.448      ;
; 14.526 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.453      ;
; 14.534 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.445      ;
; 14.535 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[13]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.433      ;
; 14.553 ; SW[0]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[0]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.494      ; 3.948      ;
; 14.574 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.400      ;
; 14.578 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.032     ; 5.397      ;
; 14.579 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[3]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 5.401      ;
; 14.581 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.384      ;
; 14.585 ; SW[1]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[1]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.496      ; 3.918      ;
; 14.587 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.391      ;
; 14.587 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.032     ; 5.388      ;
; 14.591 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.388      ;
; 14.595 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.383      ;
; 14.599 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.380      ;
; 14.600 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.379      ;
; 14.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[5]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 5.363      ;
; 14.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.371      ;
; 14.615 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.364      ;
; 14.619 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[4]                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.350      ;
; 14.629 ; SW[3]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[3]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.496      ; 3.874      ;
; 14.632 ; SW[2]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.496      ; 3.871      ;
; 14.649 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.322      ;
; 14.653 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[10]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 5.321      ;
; 14.655 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[10]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 5.315      ;
; 14.658 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 5.322      ;
; 14.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.317      ;
; 14.666 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[14]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.302      ;
; 14.671 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.227      ;
; 14.671 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.227      ;
; 14.672 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.225      ;
; 14.672 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.225      ;
; 14.675 ; SW[6]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[6]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.494      ; 3.826      ;
; 14.676 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 5.302      ;
; 14.680 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.299      ;
; 14.680 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_valid                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.299      ;
; 14.680 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[8]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.034     ; 5.293      ;
; 14.689 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 5.290      ;
; 14.690 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.032     ; 5.285      ;
; 14.698 ; SW[7]                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[7]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.496      ; 3.805      ;
; 14.705 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.032     ; 5.270      ;
; 14.706 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 5.276      ;
; 14.708 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 5.268      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.828 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.608      ;
; 48.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.531      ;
; 48.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.511      ;
; 48.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.491      ;
; 49.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.415      ;
; 49.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.370      ;
; 49.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.353      ;
; 49.127 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.321      ;
; 49.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.295      ;
; 49.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.161      ;
; 49.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.108      ;
; 49.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.055      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.566      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.546      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.524      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.487      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.487      ;
; 97.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.490      ;
; 97.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.490      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.459      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.448      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.448      ;
; 97.695 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.282      ;
; 97.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.281      ;
; 97.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.278      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.272      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.269      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.268      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.260      ;
; 97.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.259      ;
; 97.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.258      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.246      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.245      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.238      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.238      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.238      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.238      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.238      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.238      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.164      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.162      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.162      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.159      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.127      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.092      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.092      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.092      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.090      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.090      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.089      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.089      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.089      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.085      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.058      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 0.478      ;
; 0.151 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|writedata[18]                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.229      ; 0.484      ;
; 0.164 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.229      ; 0.497      ;
; 0.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 0.504      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[3]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|update_jdo_strobe                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|sync2_uir                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|sync2_udr                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_sysclk|jxuir                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.320      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.344      ;
; 0.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.382      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.258 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.396      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.397      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.405      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.407      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.429      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.439      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.446      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.447      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.197 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.210 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.211 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.211 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.213 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.214 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.339      ;
; 0.221 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.346      ;
; 0.230 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.355      ;
; 0.246 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.371      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[18]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|active_data[18]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.390      ;
; 0.271 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.275 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.275 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.068 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 3.808      ;
; 16.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[7]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 3.798      ;
; 16.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[0]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 3.806      ;
; 16.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[4]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 3.799      ;
; 16.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[5]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 3.798      ;
; 16.069 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[6]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 3.799      ;
; 16.070 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[2]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 3.782      ;
; 16.070 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[3]                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 3.786      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.117 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.816      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.808      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[1]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[4]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[7]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[5]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[3]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_led:led|data_out[1]~_Duplicate_1                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sw:sw|readdata[2]                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.320 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.611      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.611      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.611      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.609      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.609      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.609      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.609      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[19]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 3.620      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 3.620      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_sdram_pll:sdram_pll|lab7_soc_sdram_pll_stdsync_sv6:stdsync2|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.615      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[13]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.619      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[11]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 3.616      ;
; 16.321 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.613      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 17.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 2.927      ;
; 17.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 2.927      ;
; 17.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 2.927      ;
; 17.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 2.927      ;
; 17.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 2.927      ;
; 17.030 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 2.927      ;
; 17.031 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.853      ;
; 17.031 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 2.853      ;
; 17.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.841      ;
; 17.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.849      ;
; 17.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.849      ;
; 17.032 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.841      ;
; 17.033 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[22]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 2.795      ;
; 17.033 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[16]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 2.795      ;
; 17.034 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.819      ;
; 17.034 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[17]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 2.783      ;
; 17.034 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[19]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 2.791      ;
; 17.034 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[20]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 2.791      ;
; 17.036 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[21]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 2.761      ;
; 17.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 2.861      ;
; 17.037 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 2.861      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 2.920      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.921      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 2.920      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 2.920      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 2.920      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.922      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.922      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.921      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.921      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.921      ;
; 17.038 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.921      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 2.850      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.916      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.916      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.916      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.916      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.916      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.908      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 2.907      ;
; 17.040 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 2.908      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 2.837      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.913      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 2.913      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.919      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.919      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.919      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.919      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.919      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.919      ;
; 17.041 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 2.918      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[18]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 2.792      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.887      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.887      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.887      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.887      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.887      ;
; 17.042 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 2.887      ;
; 17.043 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[23]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 2.779      ;
; 17.044 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 2.880      ;
; 17.044 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 2.880      ;
; 17.044 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 2.880      ;
; 17.044 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 2.880      ;
; 17.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 2.880      ;
; 17.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 2.880      ;
; 17.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 2.880      ;
; 17.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.873      ;
; 17.045 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 2.873      ;
; 17.046 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 2.822      ;
; 17.046 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[28]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 2.822      ;
; 17.046 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[30]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 2.822      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.866      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 2.866      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 2.858      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 2.858      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.815      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[25]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 2.822      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[26]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 2.822      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[27]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 2.822      ;
; 17.047 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|za_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.815      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.844      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.844      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.844      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.844      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.861      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.861      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 2.850      ;
; 17.048 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.844      ;
; 17.049 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_dqm[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 2.822      ;
; 17.049 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.839      ;
; 17.049 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 2.815      ;
; 17.049 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.834      ;
; 17.049 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 2.834      ;
; 17.049 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_addr[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 2.839      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.487 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.963      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.068      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.068      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.068      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.033      ;
; 98.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.033      ;
; 99.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.959      ;
; 99.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.959      ;
; 99.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.959      ;
; 99.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.959      ;
; 99.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.949      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.932      ;
; 99.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.763      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.549  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.675      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.801      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.837      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.912      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.912      ;
; 0.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.934      ;
; 0.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.934      ;
; 0.809  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.934      ;
; 50.228 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.532      ; 0.844      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.393      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.402      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.402      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.402      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.402      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.258 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.394      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.393      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.379      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.403      ;
; 2.260 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.381      ;
; 2.260 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.375      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.399      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.399      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.399      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.399      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.399      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.399      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.394      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.394      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.394      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.394      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.394      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000000001                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_count[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000001000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.394      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000010                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|f_pop                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000100                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.409      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000100000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.402      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.100000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.405      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|rd_valid[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_cmd[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|init_done                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.101                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_next.000                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.000                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|i_state.001                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.398      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[13]                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[5]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[0]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[3]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[4]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[6]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[9]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[10]                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[11]                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[12]                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[8]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[7]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[2]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|refresh_counter[1]                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.404      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.412      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.410      ;
; 2.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.406      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.404      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.386      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.386      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.386      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.386      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.386      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.380      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.380      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.380      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.380      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.404      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.404      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.404      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.404      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.404      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 2.388      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 2.388      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 2.388      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 2.388      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 2.380      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 2.388      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000000001                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.406      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.000010000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.393      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000010000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.393      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_next.000001000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.393      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|m_state.001000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.406      ;
; 2.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_sdram:sdram|ack_refresh_request                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.406      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[30]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[29]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[5]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.210      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[3]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[1]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[0]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[4]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[4]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.210      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[5]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[31]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[3]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[2]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.211      ;
; 3.103 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[6]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.210      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[10] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[6]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[7]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[3]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[13] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[14] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[15] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[11] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[2]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[12] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.020      ; 3.208      ;
; 3.105 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_new_inst             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.228      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[28]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_br_uncond       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.228      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 3.222      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[5]                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[7]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[9]              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_logic_op[0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 3.222      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_logic_op[1]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 3.222      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[7]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 3.220      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.214      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_byteenable[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.225      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[13]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.228      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[16]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[17]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[18]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[16]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[17]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[20]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[19]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[22]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[20]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[23]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[21]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[24]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[22]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[26]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[27]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[28]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[29]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[30]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_invert_arith_src_msb ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 3.228      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[31]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 3.226      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_compare_op[1]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 3.222      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_cmp_result           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 3.222      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[25]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src1[27]             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[16] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[17] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[18] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[19] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[20] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[21] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[22] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[23] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[24] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[25] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[26] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[28] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[29] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.215      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 3.221      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 3.222      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[0]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.225      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[1]        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.225      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|F_pc[10]               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.034      ; 3.224      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[29]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 3.225      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.217      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.214      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.024      ; 3.214      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_alu_result[10]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 3.220      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 3.221      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 3.221      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_estatus_reg          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 3.221      ;
; 3.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|W_status_reg_pie       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 3.221      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_b_module:lab7_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_register_bank_a_module:lab7_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uoc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab7_soc_nios2_qsys_0_cpu_nios2_ocimem|lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                       ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                                                                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                                                    ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                                                                                                                                                                                                           ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                                                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                                                ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                                                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                                     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[10]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[22]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[23]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[25]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[26]                                         ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~10                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~11                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~115                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~128                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~138                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~139                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~150                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~151                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~152                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~153                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~154                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~19                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~224                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~23                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~234                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~235                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~24                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~246                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~247                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~248                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~249                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~25                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~250                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~26                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~37                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~42                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~43                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~5                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~51                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~55                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~56                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~57                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~58                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~74                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~75                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~77                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~86                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~87                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~88                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~89                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~90                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[19]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[20]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[24]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[27]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[28]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[29]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[30]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[31]                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~100                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~102                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~104                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~105                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~106                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~107                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~108                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~109                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~110                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~111                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~118                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~119                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~121                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~123                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~125                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~127                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~13                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~14                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~145                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~147                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~148                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~155                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~156                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_qsys_0:nios2_qsys_0|lab7_soc_nios2_qsys_0_cpu:cpu|lab7_soc_nios2_qsys_0_cpu_nios2_oci:the_lab7_soc_nios2_qsys_0_cpu_nios2_oci|lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab7_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab7_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 5.093 ; 5.808 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 5.043 ; 5.758 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 5.040 ; 5.755 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 5.023 ; 5.738 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 5.053 ; 5.768 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 5.013 ; 5.728 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 5.042 ; 5.757 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 5.052 ; 5.767 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 5.017 ; 5.732 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 5.039 ; 5.754 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 5.049 ; 5.764 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 5.066 ; 5.781 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 5.067 ; 5.782 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 5.046 ; 5.761 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 5.093 ; 5.808 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 5.073 ; 5.788 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 5.069 ; 5.784 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 5.012 ; 5.727 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 5.023 ; 5.738 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 5.026 ; 5.741 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 5.035 ; 5.750 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 5.025 ; 5.740 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 5.053 ; 5.768 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 5.022 ; 5.737 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 5.008 ; 5.723 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 5.009 ; 5.724 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 4.976 ; 5.691 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 5.006 ; 5.721 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 5.006 ; 5.721 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 4.987 ; 5.702 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 4.994 ; 5.709 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 5.017 ; 5.732 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 5.038 ; 5.753 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 1.894 ; 2.690 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 1.805 ; 2.584 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 1.894 ; 2.690 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 1.742 ; 2.523 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 1.681 ; 2.447 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 1.654 ; 2.415 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 1.613 ; 2.368 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 1.600 ; 2.371 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 1.466 ; 2.197 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 1.742 ; 2.523 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 1.568 ; 2.325 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 1.547 ; 2.302 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -4.602 ; -5.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -4.671 ; -5.380 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -4.666 ; -5.375 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -4.650 ; -5.359 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -4.680 ; -5.389 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -4.640 ; -5.349 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -4.669 ; -5.378 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -4.679 ; -5.388 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -4.642 ; -5.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -4.666 ; -5.375 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -4.676 ; -5.385 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -4.693 ; -5.402 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -4.695 ; -5.404 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -4.673 ; -5.382 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -4.721 ; -5.430 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -4.701 ; -5.410 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -4.696 ; -5.405 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -4.639 ; -5.348 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -4.650 ; -5.359 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -4.653 ; -5.362 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -4.662 ; -5.371 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -4.652 ; -5.361 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -4.681 ; -5.390 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -4.649 ; -5.358 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -4.636 ; -5.345 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -4.636 ; -5.345 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -4.602 ; -5.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -4.632 ; -5.341 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -4.632 ; -5.341 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -4.612 ; -5.321 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -4.620 ; -5.329 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -4.642 ; -5.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -4.664 ; -5.373 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -1.535 ; -2.293 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -1.535 ; -2.293 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.593 ; -2.353 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -1.212 ; -1.923 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -1.420 ; -2.164 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -1.393 ; -2.133 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -1.353 ; -2.088 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -1.341 ; -2.091 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -1.212 ; -1.923 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -1.443 ; -2.189 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -1.311 ; -2.047 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -1.289 ; -2.024 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -0.772 ; -0.909 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -0.800 ; -0.937 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -0.863 ; -1.000 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -0.951 ; -1.067 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.772 ; -0.909 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -0.853 ; -0.990 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -0.839 ; -0.976 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -0.914 ; -1.030 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -0.888 ; -1.004 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -0.834 ; -0.971 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -0.839 ; -0.976 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -0.878 ; -0.994 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -0.814 ; -0.951 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -0.829 ; -0.966 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -0.807 ; -0.944 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -0.941 ; -1.057 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -0.807 ; -0.944 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -0.846 ; -0.983 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -0.787 ; -0.924 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -0.751 ; -0.888 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -0.829 ; -0.966 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -0.784 ; -0.921 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.768 ; -0.905 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.778 ; -0.915 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -0.778 ; -0.915 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.767 ; -0.904 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.757 ; -0.894 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.760 ; -0.897 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -0.804 ; -0.941 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -0.794 ; -0.931 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.751 ; -0.888 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -0.833 ; -0.970 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.771 ; -0.908 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.759 ; -0.896 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -0.879 ; -0.995 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.774 ; -0.911 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; -0.817 ; -0.954 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; -0.828 ; -0.965 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; -0.791 ; -0.928 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; -0.800 ; -0.937 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; -0.810 ; -0.947 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; -0.839 ; -0.976 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; -0.807 ; -0.944 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; -0.834 ; -0.971 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; -0.834 ; -0.971 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; -0.800 ; -0.937 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; -0.770 ; -0.907 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; -0.770 ; -0.907 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; -0.790 ; -0.927 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; -0.798 ; -0.935 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; -0.760 ; -0.897 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; -0.762 ; -0.899 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -0.772 ; -0.909 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.772 ; -0.909 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -0.836 ; -0.973 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; -0.808 ; -0.945 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; -0.892 ; -1.008 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -0.828 ; -0.965 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -0.851 ; -0.988 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.654 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.707 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 3.665  ; 3.599  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 3.613  ; 3.547  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 3.615  ; 3.549  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 3.649  ; 3.583  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 3.663  ; 3.597  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 3.636  ; 3.570  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 3.665  ; 3.599  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 3.636  ; 3.570  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 3.665  ; 3.599  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -1.223 ; -1.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -1.076 ; -1.209 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -1.136 ; -1.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -1.223 ; -1.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -1.047 ; -1.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -1.126 ; -1.259 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -1.112 ; -1.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -1.187 ; -1.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -1.162 ; -1.274 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -1.107 ; -1.240 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -1.112 ; -1.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -1.153 ; -1.265 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -1.088 ; -1.221 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -1.213 ; -1.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -1.213 ; -1.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -1.082 ; -1.215 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -1.119 ; -1.252 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -1.062 ; -1.195 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -1.152 ; -1.264 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -1.059 ; -1.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -1.042 ; -1.175 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -1.052 ; -1.185 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -1.052 ; -1.185 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -1.041 ; -1.174 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -1.031 ; -1.164 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -1.036 ; -1.169 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -1.078 ; -1.211 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -1.068 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -1.025 ; -1.158 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -1.106 ; -1.239 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -1.045 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -1.032 ; -1.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -1.152 ; -1.264 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -1.048 ; -1.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; -1.091 ; -1.224 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; -1.065 ; -1.198 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; -1.074 ; -1.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; -1.084 ; -1.217 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; -1.112 ; -1.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; -1.081 ; -1.214 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; -1.107 ; -1.240 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; -1.108 ; -1.241 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; -1.075 ; -1.208 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; -1.045 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; -1.045 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; -1.066 ; -1.199 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; -1.073 ; -1.206 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; -1.036 ; -1.169 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; -1.037 ; -1.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -1.167 ; -1.279 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -1.047 ; -1.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -1.109 ; -1.242 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; -1.082 ; -1.215 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; -1.167 ; -1.279 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -1.123 ; -1.256 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.894 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.947 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 3.536  ; 3.473  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 3.536  ; 3.473  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 3.537  ; 3.474  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 3.573  ; 3.510  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 3.587  ; 3.524  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 3.559  ; 3.496  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 3.588  ; 3.525  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 3.559  ; 3.496  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 3.588  ; 3.525  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                              ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.024 ; -1.148 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.944 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.919 ; -1.071 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.903 ; -1.055 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.923 ; -1.075 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.903 ; -1.055 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.912 ; -1.064 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.912 ; -1.064 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.895 ; -1.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.929 ; -1.081 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.929 ; -1.081 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.916 ; -1.068 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.958 ; -1.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.916 ; -1.068 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.934 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.024 ; -1.148 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.929 ; -1.081 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.922 ; -1.074 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.933 ; -1.085 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.916 ; -1.068 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.925 ; -1.077 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.925 ; -1.077 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.954 ; -1.106 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.922 ; -1.074 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.929 ; -1.081 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.929 ; -1.081 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.895 ; -1.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.895 ; -1.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.895 ; -1.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.895 ; -1.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.903 ; -1.055 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.895 ; -1.047 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.907 ; -1.059 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.294 ; -1.416 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.214 ; -1.364 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.191 ; -1.341 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.174 ; -1.324 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.194 ; -1.344 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.174 ; -1.324 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.183 ; -1.333 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.183 ; -1.333 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.168 ; -1.318 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.200 ; -1.350 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.200 ; -1.350 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.187 ; -1.337 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.228 ; -1.378 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.187 ; -1.337 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.204 ; -1.354 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.294 ; -1.416 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.200 ; -1.350 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -1.193 ; -1.343 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -1.204 ; -1.354 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -1.187 ; -1.337 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -1.196 ; -1.346 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -1.196 ; -1.346 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -1.224 ; -1.374 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -1.193 ; -1.343 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -1.199 ; -1.349 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -1.200 ; -1.350 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -1.167 ; -1.317 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -1.167 ; -1.317 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -1.167 ; -1.317 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -1.168 ; -1.318 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -1.175 ; -1.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -1.168 ; -1.318 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -1.179 ; -1.329 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.116    ; -0.992    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.064    ; -0.912    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.039    ; -0.887    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.023    ; -0.871    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.043    ; -0.891    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.023    ; -0.871    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.032    ; -0.880    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.032    ; -0.880    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.015    ; -0.863    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.049    ; -0.897    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.049    ; -0.897    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.036    ; -0.884    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.078    ; -0.926    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.036    ; -0.884    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.054    ; -0.902    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.116    ; -0.992    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.049    ; -0.897    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -1.042    ; -0.890    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -1.053    ; -0.901    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -1.036    ; -0.884    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -1.045    ; -0.893    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -1.045    ; -0.893    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -1.074    ; -0.922    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -1.042    ; -0.890    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -1.049    ; -0.897    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -1.049    ; -0.897    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -1.015    ; -0.863    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -1.015    ; -0.863    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -1.015    ; -0.863    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -1.015    ; -0.863    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -1.023    ; -0.871    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -1.015    ; -0.863    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -1.027    ; -0.875    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.385    ; -1.263    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.333    ; -1.183    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.310    ; -1.160    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.293    ; -1.143    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.313    ; -1.163    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.293    ; -1.143    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.302    ; -1.152    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.302    ; -1.152    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.287    ; -1.137    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.319    ; -1.169    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.319    ; -1.169    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.306    ; -1.156    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.347    ; -1.197    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.306    ; -1.156    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.323    ; -1.173    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.385    ; -1.263    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.319    ; -1.169    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -1.312    ; -1.162    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -1.323    ; -1.173    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -1.306    ; -1.156    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -1.315    ; -1.165    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -1.315    ; -1.165    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -1.343    ; -1.193    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -1.312    ; -1.162    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -1.318    ; -1.168    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -1.319    ; -1.169    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -1.286    ; -1.136    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -1.286    ; -1.136    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -1.286    ; -1.136    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -1.287    ; -1.137    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -1.294    ; -1.144    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -1.287    ; -1.137    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -1.298    ; -1.148    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.746 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.281  ; 0.144 ; 12.680   ; 0.549   ; 9.200               ;
;  altera_reserved_tck                  ; 46.962 ; 0.181 ; 48.272   ; 0.549   ; 49.303              ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.281  ; 0.181 ; 14.403   ; 2.258   ; 9.707               ;
;  main_clk_50                          ; 7.610  ; 0.144 ; 12.680   ; 3.103   ; 9.200               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.855 ; 7.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.807 ; 7.303 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.803 ; 7.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.783 ; 7.279 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.818 ; 7.314 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.773 ; 7.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.805 ; 7.301 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.815 ; 7.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.773 ; 7.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.800 ; 7.296 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.810 ; 7.306 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.828 ; 7.324 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.829 ; 7.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.808 ; 7.304 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.855 ; 7.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.837 ; 7.333 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.830 ; 7.326 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 6.779 ; 7.275 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 6.789 ; 7.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 6.794 ; 7.290 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 6.802 ; 7.298 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 6.792 ; 7.288 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 6.820 ; 7.316 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 6.789 ; 7.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 6.775 ; 7.271 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 6.770 ; 7.266 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 6.734 ; 7.230 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 6.764 ; 7.260 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 6.764 ; 7.260 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 6.743 ; 7.239 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 6.757 ; 7.253 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 6.773 ; 7.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 6.800 ; 7.296 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 3.850 ; 4.340 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 3.670 ; 4.138 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 3.850 ; 4.340 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 3.378 ; 3.928 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 3.223 ; 3.752 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 3.187 ; 3.719 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 3.093 ; 3.571 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 3.097 ; 3.613 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 2.813 ; 3.314 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 3.378 ; 3.928 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 3.025 ; 3.530 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 3.014 ; 3.510 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -4.602 ; -5.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -4.671 ; -5.380 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -4.666 ; -5.375 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -4.650 ; -5.359 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -4.680 ; -5.389 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -4.640 ; -5.349 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -4.669 ; -5.378 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -4.679 ; -5.388 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -4.642 ; -5.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -4.666 ; -5.375 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -4.676 ; -5.385 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -4.693 ; -5.402 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -4.695 ; -5.404 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -4.673 ; -5.382 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -4.721 ; -5.430 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -4.701 ; -5.410 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -4.696 ; -5.405 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -4.639 ; -5.348 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -4.650 ; -5.359 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -4.653 ; -5.362 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -4.662 ; -5.371 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -4.652 ; -5.361 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -4.681 ; -5.390 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -4.649 ; -5.358 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -4.636 ; -5.345 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -4.636 ; -5.345 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -4.602 ; -5.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -4.632 ; -5.341 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -4.632 ; -5.341 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -4.612 ; -5.321 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -4.620 ; -5.329 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -4.642 ; -5.351 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -4.664 ; -5.373 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -1.535 ; -2.293 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -1.535 ; -2.293 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.593 ; -2.353 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -1.212 ; -1.923 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -1.420 ; -2.164 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -1.393 ; -2.133 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -1.353 ; -2.088 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -1.341 ; -2.091 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -1.212 ; -1.923 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -1.443 ; -2.189 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -1.311 ; -2.047 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -1.289 ; -2.024 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.113  ; 0.882  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.092  ; 0.861  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.023  ; 0.792  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.870  ; 0.645  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.113  ; 0.882  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.033  ; 0.802  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.048  ; 0.817  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.906  ; 0.681  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.931  ; 0.706  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.051  ; 0.820  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.046  ; 0.815  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.943  ; 0.718  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.073  ; 0.842  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.058  ; 0.827  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 1.077  ; 0.846  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.880  ; 0.655  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.077  ; 0.846  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 1.039  ; 0.808  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 1.097  ; 0.866  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.135  ; 0.904  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.056  ; 0.825  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.101  ; 0.870  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.122  ; 0.891  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.106  ; 0.875  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.112  ; 0.881  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.119  ; 0.888  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.129  ; 0.898  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.132  ; 0.901  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.083  ; 0.852  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.093  ; 0.862  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.135  ; 0.904  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.053  ; 0.822  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.115  ; 0.884  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.128  ; 0.897  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.941  ; 0.716  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.113  ; 0.882  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.064  ; 0.833  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.054  ; 0.823  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.089  ; 0.858  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.081  ; 0.850  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.071  ; 0.840  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.042  ; 0.811  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.074  ; 0.843  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.048  ; 0.817  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.053  ; 0.822  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.091  ; 0.860  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.121  ; 0.890  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.121  ; 0.890  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.102  ; 0.871  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.088  ; 0.857  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.132  ; 0.901  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.124  ; 0.893  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.114  ; 0.883  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.114  ; 0.883  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.049  ; 0.818  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.074  ; 0.843  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.928  ; 0.703  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 1.056  ; 0.825  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 1.035  ; 0.804  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.290 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.365 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 6.848  ; 6.674  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 6.799  ; 6.625  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 6.802  ; 6.628  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 6.835  ; 6.661  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 6.848  ; 6.674  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 6.817  ; 6.643  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 6.845  ; 6.671  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 6.817  ; 6.643  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 6.845  ; 6.671  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -1.223 ; -1.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -1.076 ; -1.209 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -1.136 ; -1.269 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -1.223 ; -1.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -1.047 ; -1.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -1.126 ; -1.259 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -1.112 ; -1.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -1.187 ; -1.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -1.162 ; -1.274 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -1.107 ; -1.240 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -1.112 ; -1.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -1.153 ; -1.265 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -1.088 ; -1.221 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -1.213 ; -1.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -1.213 ; -1.325 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -1.082 ; -1.215 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -1.119 ; -1.252 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -1.062 ; -1.195 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -1.152 ; -1.264 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -1.059 ; -1.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -1.042 ; -1.175 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -1.052 ; -1.185 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -1.052 ; -1.185 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -1.041 ; -1.174 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -1.031 ; -1.164 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -1.036 ; -1.169 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -1.078 ; -1.211 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -1.068 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -1.025 ; -1.158 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -1.106 ; -1.239 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -1.045 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -1.032 ; -1.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -1.152 ; -1.264 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -1.048 ; -1.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; -1.091 ; -1.224 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; -1.065 ; -1.198 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; -1.074 ; -1.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; -1.084 ; -1.217 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; -1.112 ; -1.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; -1.081 ; -1.214 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; -1.107 ; -1.240 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; -1.108 ; -1.241 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; -1.075 ; -1.208 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; -1.045 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; -1.045 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; -1.066 ; -1.199 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; -1.073 ; -1.206 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; -1.036 ; -1.169 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; -1.037 ; -1.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -1.167 ; -1.279 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -1.047 ; -1.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -1.109 ; -1.242 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; -1.082 ; -1.215 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; -1.167 ; -1.279 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -1.102 ; -1.235 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -1.123 ; -1.256 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.894 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.947 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 3.536  ; 3.473  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 3.536  ; 3.473  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 3.537  ; 3.474  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 3.573  ; 3.510  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 3.587  ; 3.524  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 3.559  ; 3.496  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 3.588  ; 3.525  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 3.559  ; 3.496  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 3.588  ; 3.525  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1086       ; 0          ; 24       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30287      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 48222      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1086       ; 0          ; 24       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30287      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 48222      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 23       ; 0        ; 1        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 679      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 23       ; 0        ; 1        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 679      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Mar 08 11:40:54 2018
Info: Command: quartus_sta lab7 -c lab7
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab7.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab7.sdc(252): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(252): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(252): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab7.sdc(252): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(253): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at lab7.sdc(253): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(254): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at lab7.sdc(254): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(255): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at lab7.sdc(255): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(256): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab7.sdc(256): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(257): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at lab7.sdc(257): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(258): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at lab7.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(259): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.281               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     7.610               0.000 main_clk_50 
    Info (332119):    46.962               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 main_clk_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 12.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.680               0.000 main_clk_50 
    Info (332119):    14.403               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.272               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.154               0.000 altera_reserved_tck 
    Info (332119):     4.459               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     6.015               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.555               0.000 main_clk_50 
    Info (332119):     9.707               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.549               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.298 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.797               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     8.559               0.000 main_clk_50 
    Info (332119):    47.371               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 main_clk_50 
    Info (332119):     0.353               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.275               0.000 main_clk_50 
    Info (332119):    14.893               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.542               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.057               0.000 altera_reserved_tck 
    Info (332119):     3.967               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     5.396               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.560               0.000 main_clk_50 
    Info (332119):     9.708               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.479               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.882 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.336               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    13.822               0.000 main_clk_50 
    Info (332119):    48.828               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 main_clk_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 16.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.068               0.000 main_clk_50 
    Info (332119):    17.030               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.487               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.549               0.000 altera_reserved_tck 
    Info (332119):     2.258               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     3.103               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.200               0.000 main_clk_50 
    Info (332119):     9.779               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.303               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.746 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 866 megabytes
    Info: Processing ended: Thu Mar 08 11:41:01 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


