<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1273' ll='1277' type='bool llvm::TargetInstrInfo::areLoadsFromSameBasePtr(llvm::SDNode * Load1, llvm::SDNode * Load2, int64_t &amp; Offset1, int64_t &amp; Offset2) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1269'>/// This is used by the pre-regalloc scheduler to determine if two loads are
  /// loading from the same base address. It should only return true if the base
  /// pointers are the same and the only differences between the two addresses
  /// are the offset. It also returns the offsets by reference.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='244' u='c' c='_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='126' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1924' c='_ZNK4llvm16ARMBaseInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6539' c='_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
