{
  "module_name": "igc_defines.h",
  "hash_id": "2b1b4a4aa66149f75019fa134d498c6eb0b272cc09263db238155b6487a78373",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/igc/igc_defines.h",
  "human_readable_source": " \n \n\n#ifndef _IGC_DEFINES_H_\n#define _IGC_DEFINES_H_\n\n \n#define REQ_TX_DESCRIPTOR_MULTIPLE\t8\n#define REQ_RX_DESCRIPTOR_MULTIPLE\t8\n\n#define IGC_CTRL_EXT_SDP2_DIR\t0x00000400  \n#define IGC_CTRL_EXT_SDP3_DIR\t0x00000800  \n#define IGC_CTRL_EXT_DRV_LOAD\t0x10000000  \n\n \n \n#define IGC_WUC_PME_EN\t0x00000002  \n\n \n#define IGC_WUFC_LNKC\t\t0x00000001  \n#define IGC_WUFC_MAG\t\t0x00000002  \n#define IGC_WUFC_EX\t\t0x00000004  \n#define IGC_WUFC_MC\t\t0x00000008  \n#define IGC_WUFC_BC\t\t0x00000010  \n#define IGC_WUFC_FLEX_HQ\tBIT(14)\t    \n#define IGC_WUFC_FLX0\t\tBIT(16)\t    \n#define IGC_WUFC_FLX1\t\tBIT(17)\t    \n#define IGC_WUFC_FLX2\t\tBIT(18)\t    \n#define IGC_WUFC_FLX3\t\tBIT(19)\t    \n#define IGC_WUFC_FLX4\t\tBIT(20)\t    \n#define IGC_WUFC_FLX5\t\tBIT(21)\t    \n#define IGC_WUFC_FLX6\t\tBIT(22)\t    \n#define IGC_WUFC_FLX7\t\tBIT(23)\t    \n\n#define IGC_WUFC_FILTER_MASK GENMASK(23, 14)\n\n#define IGC_CTRL_ADVD3WUC\t0x00100000   \n\n \n#define IGC_WUS_EX\t0x00000004  \n#define IGC_WUS_ARPD\t0x00000020  \n#define IGC_WUS_IPV4\t0x00000040  \n#define IGC_WUS_IPV6\t0x00000080  \n#define IGC_WUS_NSD\t0x00000400  \n\n \n#define WAKE_PKT_WUS ( \\\n\tIGC_WUS_EX   | \\\n\tIGC_WUS_ARPD | \\\n\tIGC_WUS_IPV4 | \\\n\tIGC_WUS_IPV6 | \\\n\tIGC_WUS_NSD)\n\n \n#define IGC_WUPL_MASK\t0x00000FFF\n\n \n#define IGC_WUPM_BYTES\t128\n\n \n#define IGC_WUFC_EXT_FLX8\tBIT(8)\t \n#define IGC_WUFC_EXT_FLX9\tBIT(9)\t \n#define IGC_WUFC_EXT_FLX10\tBIT(10)\t \n#define IGC_WUFC_EXT_FLX11\tBIT(11)\t \n#define IGC_WUFC_EXT_FLX12\tBIT(12)\t \n#define IGC_WUFC_EXT_FLX13\tBIT(13)\t \n#define IGC_WUFC_EXT_FLX14\tBIT(14)\t \n#define IGC_WUFC_EXT_FLX15\tBIT(15)\t \n#define IGC_WUFC_EXT_FLX16\tBIT(16)\t \n#define IGC_WUFC_EXT_FLX17\tBIT(17)\t \n#define IGC_WUFC_EXT_FLX18\tBIT(18)\t \n#define IGC_WUFC_EXT_FLX19\tBIT(19)\t \n#define IGC_WUFC_EXT_FLX20\tBIT(20)\t \n#define IGC_WUFC_EXT_FLX21\tBIT(21)\t \n#define IGC_WUFC_EXT_FLX22\tBIT(22)\t \n#define IGC_WUFC_EXT_FLX23\tBIT(23)\t \n#define IGC_WUFC_EXT_FLX24\tBIT(24)\t \n#define IGC_WUFC_EXT_FLX25\tBIT(25)\t \n#define IGC_WUFC_EXT_FLX26\tBIT(26)\t \n#define IGC_WUFC_EXT_FLX27\tBIT(27)\t \n#define IGC_WUFC_EXT_FLX28\tBIT(28)\t \n#define IGC_WUFC_EXT_FLX29\tBIT(29)\t \n#define IGC_WUFC_EXT_FLX30\tBIT(30)\t \n#define IGC_WUFC_EXT_FLX31\tBIT(31)\t \n\n#define IGC_WUFC_EXT_FILTER_MASK GENMASK(31, 8)\n\n \n#define COPPER_LINK_UP_LIMIT\t\t10\n#define PHY_AUTO_NEG_LIMIT\t\t45\n\n \n#define MASTER_DISABLE_TIMEOUT\t\t800\n \n#define IGC_CTRL_GIO_MASTER_DISABLE\t0x00000004\n \n#define IGC_STATUS_GIO_MASTER_ENABLE\t0x00080000\n\n \n#define IGC_RAH_RAH_MASK\t0x0000FFFF\n#define IGC_RAH_ASEL_MASK\t0x00030000\n#define IGC_RAH_ASEL_SRC_ADDR\tBIT(16)\n#define IGC_RAH_QSEL_MASK\t0x000C0000\n#define IGC_RAH_QSEL_SHIFT\t18\n#define IGC_RAH_QSEL_ENABLE\tBIT(28)\n#define IGC_RAH_AV\t\t0x80000000  \n\n#define IGC_RAL_MAC_ADDR_LEN\t4\n#define IGC_RAH_MAC_ADDR_LEN\t2\n\n \n#define IGC_SUCCESS\t\t\t0\n#define IGC_ERR_NVM\t\t\t1\n#define IGC_ERR_PHY\t\t\t2\n#define IGC_ERR_CONFIG\t\t\t3\n#define IGC_ERR_PARAM\t\t\t4\n#define IGC_ERR_MAC_INIT\t\t5\n#define IGC_ERR_RESET\t\t\t9\n#define IGC_ERR_MASTER_REQUESTS_PENDING\t10\n#define IGC_ERR_BLK_PHY_RESET\t\t12\n#define IGC_ERR_SWFW_SYNC\t\t13\n\n \n#define IGC_CTRL_RST\t\t0x04000000   \n\n#define IGC_CTRL_PHY_RST\t0x80000000   \n#define IGC_CTRL_SLU\t\t0x00000040   \n#define IGC_CTRL_FRCSPD\t\t0x00000800   \n#define IGC_CTRL_FRCDPX\t\t0x00001000   \n#define IGC_CTRL_VME\t\t0x40000000   \n\n#define IGC_CTRL_RFCE\t\t0x08000000   \n#define IGC_CTRL_TFCE\t\t0x10000000   \n\n#define IGC_CTRL_SDP0_DIR\t0x00400000   \n#define IGC_CTRL_SDP1_DIR\t0x00800000   \n\n \n#define MAX_JUMBO_FRAME_SIZE\t0x2600\n\n \n#define IGC_PBA_34K\t\t0x0022\n\n \n#define IGC_SWSM_SMBI\t\t0x00000001  \n#define IGC_SWSM_SWESMBI\t0x00000002  \n\n \n#define IGC_SWFW_EEP_SM\t\t0x1\n#define IGC_SWFW_PHY0_SM\t0x2\n\n \n#define NWAY_AR_10T_HD_CAPS\t0x0020    \n#define NWAY_AR_10T_FD_CAPS\t0x0040    \n#define NWAY_AR_100TX_HD_CAPS\t0x0080    \n#define NWAY_AR_100TX_FD_CAPS\t0x0100    \n#define NWAY_AR_PAUSE\t\t0x0400    \n#define NWAY_AR_ASM_DIR\t\t0x0800    \n\n \n#define NWAY_LPAR_PAUSE\t\t0x0400  \n#define NWAY_LPAR_ASM_DIR\t0x0800  \n\n \n#define CR_1000T_HD_CAPS\t0x0100  \n#define CR_1000T_FD_CAPS\t0x0200  \n\n \n#define SR_1000T_REMOTE_RX_STATUS\t0x1000  \n\n \n#define STANDARD_AN_REG_MASK\t0x0007  \n#define ANEG_MULTIGBT_AN_CTRL\t0x0020  \n#define MMD_DEVADDR_SHIFT\t16      \n#define CR_2500T_FD_CAPS\t0x0080  \n\n \n \n#define AUTO_READ_DONE_TIMEOUT\t\t10\n#define IGC_EECD_AUTO_RD\t\t0x00000200   \n#define IGC_EECD_REQ\t\t0x00000040  \n#define IGC_EECD_GNT\t\t0x00000080  \n \n#define IGC_EECD_ADDR_BITS\t\t0x00000400\n#define IGC_NVM_GRANT_ATTEMPTS\t\t1000  \n#define IGC_EECD_SIZE_EX_MASK\t\t0x00007800   \n#define IGC_EECD_SIZE_EX_SHIFT\t\t11\n#define IGC_EECD_FLUPD_I225\t\t0x00800000  \n#define IGC_EECD_FLUDONE_I225\t\t0x04000000  \n#define IGC_EECD_FLASH_DETECTED_I225\t0x00080000  \n#define IGC_FLUDONE_ATTEMPTS\t\t20000\n#define IGC_EERD_EEWR_MAX_COUNT\t\t512  \n\n \n#define IGC_NVM_RW_REG_DATA\t16\n#define IGC_NVM_RW_REG_DONE\t2     \n#define IGC_NVM_RW_REG_START\t1     \n#define IGC_NVM_RW_ADDR_SHIFT\t2     \n#define IGC_NVM_POLL_READ\t0     \n#define IGC_NVM_DEV_STARTER\t5     \n\n \n#define NVM_CHECKSUM_REG\t\t0x003F\n\n \n#define NVM_SUM\t\t\t\t0xBABA\n#define NVM_WORD_SIZE_BASE_SHIFT\t6\n\n \n#define IGC_COLLISION_THRESHOLD\t\t15\n#define IGC_CT_SHIFT\t\t\t4\n#define IGC_COLLISION_DISTANCE\t\t63\n#define IGC_COLD_SHIFT\t\t\t12\n\n \n#define IGC_STATUS_FD\t\t0x00000001       \n#define IGC_STATUS_LU\t\t0x00000002       \n#define IGC_STATUS_FUNC_MASK\t0x0000000C       \n#define IGC_STATUS_FUNC_SHIFT\t2\n#define IGC_STATUS_TXOFF\t0x00000010       \n#define IGC_STATUS_SPEED_100\t0x00000040       \n#define IGC_STATUS_SPEED_1000\t0x00000080       \n#define IGC_STATUS_SPEED_2500\t0x00400000\t \n\n#define SPEED_10\t\t10\n#define SPEED_100\t\t100\n#define SPEED_1000\t\t1000\n#define SPEED_2500\t\t2500\n#define HALF_DUPLEX\t\t1\n#define FULL_DUPLEX\t\t2\n\n \n#define ADVERTISE_10_HALF\t\t0x0001\n#define ADVERTISE_10_FULL\t\t0x0002\n#define ADVERTISE_100_HALF\t\t0x0004\n#define ADVERTISE_100_FULL\t\t0x0008\n#define ADVERTISE_1000_HALF\t\t0x0010  \n#define ADVERTISE_1000_FULL\t\t0x0020\n#define ADVERTISE_2500_HALF\t\t0x0040  \n#define ADVERTISE_2500_FULL\t\t0x0080\n\n#define IGC_ALL_SPEED_DUPLEX_2500 ( \\\n\tADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \\\n\tADVERTISE_100_FULL | ADVERTISE_1000_FULL | ADVERTISE_2500_FULL)\n\n#define AUTONEG_ADVERTISE_SPEED_DEFAULT_2500\tIGC_ALL_SPEED_DUPLEX_2500\n\n \n#define IGC_ICR_TXDW\t\tBIT(0)\t \n#define IGC_ICR_TXQE\t\tBIT(1)\t \n#define IGC_ICR_LSC\t\tBIT(2)\t \n#define IGC_ICR_RXSEQ\t\tBIT(3)\t \n#define IGC_ICR_RXDMT0\t\tBIT(4)\t \n#define IGC_ICR_RXO\t\tBIT(6)\t \n#define IGC_ICR_RXT0\t\tBIT(7)\t \n#define IGC_ICR_TS\t\tBIT(19)\t \n#define IGC_ICR_DRSTA\t\tBIT(30)\t \n\n \n#define IGC_ICR_INT_ASSERTED\tBIT(31)\n\n#define IGC_ICS_RXT0\t\tIGC_ICR_RXT0  \n\n#define IMS_ENABLE_MASK ( \\\n\tIGC_IMS_RXT0   |    \\\n\tIGC_IMS_TXDW   |    \\\n\tIGC_IMS_RXDMT0 |    \\\n\tIGC_IMS_RXSEQ  |    \\\n\tIGC_IMS_LSC)\n\n \n#define IGC_IMS_TXDW\t\tIGC_ICR_TXDW\t \n#define IGC_IMS_RXSEQ\t\tIGC_ICR_RXSEQ\t \n#define IGC_IMS_LSC\t\tIGC_ICR_LSC\t \n#define IGC_IMS_DOUTSYNC\tIGC_ICR_DOUTSYNC  \n#define IGC_IMS_DRSTA\t\tIGC_ICR_DRSTA\t \n#define IGC_IMS_RXT0\t\tIGC_ICR_RXT0\t \n#define IGC_IMS_RXDMT0\t\tIGC_ICR_RXDMT0\t \n#define IGC_IMS_TS\t\tIGC_ICR_TS\t \n\n#define IGC_QVECTOR_MASK\t0x7FFC\t\t \n#define IGC_ITR_VAL_MASK\t0x04\t\t \n\n \n#define IGC_ICS_LSC\t\tIGC_ICR_LSC        \n#define IGC_ICS_RXDMT0\t\tIGC_ICR_RXDMT0     \n\n#define IGC_ICR_DOUTSYNC\t0x10000000  \n#define IGC_EITR_CNT_IGNR\t0x80000000  \n#define IGC_IVAR_VALID\t\t0x80\n#define IGC_GPIE_NSICR\t\t0x00000001\n#define IGC_GPIE_MSIX_MODE\t0x00000010\n#define IGC_GPIE_EIAME\t\t0x40000000\n#define IGC_GPIE_PBA\t\t0x80000000\n\n \n#define IGC_RXD_STAT_DD\t\t0x01     \n\n \n#define IGC_TXD_DTYP_D\t\t0x00100000  \n#define IGC_TXD_DTYP_C\t\t0x00000000  \n#define IGC_TXD_POPTS_IXSM\t0x01        \n#define IGC_TXD_POPTS_TXSM\t0x02        \n#define IGC_TXD_CMD_EOP\t\t0x01000000  \n#define IGC_TXD_CMD_IC\t\t0x04000000  \n#define IGC_TXD_CMD_DEXT\t0x20000000  \n#define IGC_TXD_CMD_VLE\t\t0x40000000  \n#define IGC_TXD_STAT_DD\t\t0x00000001  \n#define IGC_TXD_CMD_TCP\t\t0x01000000  \n#define IGC_TXD_CMD_IP\t\t0x02000000  \n#define IGC_TXD_CMD_TSE\t\t0x04000000  \n#define IGC_TXD_EXTCMD_TSTAMP\t0x00000010  \n\n \n#define IGC_ADVTXD_L4LEN_SHIFT\t8   \n#define IGC_ADVTXD_MSS_SHIFT\t16  \n\n#define IGC_ADVTXD_TSN_CNTX_FIRST\t0x00000080\n\n \n#define IGC_TCTL_EN\t\t0x00000002  \n#define IGC_TCTL_PSP\t\t0x00000008  \n#define IGC_TCTL_CT\t\t0x00000ff0  \n#define IGC_TCTL_COLD\t\t0x003ff000  \n#define IGC_TCTL_RTLC\t\t0x01000000  \n\n \n#define FLOW_CONTROL_ADDRESS_LOW\t0x00C28001\n#define FLOW_CONTROL_ADDRESS_HIGH\t0x00000100\n#define FLOW_CONTROL_TYPE\t\t0x8808\n \n#define IGC_FCRTL_XONE\t\t\t0x80000000\n\n \n#define IGC_MANC_RCV_TCO_EN\t0x00020000  \n#define IGC_MANC_BLK_PHY_RST_ON_IDE\t0x00040000  \n\n \n#define IGC_RCTL_RST\t\t0x00000001  \n#define IGC_RCTL_EN\t\t0x00000002  \n#define IGC_RCTL_SBP\t\t0x00000004  \n#define IGC_RCTL_UPE\t\t0x00000008  \n#define IGC_RCTL_MPE\t\t0x00000010  \n#define IGC_RCTL_LPE\t\t0x00000020  \n#define IGC_RCTL_LBM_MAC\t0x00000040  \n#define IGC_RCTL_LBM_TCVR\t0x000000C0  \n\n#define IGC_RCTL_RDMTS_HALF\t0x00000000  \n#define IGC_RCTL_BAM\t\t0x00008000  \n\n \n#define IGC_SRRCTL_TIMESTAMP\t\t0x40000000\n#define IGC_SRRCTL_TIMER1SEL(timer)\t(((timer) & 0x3) << 14)\n#define IGC_SRRCTL_TIMER0SEL(timer)\t(((timer) & 0x3) << 17)\n\n \n#define IGC_RXD_STAT_EOP\t0x02\t \n#define IGC_RXD_STAT_IXSM\t0x04\t \n#define IGC_RXD_STAT_UDPCS\t0x10\t \n#define IGC_RXD_STAT_TCPCS\t0x20\t \n#define IGC_RXD_STAT_VP\t\t0x08\t \n\n#define IGC_RXDEXT_STATERR_LB\t0x00040000\n\n \n#define IGC_RXDADV_STAT_TSIP\t0x08000  \n\n#define IGC_RXDEXT_STATERR_L4E\t\t0x20000000\n#define IGC_RXDEXT_STATERR_IPE\t\t0x40000000\n#define IGC_RXDEXT_STATERR_RXE\t\t0x80000000\n\n#define IGC_MRQC_RSS_FIELD_IPV4_TCP\t0x00010000\n#define IGC_MRQC_RSS_FIELD_IPV4\t\t0x00020000\n#define IGC_MRQC_RSS_FIELD_IPV6_TCP_EX\t0x00040000\n#define IGC_MRQC_RSS_FIELD_IPV6\t\t0x00100000\n#define IGC_MRQC_RSS_FIELD_IPV6_TCP\t0x00200000\n\n \n#define IGC_RFCTL_IPV6_EX_DIS\t0x00010000\n#define IGC_RFCTL_LEF\t\t0x00040000\n\n#define IGC_RCTL_SZ_256\t\t0x00030000  \n\n#define IGC_RCTL_MO_SHIFT\t12  \n#define IGC_RCTL_CFIEN\t\t0x00080000  \n#define IGC_RCTL_DPF\t\t0x00400000  \n#define IGC_RCTL_PMCF\t\t0x00800000  \n#define IGC_RCTL_SECRC\t\t0x04000000  \n\n#define I225_RXPBSIZE_DEFAULT\t0x000000A2  \n#define I225_TXPBSIZE_DEFAULT\t0x04000014  \n#define IGC_RXPBS_CFG_TS_EN\t0x80000000  \n\n#define IGC_TXPBSIZE_TSN\t0x04145145  \n\n#define IGC_DTXMXPKTSZ_TSN\t0x19  \n#define IGC_DTXMXPKTSZ_DEFAULT\t0x98  \n\n \n \n#define IGC_TXOFFSET_SPEED_10\t0x000034BC\n#define IGC_TXOFFSET_SPEED_100\t0x00000578\n#define IGC_TXOFFSET_SPEED_1000\t0x0000012C\n#define IGC_TXOFFSET_SPEED_2500\t0x00000578\n\n \n#define IGC_TSICR_SYS_WRAP\tBIT(0)  \n#define IGC_TSICR_TXTS\t\tBIT(1)  \n#define IGC_TSICR_TT0\t\tBIT(3)  \n#define IGC_TSICR_TT1\t\tBIT(4)  \n#define IGC_TSICR_AUTT0\t\tBIT(5)  \n#define IGC_TSICR_AUTT1\t\tBIT(6)  \n\n#define IGC_TSICR_INTERRUPTS\tIGC_TSICR_TXTS\n\n#define IGC_FTQF_VF_BP\t\t0x00008000\n#define IGC_FTQF_1588_TIME_STAMP\t0x08000000\n#define IGC_FTQF_MASK\t\t\t0xF0000000\n#define IGC_FTQF_MASK_PROTO_BP\t0x10000000\n\n \n#define IGC_TSYNCRXCTL_TYPE_MASK\t0x0000000E   \n#define IGC_TSYNCRXCTL_TYPE_L2_V2\t0x00\n#define IGC_TSYNCRXCTL_TYPE_L4_V1\t0x02\n#define IGC_TSYNCRXCTL_TYPE_L2_L4_V2\t0x04\n#define IGC_TSYNCRXCTL_TYPE_ALL\t\t0x08\n#define IGC_TSYNCRXCTL_TYPE_EVENT_V2\t0x0A\n#define IGC_TSYNCRXCTL_ENABLED\t\t0x00000010   \n#define IGC_TSYNCRXCTL_SYSCFI\t\t0x00000020   \n#define IGC_TSYNCRXCTL_RXSYNSIG\t\t0x00000400   \n\n \n#define IGC_TSYNCRXCFG_PTP_V1_CTRLT_MASK\t0x000000FF\n#define IGC_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE\t0x00\n#define IGC_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE\t0x01\n\n \n#define IGC_IMIR_CLEAR_MASK\t0xF001FFFF  \n#define IGC_IMIR_PORT_BYPASS\t0x20000  \n#define IGC_IMIR_PRIORITY_SHIFT\t29  \n#define IGC_IMIREXT_CLEAR_MASK\t0x7FFFF  \n\n \n#define IGC_IMIREXT_CTRL_BP\t0x00080000   \n#define IGC_IMIREXT_SIZE_BP\t0x00001000   \n\n \n#define IGC_TSYNCTXCTL_TXTT_0\t\t\t0x00000001   \n#define IGC_TSYNCTXCTL_TXTT_1\t\t\t0x00000002   \n#define IGC_TSYNCTXCTL_TXTT_2\t\t\t0x00000004   \n#define IGC_TSYNCTXCTL_TXTT_3\t\t\t0x00000008   \n#define IGC_TSYNCTXCTL_ENABLED\t\t\t0x00000010   \n#define IGC_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK\t0x0000F000   \n#define IGC_TSYNCTXCTL_SYNC_COMP_ERR\t\t0x20000000   \n#define IGC_TSYNCTXCTL_SYNC_COMP\t\t0x40000000   \n#define IGC_TSYNCTXCTL_START_SYNC\t\t0x80000000   \n#define IGC_TSYNCTXCTL_TXSYNSIG\t\t\t0x00000020   \n\n#define IGC_TSYNCTXCTL_TXTT_ANY ( \\\n\t\tIGC_TSYNCTXCTL_TXTT_0 | IGC_TSYNCTXCTL_TXTT_1 | \\\n\t\tIGC_TSYNCTXCTL_TXTT_2 | IGC_TSYNCTXCTL_TXTT_3)\n\n \n#define IGC_AUX_IO_TIMER_SEL_SYSTIM0\t(0u << 30)  \n#define IGC_AUX_IO_TIMER_SEL_SYSTIM1\t(1u << 30)  \n#define IGC_AUX_IO_TIMER_SEL_SYSTIM2\t(2u << 30)  \n#define IGC_AUX_IO_TIMER_SEL_SYSTIM3\t(3u << 30)  \n#define IGC_TT_IO_TIMER_SEL_SYSTIM0\t(0u << 30)  \n#define IGC_TT_IO_TIMER_SEL_SYSTIM1\t(1u << 30)  \n#define IGC_TT_IO_TIMER_SEL_SYSTIM2\t(2u << 30)  \n#define IGC_TT_IO_TIMER_SEL_SYSTIM3\t(3u << 30)  \n\n \n#define IGC_TSAUXC_EN_TT0\tBIT(0)   \n#define IGC_TSAUXC_EN_TT1\tBIT(1)   \n#define IGC_TSAUXC_EN_CLK0\tBIT(2)   \n#define IGC_TSAUXC_ST0\t\tBIT(4)   \n#define IGC_TSAUXC_EN_CLK1\tBIT(5)   \n#define IGC_TSAUXC_ST1\t\tBIT(7)   \n#define IGC_TSAUXC_EN_TS0\tBIT(8)   \n#define IGC_TSAUXC_AUTT0\tBIT(9)   \n#define IGC_TSAUXC_EN_TS1\tBIT(10)  \n#define IGC_TSAUXC_AUTT1\tBIT(11)  \n#define IGC_TSAUXC_PLSG\t\tBIT(17)  \n#define IGC_TSAUXC_DISABLE1\tBIT(27)  \n#define IGC_TSAUXC_DISABLE2\tBIT(28)  \n#define IGC_TSAUXC_DISABLE3\tBIT(29)  \n#define IGC_TSAUXC_DIS_TS_CLEAR\tBIT(30)  \n#define IGC_TSAUXC_DISABLE0\tBIT(31)  \n\n \n#define IGC_AUX0_SEL_SDP0\t(0u << 0)   \n#define IGC_AUX0_SEL_SDP1\t(1u << 0)   \n#define IGC_AUX0_SEL_SDP2\t(2u << 0)   \n#define IGC_AUX0_SEL_SDP3\t(3u << 0)   \n#define IGC_AUX0_TS_SDP_EN\t(1u << 2)   \n#define IGC_AUX1_SEL_SDP0\t(0u << 3)   \n#define IGC_AUX1_SEL_SDP1\t(1u << 3)   \n#define IGC_AUX1_SEL_SDP2\t(2u << 3)   \n#define IGC_AUX1_SEL_SDP3\t(3u << 3)   \n#define IGC_AUX1_TS_SDP_EN\t(1u << 5)   \n#define IGC_TS_SDP0_SEL_TT0\t(0u << 6)   \n#define IGC_TS_SDP0_SEL_TT1\t(1u << 6)   \n#define IGC_TS_SDP0_SEL_FC0\t(2u << 6)   \n#define IGC_TS_SDP0_SEL_FC1\t(3u << 6)   \n#define IGC_TS_SDP0_EN\t\t(1u << 8)   \n#define IGC_TS_SDP1_SEL_TT0\t(0u << 9)   \n#define IGC_TS_SDP1_SEL_TT1\t(1u << 9)   \n#define IGC_TS_SDP1_SEL_FC0\t(2u << 9)   \n#define IGC_TS_SDP1_SEL_FC1\t(3u << 9)   \n#define IGC_TS_SDP1_EN\t\t(1u << 11)  \n#define IGC_TS_SDP2_SEL_TT0\t(0u << 12)  \n#define IGC_TS_SDP2_SEL_TT1\t(1u << 12)  \n#define IGC_TS_SDP2_SEL_FC0\t(2u << 12)  \n#define IGC_TS_SDP2_SEL_FC1\t(3u << 12)  \n#define IGC_TS_SDP2_EN\t\t(1u << 14)  \n#define IGC_TS_SDP3_SEL_TT0\t(0u << 15)  \n#define IGC_TS_SDP3_SEL_TT1\t(1u << 15)  \n#define IGC_TS_SDP3_SEL_FC0\t(2u << 15)  \n#define IGC_TS_SDP3_SEL_FC1\t(3u << 15)  \n#define IGC_TS_SDP3_EN\t\t(1u << 17)  \n\n \n#define IGC_TQAVCTRL_TRANSMIT_MODE_TSN\t0x00000001\n#define IGC_TQAVCTRL_ENHANCED_QAV\t0x00000008\n#define IGC_TQAVCTRL_FUTSCDDIS\t\t0x00000080\n\n#define IGC_TXQCTL_QUEUE_MODE_LAUNCHT\t0x00000001\n#define IGC_TXQCTL_STRICT_CYCLE\t\t0x00000002\n#define IGC_TXQCTL_STRICT_END\t\t0x00000004\n#define IGC_TXQCTL_QAV_SEL_MASK\t\t0x000000C0\n#define IGC_TXQCTL_QAV_SEL_CBS0\t\t0x00000080\n#define IGC_TXQCTL_QAV_SEL_CBS1\t\t0x000000C0\n\n#define IGC_TQAVCC_IDLESLOPE_MASK\t0xFFFF\n#define IGC_TQAVCC_KEEP_CREDITS\t\tBIT(30)\n\n#define IGC_MAX_SR_QUEUES\t\t2\n\n \n#define IGC_RXCSUM_CRCOFL\t0x00000800    \n#define IGC_RXCSUM_PCSD\t\t0x00002000    \n\n \n#define IGC_PTM_CTRL_START_NOW\tBIT(29)  \n#define IGC_PTM_CTRL_EN\t\tBIT(30)  \n#define IGC_PTM_CTRL_TRIG\tBIT(31)  \n#define IGC_PTM_CTRL_SHRT_CYC(usec)\t(((usec) & 0x3f) << 2)\n#define IGC_PTM_CTRL_PTM_TO(usec)\t(((usec) & 0xff) << 8)\n\n#define IGC_PTM_SHORT_CYC_DEFAULT\t1    \n#define IGC_PTM_CYC_TIME_DEFAULT\t5    \n#define IGC_PTM_TIMEOUT_DEFAULT\t\t255  \n\n \n#define IGC_PCIE_DIG_DELAY_DEFAULT\t0x01440000\n\n \n#define IGC_PCIE_PHY_DELAY_DEFAULT\t0x40900000\n\n#define IGC_TIMADJ_ADJUST_METH\t\t0x40000000\n\n \n#define IGC_PTM_STAT_VALID\t\tBIT(0)  \n#define IGC_PTM_STAT_RET_ERR\t\tBIT(1)  \n#define IGC_PTM_STAT_BAD_PTM_RES\tBIT(2)  \n#define IGC_PTM_STAT_T4M1_OVFL\t\tBIT(3)  \n#define IGC_PTM_STAT_ADJUST_1ST\t\tBIT(4)  \n#define IGC_PTM_STAT_ADJUST_CYC\t\tBIT(5)  \n\n \n#define IGC_PTM_CYCLE_CTRL_CYC_TIME(msec)\t((msec) & 0x3ff)  \n#define IGC_PTM_CYCLE_CTRL_AUTO_CYC_EN\t\tBIT(31)  \n\n \n#define GPY_MMD_MASK\t\t0xFFFF0000\n#define GPY_MMD_SHIFT\t\t16\n#define GPY_REG_MASK\t\t0x0000FFFF\n\n#define IGC_MMDAC_FUNC_DATA\t0x4000  \n\n \n#define IGC_FACTPS_MNGCG\t0x20000000\n#define IGC_FWSM_MODE_MASK\t0xE\n#define IGC_FWSM_MODE_SHIFT\t1\n\n \n#define IGC_MANC_SMBUS_EN\t0x00000001  \n#define IGC_MANC_ASF_EN\t\t0x00000002  \n\n \n#define PHY_REVISION_MASK\t0xFFFFFFF0\n#define MAX_PHY_REG_ADDRESS\t0x1F   \n#define IGC_GEN_POLL_TIMEOUT\t1920\n\n \n#define MII_CR_RESTART_AUTO_NEG\t0x0200   \n#define MII_CR_POWER_DOWN\t0x0800   \n#define MII_CR_AUTO_NEG_EN\t0x1000   \n\n \n#define MII_SR_LINK_STATUS\t0x0004  \n#define MII_SR_AUTONEG_COMPLETE\t0x0020  \n#define IGC_PHY_RST_COMP\t0x0100  \n\n \n \n#define PHY_CONTROL\t\t0x00  \n#define PHY_STATUS\t\t0x01  \n#define PHY_ID1\t\t\t0x02  \n#define PHY_ID2\t\t\t0x03  \n#define PHY_AUTONEG_ADV\t\t0x04  \n#define PHY_LP_ABILITY\t\t0x05  \n#define PHY_1000T_CTRL\t\t0x09  \n#define PHY_1000T_STATUS\t0x0A  \n\n \n#define IGC_MDIC_DATA_MASK\t0x0000FFFF\n#define IGC_MDIC_REG_MASK\t0x001F0000\n#define IGC_MDIC_REG_SHIFT\t16\n#define IGC_MDIC_PHY_MASK\t0x03E00000\n#define IGC_MDIC_PHY_SHIFT\t21\n#define IGC_MDIC_OP_WRITE\t0x04000000\n#define IGC_MDIC_OP_READ\t0x08000000\n#define IGC_MDIC_READY\t\t0x10000000\n#define IGC_MDIC_ERROR\t\t0x40000000\n\n#define IGC_N0_QUEUE\t\t-1\n\n#define IGC_MAX_MAC_HDR_LEN\t127\n#define IGC_MAX_NETWORK_HDR_LEN\t511\n\n#define IGC_VLANPQF_QSEL(_n, q_idx) ((q_idx) << ((_n) * 4))\n#define IGC_VLANPQF_VALID(_n)\t(0x1 << (3 + (_n) * 4))\n#define IGC_VLANPQF_QUEUE_MASK\t0x03\n\n#define IGC_ADVTXD_MACLEN_SHIFT\t\t9   \n#define IGC_ADVTXD_TUCMD_IPV4\t\t0x00000400   \n#define IGC_ADVTXD_TUCMD_L4T_TCP\t0x00000800   \n#define IGC_ADVTXD_TUCMD_L4T_SCTP\t0x00001000  \n\n \n#define MAX_MTA_REG\t\t\t128\n\n \n#define IGC_IPCNFG_EEE_2_5G_AN\t\t0x00000010  \n#define IGC_IPCNFG_EEE_1G_AN\t\t0x00000008  \n#define IGC_IPCNFG_EEE_100M_AN\t\t0x00000004  \n#define IGC_EEER_EEE_NEG\t\t0x20000000  \n#define IGC_EEER_TX_LPI_EN\t\t0x00010000  \n#define IGC_EEER_RX_LPI_EN\t\t0x00020000  \n#define IGC_EEER_LPI_FC\t\t\t0x00040000  \n#define IGC_EEE_SU_LPI_CLK_STP\t\t0x00800000  \n\n \n#define IGC_LTRC_EEEMS_EN\t\t0x00000020  \n#define IGC_RXPBS_SIZE_I225_MASK\t0x0000003F  \n#define IGC_TW_SYSTEM_1000_MASK\t\t0x000000FF\n \n#define IGC_TW_SYSTEM_100_MASK\t\t0x0000FF00\n#define IGC_TW_SYSTEM_100_SHIFT\t\t8\n \n#define IGC_LTRMINV_SCALE_1024\t\t2\n \n#define IGC_LTRMINV_SCALE_32768\t\t3\n \n#define IGC_LTRMAXV_SCALE_1024\t\t2\n \n#define IGC_LTRMAXV_SCALE_32768\t\t3\n#define IGC_LTRMINV_LTRV_MASK\t\t0x000003FF  \n#define IGC_LTRMAXV_LTRV_MASK\t\t0x000003FF  \n#define IGC_LTRMINV_LSNP_REQ\t\t0x00008000  \n#define IGC_LTRMINV_SCALE_SHIFT\t\t10\n#define IGC_LTRMAXV_LSNP_REQ\t\t0x00008000  \n#define IGC_LTRMAXV_SCALE_SHIFT\t\t10\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}