HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd'.||Ux2FPGA.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/44||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Ux2FPGA.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/46||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/94||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/96||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/98||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/100||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/102||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/104||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/108||Ux2FPGA_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/150||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/152||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/154||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/156||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/158||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/160||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/164||Ux2FPGA_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||Ux2FPGA.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/201||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||Ux2FPGA.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/202||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/205||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/206||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||Ux2FPGA.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/231||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/233||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/234||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/235||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/236||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/237||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/238||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/239||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/240||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/241||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/242||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||Ux2FPGA.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/260||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||Ux2FPGA.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/299||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Ux2FPGA.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/395||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/438||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/439||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/440||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/441||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/442||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/443||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/444||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/445||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/446||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/447||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/448||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/449||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/450||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/451||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/452||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/453||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/454||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/455||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/456||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/457||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/458||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/459||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/460||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/461||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/462||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/463||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/464||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/465||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/466||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/467||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/468||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/478||Ux2FPGA_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/479||Ux2FPGA_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/480||Ux2FPGA_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/481||Ux2FPGA_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/482||Ux2FPGA_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module SpiMasterPorts from library work||Ux2FPGA.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/497||Ux2FPGA.v(579);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/579
Implementation;Synthesis||CG794||@N: Using module SpiMasterPorts from library work||Ux2FPGA.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/498||Ux2FPGA.v(740);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/740
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Ux2FPGA.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/512||Ux2FPGA_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/519||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/520||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/521||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/522||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Ux2FPGA.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/523||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Ux2FPGA.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/530||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Ux2FPGA.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/537||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Ux2FPGA.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/544||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Ux2FPGA.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/551||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Ux2FPGA.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/561||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Ux2FPGA.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/562||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Ux2FPGA.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/563||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Ux2FPGA.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/564||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Ux2FPGA.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/565||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Ux2FPGA.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/566||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Ux2FPGA.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/567||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Ux2FPGA.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/568||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Ux2FPGA.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/569||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Ux2FPGA.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/570||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Ux2FPGA.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/571||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Ux2FPGA.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/572||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Ux2FPGA.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/573||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Ux2FPGA.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/574||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Ux2FPGA.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/575||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Ux2FPGA.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/576||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Ux2FPGA.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/577||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Ux2FPGA.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/578||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Ux2FPGA.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/579||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Ux2FPGA.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/580||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Ux2FPGA.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/581||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Ux2FPGA.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/582||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Ux2FPGA.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/583||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Ux2FPGA.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/584||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Ux2FPGA.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/585||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Ux2FPGA.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/586||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Ux2FPGA.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/587||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Ux2FPGA.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/588||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Ux2FPGA.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/589||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Ux2FPGA.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/590||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Ux2FPGA.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/591||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Ux2FPGA.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/592||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Ux2FPGA.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/593||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Ux2FPGA.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/596||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Ux2FPGA.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/597||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Ux2FPGA.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/598||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Ux2FPGA.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/599||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Ux2FPGA.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/600||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Ux2FPGA.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/601||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Ux2FPGA.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/602||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Ux2FPGA.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/603||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Ux2FPGA.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/604||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Ux2FPGA.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/605||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Ux2FPGA.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/606||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Ux2FPGA.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/607||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Ux2FPGA.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/608||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Ux2FPGA.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/609||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Ux2FPGA.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/610||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Ux2FPGA.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/611||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Ux2FPGA.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/612||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Ux2FPGA.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/613||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Ux2FPGA.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/614||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Ux2FPGA.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/615||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Ux2FPGA.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/616||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Ux2FPGA.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/617||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Ux2FPGA.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/618||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Ux2FPGA.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/619||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||Ux2FPGA.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/658||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/664||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||Ux2FPGA.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/665||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||Ux2FPGA.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/674||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||Ux2FPGA.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/683||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||Ux2FPGA.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/684||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||Ux2FPGA.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/685||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Ux2FPGA.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/688||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd'.||Ux2FPGA.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/713||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Ux2FPGA.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/715||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||Ux2FPGA.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/718||SpiMasterAPB3.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/16
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Ux2FPGA.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/719||SpiMasterAPB3.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/103
Implementation;Synthesis||CG290||@W:Referenced variable cpol is not in sensitivity list.||Ux2FPGA.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/720||SpiMasterAPB3.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/109
Implementation;Synthesis||CD638||@W:Signal ambabusdata_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/721||SpiMasterAPB3.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/74
Implementation;Synthesis||CD638||@W:Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/722||SpiMasterAPB3.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/83
Implementation;Synthesis||CD638||@W:Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/723||SpiMasterAPB3.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/84
Implementation;Synthesis||CL246||@W:Input port bits 31 to 30 of ambabusdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Ux2FPGA.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/729||SpiMasterAPB3.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/51
Implementation;Synthesis||CL246||@W:Input port bits 27 to 24 of ambabusdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Ux2FPGA.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/730||SpiMasterAPB3.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/51
Implementation;Synthesis||CL159||@N: Input Presern is unused.||Ux2FPGA.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/731||SpiMasterAPB3.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/40
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/867||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance SpiMasterPorts_0.DacNum_i[1:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/868||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/875||ux2fpga_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/876||ux2fpga_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/877||ux2fpga_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/878||ux2fpga_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/879||ux2fpga_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/880||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/881||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/882||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/883||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/884||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/885||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/886||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/887||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/888||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/889||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/890||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/891||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/892||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/893||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/894||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/901||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/902||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/903||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/904||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/905||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/906||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/907||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/908||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/909||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/910||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/911||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/912||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/913||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/914||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/915||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/916||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/917||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/918||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/919||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/920||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/921||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/922||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/923||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/924||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/925||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/926||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist Ux2FPGA ||Ux2FPGA.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/927||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock Ux2FPGA_sb_0/CCC_0/GL0 due to black box Ux2FPGA_sb_0.CCC_0.CCC_INST ||Ux2FPGA.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/931||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Ux2FPGA.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/960||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||Ux2FPGA.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/980||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA_cck.rpt" .||Ux2FPGA.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/993||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1046||ux2fpga_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1047||ux2fpga_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1048||ux2fpga_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1049||ux2fpga_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1050||ux2fpga_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1051||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1052||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1053||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1054||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN114||@W:Removing instance Ux2FPGA_sb_0.SYSRESET_POR (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1055||ux2fpga_sb.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v'/linenumber/755
Implementation;Synthesis||BN115||@N: Removing instance Ux2FPGA_sb_0.CORERESETP_0 (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1056||ux2fpga_sb.v(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v'/linenumber/671
Implementation;Synthesis||BN362||@N: Removing sequential instance Mosi_i (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffrse(prim) because it does not drive other instances.||Ux2FPGA.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1057||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance DacNum_i[1:0] (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1058||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance nCs[3:0] (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Ux2FPGA.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1059||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosi_i[23:0] (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1060||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||Ux2FPGA.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1064||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||Ux2FPGA.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1079||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1080||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster) instance ClkDiv[8:0] ||Ux2FPGA.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1081||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH(spimaster) instance ClkDiv[8:0] ||Ux2FPGA.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1082||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_1.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1097||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_1.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1099||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_2.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1101||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_2.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1103||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_5.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1105||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_5.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1107||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_6.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1109||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_6.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1111||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_0.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1113||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_0.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1115||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_3.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1117||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_3.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1119||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_4.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1121||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_4.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1123||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_1.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1125||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_2.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1127||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_5.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1129||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_6.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1131||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_0.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1133||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_3.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1135||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiMasterPorts_4.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1137||spimasterapb3.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SpiMasterAPB3.vhd'/linenumber/106
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_1_M2F_arst on CLKINT  I_743 ||Ux2FPGA.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1158||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0 with period 19.61ns ||Ux2FPGA.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1196||null;null
Implementation;Synthesis||MT615||@N: Found clock Ux2FPGA_sb_0/CCC_0/GL0 with period 9.80ns ||Ux2FPGA.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1197||null;null
Implementation;Synthesis||MT548||@W:Source for clock Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||Ux2FPGA.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1231||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.ddr_settled Ux2FPGA_sb_0.CORERESETP_0.count_ddr_enable Ux2FPGA_sb_0.CORERESETP_0.release_sdif*_core Ux2FPGA_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1443||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1444||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1445||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1446||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1447||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { Ux2FPGA_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1448||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/15
Implementation;Place and Route;RootName:Ux2FPGA
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||Ux2FPGA_layout_log.log;liberoaction://open_report/file/Ux2FPGA_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Ux2FPGA
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Ux2FPGA_generateBitstream.log;liberoaction://open_report/file/Ux2FPGA_generateBitstream.log||(null);(null)
