==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 675 ; free virtual = 2998
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 675 ; free virtual = 2998
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 576 ; free virtual = 2923
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 542 ; free virtual = 2891
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:66) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:66) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:48:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:48:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 494 ; free virtual = 2847
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:83:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:35:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 493 ; free virtual = 2848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.16 seconds; current allocated memory: 266.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 267.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 267.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 267.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 268.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 684 ; free virtual = 2970
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 684 ; free virtual = 2970
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 580 ; free virtual = 2890
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 554 ; free virtual = 2865
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:67) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:67) into a 64-bit variable.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:22) in function 'rev_bits' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:86) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:49:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:49:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 507 ; free virtual = 2821
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:84:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 505 ; free virtual = 2821
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.91 seconds; current allocated memory: 250.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 251.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 251.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 251.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 252.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 721 ; free virtual = 2977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 721 ; free virtual = 2977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 617 ; free virtual = 2893
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 592 ; free virtual = 2868
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:31).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:22) in function 'rev_bits' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'bitrev_label1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:35) in function 'bitreverse' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:50:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:50:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 543 ; free virtual = 2824
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36:15) in function 'bitreverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:37:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:85:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 533 ; free virtual = 2815
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bitreverse'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_IN_M_real_load_2', teach-fpga/01-fft/vhls/fixed/fft.cpp:37) on array 'data_IN_M_real' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_IN_M_real'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.56 seconds; current allocated memory: 277.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 280.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 749 ; free virtual = 2942
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 749 ; free virtual = 2942
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 654 ; free virtual = 2861
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 628 ; free virtual = 2836
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:68) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:22) in function 'rev_bits' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:50:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:50:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 580 ; free virtual = 2792
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:85:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:37:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 580 ; free virtual = 2792
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.39 seconds; current allocated memory: 266.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 267.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitrev_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 267.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 267.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 268.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 782 ; free virtual = 2887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 782 ; free virtual = 2887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 680 ; free virtual = 2804
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 654 ; free virtual = 2779
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:69) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:23) in function 'rev_bits' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:51:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:51:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 607 ; free virtual = 2736
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:86:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:38:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 597 ; free virtual = 2727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rev_bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rev_bits'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.05 seconds; current allocated memory: 276.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 276.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 276.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 276.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitrev_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 277.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 277.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rev_bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rev_bits'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 752 ; free virtual = 2869
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 752 ; free virtual = 2869
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 669 ; free virtual = 2794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 638 ; free virtual = 2762
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 592 ; free virtual = 2719
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 591 ; free virtual = 2719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.17 seconds; current allocated memory: 266.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 267.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 267.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 267.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 268.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_iibs' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 782 ; free virtual = 2834
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 782 ; free virtual = 2834
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 689 ; free virtual = 2759
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 656 ; free virtual = 2728
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:32).
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:44) in function 'bitreverse' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 608 ; free virtual = 2683
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:27)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 598 ; free virtual = 2674
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bitreverse'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_IN_M_real_load_2', teach-fpga/01-fft/vhls/fixed/fft.cpp:46) on array 'data_IN_M_real' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_IN_M_real'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.46 seconds; current allocated memory: 277.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 278.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 278.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 279.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 734 ; free virtual = 2893
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 734 ; free virtual = 2893
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 627 ; free virtual = 2805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 600 ; free virtual = 2780
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:24) in function 'rev_bits' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 549 ; free virtual = 2733
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:38:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1675.953 ; gain = 1227.754 ; free physical = 540 ; free virtual = 2724
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rev_bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rev_bits'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.63 seconds; current allocated memory: 260.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 260.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 260.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 260.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitrev_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 261.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 261.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rev_bits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rev_bits'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 261.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 751 ; free virtual = 2854
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 751 ; free virtual = 2854
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 658 ; free virtual = 2772
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 626 ; free virtual = 2741
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:24) in function 'rev_bits' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 577 ; free virtual = 2699
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:38:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 579 ; free virtual = 2699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.54 seconds; current allocated memory: 266.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 267.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitrev_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 267.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 267.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 268.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 782 ; free virtual = 2822
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 782 ; free virtual = 2822
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 693 ; free virtual = 2748
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 661 ; free virtual = 2718
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:70) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:70) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rev_bits' (teach-fpga/01-fft/vhls/fixed/fft.cpp:19).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:23) in function 'rev_bits' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'rev_bits' into 'bitreverse' (teach-fpga/01-fft/vhls/fixed/fft.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:89) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:52:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:52:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 613 ; free virtual = 2673
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:87:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:37:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 612 ; free virtual = 2673
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.83 seconds; current allocated memory: 266.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 267.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitrev_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 267.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 267.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 268.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 722 ; free virtual = 2792
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 722 ; free virtual = 2792
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 617 ; free virtual = 2706
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 590 ; free virtual = 2682
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 544 ; free virtual = 2638
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:27)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.949 ; gain = 1227.754 ; free physical = 542 ; free virtual = 2637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.84 seconds; current allocated memory: 266.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 267.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 267.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 267.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 268.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_iibs' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 704 ; free virtual = 2692
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 704 ; free virtual = 2692
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 597 ; free virtual = 2611
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 578 ; free virtual = 2587
INFO: [XFORM 203-1101] Packing variable 'data_OUT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_IN' (teach-fpga/01-fft/vhls/fixed/fft.cpp:71) into a 64-bit variable.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:101) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 529 ; free virtual = 2542
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 518 ; free virtual = 2532
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26 seconds; current allocated memory: 269.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 270.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 271.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 273.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 273.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 701 ; free virtual = 2641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 701 ; free virtual = 2641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 596 ; free virtual = 2556
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 569 ; free virtual = 2531
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:101) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 520 ; free virtual = 2486
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:90:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 516 ; free virtual = 2485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.12 seconds; current allocated memory: 269.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 269.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 271.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 272.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 273.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ig8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 799 ; free virtual = 2623
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 799 ; free virtual = 2623
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 662 ; free virtual = 2533
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 639 ; free virtual = 2508
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:91) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:104) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:96) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 591 ; free virtual = 2464
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 591 ; free virtual = 2453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.55 seconds; current allocated memory: 269.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 269.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 271.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 272.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 273.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ig8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 861 ; free virtual = 2824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 861 ; free virtual = 2824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 768 ; free virtual = 2744
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 736 ; free virtual = 2716
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:92) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:105) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (teach-fpga/01-fft/vhls/fixed/fft.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 663 ; free virtual = 2650
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:94:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 650 ; free virtual = 2641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln60', teach-fpga/01-fft/vhls/fixed/fft.cpp:60) of variable 'complex<float>._M_imag', teach-fpga/01-fft/vhls/fixed/fft.cpp:60 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln59', teach-fpga/01-fft/vhls/fixed/fft.cpp:59) of variable 'complex<float>._M_imag', teach-fpga/01-fft/vhls/fixed/fft.cpp:59 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.71 seconds; current allocated memory: 269.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 270.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 271.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 273.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 274.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:85:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:87:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:88:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:90:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:91:19
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:93:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 496 ; free virtual = 2663
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 496 ; free virtual = 2663
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 380 ; free virtual = 2578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 353 ; free virtual = 2552
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:106) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 8 process function(s): 
	 'Block_codeRepl113_proc'
	 'bitreverse'
	 'FFT053'
	 'FFT054'
	 'FFT055'
	 'FFT056'
	 'FFT057'
	 'Block_codeRepl11320_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT057'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT056'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT055'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT054'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT053'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 300 ; free virtual = 2506
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl113_proc' to 'Block_codeRepl113_pr' (teach-fpga/01-fft/vhls/fixed/fft.cpp:95:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11320_proc' to 'Block_codeRepl11320_' (teach-fpga/01-fft/vhls/fixed/fft.cpp:108:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:95:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 235 ; free virtual = 2443
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11320_' to 'Block_codeRepl11320_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.14 seconds; current allocated memory: 338.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 339.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 339.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 339.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 339.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 340.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 340.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 341.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 341.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 341.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 342.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 342.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 342.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 343.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 343.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 344.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 344.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 345.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl113_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 346.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 349.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT053'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 351.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT054'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 353.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT055'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 355.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT056'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 357.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT057'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 359.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11320_s'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 361.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'data_OUT_M_real' and 'data_OUT_M_imag' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rjbC' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:85:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:87:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:88:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:90:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:91:19
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:93:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 625 ; free virtual = 2665
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 625 ; free virtual = 2665
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 516 ; free virtual = 2581
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 482 ; free virtual = 2553
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (teach-fpga/01-fft/vhls/fixed/fft.cpp:93) to a process function for dataflow in function 'FFT'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (teach-fpga/01-fft/vhls/fixed/fft.cpp:106) to a process function for dataflow in function 'FFT'.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 8 process function(s): 
	 'Loop_1_proc'
	 'bitreverse'
	 'FFT053'
	 'FFT054'
	 'FFT055'
	 'FFT056'
	 'FFT057'
	 'Loop_2_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT057'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT056'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT055'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT054'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT053'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 429 ; free virtual = 2508
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:95:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 361 ; free virtual = 2446
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.37 seconds; current allocated memory: 335.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 335.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 335.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 335.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 335.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 336.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 336.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 337.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 337.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 338.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 338.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 338.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 339.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 339.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 339.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 339.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 339.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 340.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 340.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT053'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 342.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT054'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 344.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT055'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 346.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT056'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 348.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT057'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 350.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 351.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'data_OUT_M_real' and 'data_OUT_M_imag' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag' to 'FFT_data_OUT4_M_incg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 354.691 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.65 MHz
INFO: [RTMG 210-279] Implementing memory 'bitreverse_rev_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT053_W_M_real65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT053_W_M_imag61_rom' using distributed ROMs.
INFO: [HLS 200-741] Implementing PIPO FFT_xin_M_imag_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_imag_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUT0_M_reOg_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_data_OUT0_M_reOg_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUT1_M_rg8j_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_data_OUT1_M_rg8j_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_xout_M_real_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_xout_M_real_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO FFT_xin_M_imag_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUT0_M_reOg_memcore using a separate memory for each block
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:83:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:85:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:87:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:89:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:90:19
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:92:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 467 ; free virtual = 2581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 467 ; free virtual = 2581
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 386 ; free virtual = 2494
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 330 ; free virtual = 2469
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:92) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:106) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 8 process function(s): 
	 'Block_codeRepl113_proc'
	 'bitreverse'
	 'FFT053'
	 'FFT054'
	 'FFT055'
	 'FFT056'
	 'FFT057'
	 'Block_codeRepl11320_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT057'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT056'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT055'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT054'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT053'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 281 ; free virtual = 2427
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl113_proc' to 'Block_codeRepl113_pr' (teach-fpga/01-fft/vhls/fixed/fft.cpp:94:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11320_proc' to 'Block_codeRepl11320_' (teach-fpga/01-fft/vhls/fixed/fft.cpp:108:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:94:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 248 ; free virtual = 2362
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11320_' to 'Block_codeRepl11320_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.95 seconds; current allocated memory: 338.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 339.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 339.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 339.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 339.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 340.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 340.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 341.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 341.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 341.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 342.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 342.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 342.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 343.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 343.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 344.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 344.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 345.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl113_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 346.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 349.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT053'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 351.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT054'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 353.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT055'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 355.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT056'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 357.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT057'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 359.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11320_s'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 361.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'data_OUT_M_real' and 'data_OUT_M_imag' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rlbW' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:83:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:85:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:87:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:89:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:90:19
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:92:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 744 ; free virtual = 2619
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 743 ; free virtual = 2619
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 651 ; free virtual = 2540
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 627 ; free virtual = 2515
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:92) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:106) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 8 process function(s): 
	 'Block_codeRepl113_proc'
	 'bitreverse'
	 'FFT053'
	 'FFT054'
	 'FFT055'
	 'FFT056'
	 'FFT057'
	 'Block_codeRepl11320_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT057'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT056'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT055'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT054'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT053'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 579 ; free virtual = 2471
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl113_proc' to 'Block_codeRepl113_pr' (teach-fpga/01-fft/vhls/fixed/fft.cpp:94:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11320_proc' to 'Block_codeRepl11320_' (teach-fpga/01-fft/vhls/fixed/fft.cpp:108:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:94:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 516 ; free virtual = 2409
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11320_' to 'Block_codeRepl11320_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.91 seconds; current allocated memory: 338.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 339.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 339.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 339.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 339.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 340.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 340.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 341.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 341.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 341.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 342.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 342.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 342.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 343.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 343.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 344.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 344.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 345.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl113_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 346.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 349.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT053'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 351.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT054'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 353.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT055'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 355.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT056'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 357.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT057'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 359.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11320_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 361.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'data_OUT_M_real' and 'data_OUT_M_imag' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rlbW' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:77:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:78:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:79:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:80:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:81:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:83:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:100:2
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1611.953 ; gain = 1131.191 ; free physical = 746 ; free virtual = 2571
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1611.953 ; gain = 1131.191 ; free physical = 746 ; free virtual = 2571
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1611.953 ; gain = 1131.191 ; free physical = 659 ; free virtual = 2496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1611.953 ; gain = 1131.191 ; free physical = 632 ; free virtual = 2471
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:86) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:100) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 8 process function(s): 
	 'Block_codeRepl113_proc'
	 'bitreverse'
	 'FFT053'
	 'FFT054'
	 'FFT055'
	 'FFT056'
	 'FFT057'
	 'Block_codeRepl11320_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT057'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT056'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT055'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT054'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT053'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.953 ; gain = 1131.191 ; free physical = 581 ; free virtual = 2426
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl113_proc' to 'Block_codeRepl113_pr' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11320_proc' to 'Block_codeRepl11320_' (teach-fpga/01-fft/vhls/fixed/fft.cpp:102:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.953 ; gain = 1131.191 ; free physical = 516 ; free virtual = 2363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11320_' to 'Block_codeRepl11320_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27 seconds; current allocated memory: 322.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 323.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 323.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 323.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 323.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 324.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 324.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 325.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 325.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 325.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 326.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 326.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 326.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 327.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 327.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 328.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 328.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 329.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl113_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 330.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 333.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT053'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 335.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT054'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 337.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT055'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 339.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT056'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 341.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT057'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 343.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11320_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 345.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'data_OUT_M_real' and 'data_OUT_M_imag' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rlbW' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'teach-fpga/01-fft/vhls/fixed/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:77:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:78:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:79:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:80:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:81:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:83:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:100:2
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 661 ; free virtual = 4045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 661 ; free virtual = 4045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 559 ; free virtual = 3960
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 533 ; free virtual = 3934
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (teach-fpga/01-fft/vhls/fixed/fft.cpp:86) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (teach-fpga/01-fft/vhls/fixed/fft.cpp:100) in function 'FFT' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT053' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT054' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT055' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT056' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT057' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 8 process function(s): 
	 'Block_codeRepl113_proc'
	 'bitreverse'
	 'FFT053'
	 'FFT054'
	 'FFT055'
	 'FFT056'
	 'FFT057'
	 'Block_codeRepl11320_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT057'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT056'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT055'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT054'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:46) to (teach-fpga/01-fft/vhls/fixed/fft.cpp:53:40) in function 'FFT053'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 477 ; free virtual = 3891
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl113_proc' to 'Block_codeRepl113_pr' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11320_proc' to 'Block_codeRepl11320_' (teach-fpga/01-fft/vhls/fixed/fft.cpp:102:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 413 ; free virtual = 3829
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11320_' to 'Block_codeRepl11320_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.06 seconds; current allocated memory: 338.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 339.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bitreversal_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 339.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 339.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 339.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 340.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 340.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 341.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 341.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 341.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 342.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 342.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 342.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 343.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 343.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 344.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 344.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 345.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl113_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl113_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 346.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 349.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT053' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT053'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 351.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT054'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 353.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT055'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 355.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT056'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 357.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32ndEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT057'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 359.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11320_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11320_s'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 361.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'data_OUT_M_real' and 'data_OUT_M_imag' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_reOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rlbW' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
