17:16:14 **** Incremental Build of configuration Debug for project test2_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50638 E:/fpga_proj/ps/oled/vitis/oled/export/oled/oled.xpfm standalone_domain E:/fpga_proj/ps/oled/vitis/test2_system/Debug/system.bif
sdcard_gen --xpfm E:/fpga_proj/ps/oled/vitis/oled/export/oled/oled.xpfm --sys_config oled --bif E:/fpga_proj/ps/oled/vitis/test2_system/Debug/system.bif --bitstream E:/fpga_proj/ps/oled/vitis/test2/_ide/bitstream/design_1_wrapper.bit --elf E:/fpga_proj/ps/oled/vitis/test2/Debug/test2.elf,ps7_cortexa9_0
creating BOOT.BIN using E:/fpga_proj/ps/oled/vitis/test2/_ide/bitstream/design_1_wrapper.bit
Running D:/Xilinx/Vitis/2020.1/bin/bootgen  -image E:/fpga_proj/ps/oled/vitis/test2_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
[ERROR]  : ELF Parsing Error !!!
           Wrong Header Size

17:16:19 Build Finished (took 4s.519ms)

