cache
indexing
xor
l1
ipc
miss
l2
poly
associative
conflict
prediction
skewed
misses
gates
bits
memories
placement
probe
conventional
caches
stride
conflicts
8kb
latency
pred
strides
interleaved
pipeline
polynomial
instructions
i poly
address prediction
poly indexing
at l1
the cache
miss ratio
the xor
xor gates
polynomial mapping
memory address
virtual real
effective address
conflict misses
indexing function
significant bits
skewed associative
prediction scheme
indexing scheme
at l2
cache indexing
level virtual
ipc miss
critical path
associative cache
cache access
real cache
address bits
interleaved memories
l1 and
and l2
i poly indexing
memory address prediction
the i poly
address prediction scheme
the xor gates
least significant bits
two level virtual
virtual real cache
level virtual real
l1 and l2
the cache access
the critical path
real cache hierarchy
in the critical
the memory address
pred with pred
miss no pred
with pred ipc
no pred with
ipc miss no
pred ipc miss
between l1 and
of polynomial mapping
the polynomial mapping
a conventional cache
xor gates are
skewed associative caches
1 26 1
the indexing function
cache access time
