#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 15 23:31:11 2020
# Process ID: 16311
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL
# Command line: vivado
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/vivado.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/define.v] -no_script -reset -force -quiet
remove_files  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/define.v
add_files -norecurse /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/define.v
update_compile_order -fileset sources_1
launch_simulation
source cnu_ib_lut_ram.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cnu_ib_lut_ram.tcl
close_sim
launch_simulation
source cnu_ib_lut_ram.tcl
close_sim
launch_simulation
source cnu_ib_lut_ram.tcl
close_sim
launch_simulation
source cnu_ib_lut_ram.tcl
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd}
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd}
add_force {/cnu_ib_lut_ram/func_addr[0]} -radix hex {768 0ns}
add_force {/cnu_ib_lut_ram/func_addr[0]} -radix hex {1152 0ns}
add_force {/cnu_ib_lut_ram/func_addr[0]} -radix unsigned {1152 220ns}
run all
open_bd_design {/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd}
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
close_sim
