set allSynthModules {ctrl_crlf_vhdl.MOD nib4_7seg_src.MOD clock_single_run_src.MOD deb_50mz_100ms_src.MOD f_div50000.MOD test_ctrl_crlf_schematic.MOD}
