***************
*** 99,105 ****
  	ux500_cache_sync();
  }
  
- static int ux500_l2x0_init(void)
  {
  	if (cpu_is_u5500())
  		l2x0_base = __io_address(U5500_L2CC_BASE);
--- 99,125 ----
  	ux500_cache_sync();
  }
  
+ static int __init ux500_l2x0_unlock(void)
+ {
+ 	int i;
+ 
+ 	/*
+ 	 * Unlock Data and Instruction Lock if locked. Ux500 U-Boot versions
+ 	 * apparently locks both caches before jumping to the kernel. The
+ 	 * l2x0 core will not touch the unlock registers if the l2x0 is
+ 	 * already enabled, so we do it right here instead. The PL310 has
+ 	 * 8 sets of registers, one per possible CPU.
+ 	 */
+ 	for (i = 0; i < 8; i++) {
+ 		writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_D_BASE +
+ 			       i * L2X0_LOCKDOWN_STRIDE);
+ 		writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_I_BASE +
+ 			       i * L2X0_LOCKDOWN_STRIDE);
+ 	}
+ 	return 0;
+ }
+ 
+ static int __init ux500_l2x0_init(void)
  {
  	if (cpu_is_u5500())
  		l2x0_base = __io_address(U5500_L2CC_BASE);
