ARM GAS  /tmp/cc505aom.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cc505aom.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 72 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 72 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 72 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/cc505aom.s 			page 3


  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 72 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 72 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 73 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 73 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 73 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 73 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 73 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 80 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_TIM_Base_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	HAL_TIM_Base_MspInit:
  91              	.LVL0:
  92              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/cc505aom.s 			page 4


  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  93              		.loc 1 89 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 8
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
  98              		.loc 1 90 3 view .LVU15
  99              		.loc 1 90 15 is_stmt 0 view .LVU16
 100 0000 0268     		ldr	r2, [r0]
 101              		.loc 1 90 5 view .LVU17
 102 0002 094B     		ldr	r3, .L12
 103 0004 9A42     		cmp	r2, r3
 104 0006 00D0     		beq	.L11
 105 0008 7047     		bx	lr
 106              	.L11:
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 107              		.loc 1 89 1 view .LVU18
 108 000a 82B0     		sub	sp, sp, #8
 109              		.cfi_def_cfa_offset 8
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 110              		.loc 1 96 5 is_stmt 1 view .LVU19
 111              	.LBB4:
 112              		.loc 1 96 5 view .LVU20
 113 000c 0023     		movs	r3, #0
 114 000e 0193     		str	r3, [sp, #4]
 115              		.loc 1 96 5 view .LVU21
 116 0010 064B     		ldr	r3, .L12+4
 117 0012 5A6C     		ldr	r2, [r3, #68]
 118 0014 42F00102 		orr	r2, r2, #1
 119 0018 5A64     		str	r2, [r3, #68]
 120              		.loc 1 96 5 view .LVU22
 121 001a 5B6C     		ldr	r3, [r3, #68]
 122 001c 03F00103 		and	r3, r3, #1
 123 0020 0193     		str	r3, [sp, #4]
 124              		.loc 1 96 5 view .LVU23
 125 0022 019B     		ldr	r3, [sp, #4]
 126              	.LBE4:
 127              		.loc 1 96 5 view .LVU24
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 100:Core/Src/stm32f4xx_hal_msp.c ****   }
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 102 1 is_stmt 0 view .LVU25
ARM GAS  /tmp/cc505aom.s 			page 5


 129 0024 02B0     		add	sp, sp, #8
 130              		.cfi_def_cfa_offset 0
 131              		@ sp needed
 132 0026 7047     		bx	lr
 133              	.L13:
 134              		.align	2
 135              	.L12:
 136 0028 00000140 		.word	1073807360
 137 002c 00380240 		.word	1073887232
 138              		.cfi_endproc
 139              	.LFE135:
 141              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_TIM_MspPostInit
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv4-sp-d16
 149              	HAL_TIM_MspPostInit:
 150              	.LVL1:
 151              	.LFB136:
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 105:Core/Src/stm32f4xx_hal_msp.c **** {
 152              		.loc 1 105 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 32
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		.loc 1 105 1 is_stmt 0 view .LVU27
 157 0000 70B5     		push	{r4, r5, r6, lr}
 158              		.cfi_def_cfa_offset 16
 159              		.cfi_offset 4, -16
 160              		.cfi_offset 5, -12
 161              		.cfi_offset 6, -8
 162              		.cfi_offset 14, -4
 163 0002 88B0     		sub	sp, sp, #32
 164              		.cfi_def_cfa_offset 48
 106:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 165              		.loc 1 106 3 is_stmt 1 view .LVU28
 166              		.loc 1 106 20 is_stmt 0 view .LVU29
 167 0004 0023     		movs	r3, #0
 168 0006 0393     		str	r3, [sp, #12]
 169 0008 0493     		str	r3, [sp, #16]
 170 000a 0593     		str	r3, [sp, #20]
 171 000c 0693     		str	r3, [sp, #24]
 172 000e 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 173              		.loc 1 107 3 is_stmt 1 view .LVU30
 174              		.loc 1 107 10 is_stmt 0 view .LVU31
 175 0010 0268     		ldr	r2, [r0]
 176              		.loc 1 107 5 view .LVU32
 177 0012 194B     		ldr	r3, .L18
 178 0014 9A42     		cmp	r2, r3
 179 0016 01D0     		beq	.L17
 180              	.LVL2:
 181              	.L14:
 108:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/cc505aom.s 			page 6


 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 114:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 115:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 116:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> TIM1_CH1N
 117:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> TIM1_CH2N
 118:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 119:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 120:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 121:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 122:Core/Src/stm32f4xx_hal_msp.c ****     */
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 128:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** }
 182              		.loc 1 142 1 view .LVU33
 183 0018 08B0     		add	sp, sp, #32
 184              		.cfi_remember_state
 185              		.cfi_def_cfa_offset 16
 186              		@ sp needed
 187 001a 70BD     		pop	{r4, r5, r6, pc}
 188              	.LVL3:
 189              	.L17:
 190              		.cfi_restore_state
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 191              		.loc 1 113 5 is_stmt 1 view .LVU34
 192              	.LBB5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 193              		.loc 1 113 5 view .LVU35
 194 001c 0024     		movs	r4, #0
 195 001e 0194     		str	r4, [sp, #4]
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 196              		.loc 1 113 5 view .LVU36
 197 0020 03F59C33 		add	r3, r3, #79872
 198 0024 1A6B     		ldr	r2, [r3, #48]
 199 0026 42F00202 		orr	r2, r2, #2
 200 002a 1A63     		str	r2, [r3, #48]
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/cc505aom.s 			page 7


 201              		.loc 1 113 5 view .LVU37
 202 002c 1A6B     		ldr	r2, [r3, #48]
 203 002e 02F00202 		and	r2, r2, #2
 204 0032 0192     		str	r2, [sp, #4]
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 205              		.loc 1 113 5 view .LVU38
 206 0034 019A     		ldr	r2, [sp, #4]
 207              	.LBE5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 208              		.loc 1 113 5 view .LVU39
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 209              		.loc 1 114 5 view .LVU40
 210              	.LBB6:
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 211              		.loc 1 114 5 view .LVU41
 212 0036 0294     		str	r4, [sp, #8]
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 213              		.loc 1 114 5 view .LVU42
 214 0038 1A6B     		ldr	r2, [r3, #48]
 215 003a 42F00102 		orr	r2, r2, #1
 216 003e 1A63     		str	r2, [r3, #48]
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 217              		.loc 1 114 5 view .LVU43
 218 0040 1B6B     		ldr	r3, [r3, #48]
 219 0042 03F00103 		and	r3, r3, #1
 220 0046 0293     		str	r3, [sp, #8]
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 221              		.loc 1 114 5 view .LVU44
 222 0048 029B     		ldr	r3, [sp, #8]
 223              	.LBE6:
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 224              		.loc 1 114 5 view .LVU45
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225              		.loc 1 123 5 view .LVU46
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226              		.loc 1 123 25 is_stmt 0 view .LVU47
 227 004a 4FF46043 		mov	r3, #57344
 228 004e 0393     		str	r3, [sp, #12]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 124 5 is_stmt 1 view .LVU48
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 124 26 is_stmt 0 view .LVU49
 231 0050 0226     		movs	r6, #2
 232 0052 0496     		str	r6, [sp, #16]
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233              		.loc 1 125 5 is_stmt 1 view .LVU50
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 234              		.loc 1 126 5 view .LVU51
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 235              		.loc 1 127 5 view .LVU52
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 236              		.loc 1 127 31 is_stmt 0 view .LVU53
 237 0054 0125     		movs	r5, #1
 238 0056 0795     		str	r5, [sp, #28]
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 239              		.loc 1 128 5 is_stmt 1 view .LVU54
 240 0058 03A9     		add	r1, sp, #12
ARM GAS  /tmp/cc505aom.s 			page 8


 241 005a 0848     		ldr	r0, .L18+4
 242              	.LVL4:
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 243              		.loc 1 128 5 is_stmt 0 view .LVU55
 244 005c FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL5:
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 130 5 is_stmt 1 view .LVU56
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 130 25 is_stmt 0 view .LVU57
 248 0060 4FF4E063 		mov	r3, #1792
 249 0064 0393     		str	r3, [sp, #12]
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 131 5 is_stmt 1 view .LVU58
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 131 26 is_stmt 0 view .LVU59
 252 0066 0496     		str	r6, [sp, #16]
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 132 5 is_stmt 1 view .LVU60
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 132 26 is_stmt 0 view .LVU61
 255 0068 0594     		str	r4, [sp, #20]
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 256              		.loc 1 133 5 is_stmt 1 view .LVU62
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 257              		.loc 1 133 27 is_stmt 0 view .LVU63
 258 006a 0694     		str	r4, [sp, #24]
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259              		.loc 1 134 5 is_stmt 1 view .LVU64
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 260              		.loc 1 134 31 is_stmt 0 view .LVU65
 261 006c 0795     		str	r5, [sp, #28]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 135 5 is_stmt 1 view .LVU66
 263 006e 03A9     		add	r1, sp, #12
 264 0070 0348     		ldr	r0, .L18+8
 265 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 266              	.LVL6:
 267              		.loc 1 142 1 is_stmt 0 view .LVU67
 268 0076 CFE7     		b	.L14
 269              	.L19:
 270              		.align	2
 271              	.L18:
 272 0078 00000140 		.word	1073807360
 273 007c 00040240 		.word	1073873920
 274 0080 00000240 		.word	1073872896
 275              		.cfi_endproc
 276              	.LFE136:
 278              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_TIM_Base_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv4-sp-d16
 286              	HAL_TIM_Base_MspDeInit:
 287              	.LVL7:
ARM GAS  /tmp/cc505aom.s 			page 9


 288              	.LFB137:
 143:Core/Src/stm32f4xx_hal_msp.c **** /**
 144:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 145:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 146:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 147:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f4xx_hal_msp.c **** */
 149:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 150:Core/Src/stm32f4xx_hal_msp.c **** {
 289              		.loc 1 150 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		@ link register save eliminated.
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 294              		.loc 1 151 3 view .LVU69
 295              		.loc 1 151 15 is_stmt 0 view .LVU70
 296 0000 0268     		ldr	r2, [r0]
 297              		.loc 1 151 5 view .LVU71
 298 0002 054B     		ldr	r3, .L23
 299 0004 9A42     		cmp	r2, r3
 300 0006 00D0     		beq	.L22
 301              	.L20:
 152:Core/Src/stm32f4xx_hal_msp.c ****   {
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c ****   }
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** }
 302              		.loc 1 163 1 view .LVU72
 303 0008 7047     		bx	lr
 304              	.L22:
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 305              		.loc 1 157 5 is_stmt 1 view .LVU73
 306 000a 044A     		ldr	r2, .L23+4
 307 000c 536C     		ldr	r3, [r2, #68]
 308 000e 23F00103 		bic	r3, r3, #1
 309 0012 5364     		str	r3, [r2, #68]
 310              		.loc 1 163 1 is_stmt 0 view .LVU74
 311 0014 F8E7     		b	.L20
 312              	.L24:
 313 0016 00BF     		.align	2
 314              	.L23:
 315 0018 00000140 		.word	1073807360
 316 001c 00380240 		.word	1073887232
 317              		.cfi_endproc
 318              	.LFE137:
 320              		.text
 321              	.Letext0:
 322              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 323              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
ARM GAS  /tmp/cc505aom.s 			page 10


 324              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 325              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 326              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 327              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  /tmp/cc505aom.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cc505aom.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc505aom.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc505aom.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cc505aom.s:83     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc505aom.s:90     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc505aom.s:136    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/cc505aom.s:142    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc505aom.s:149    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc505aom.s:272    .text.HAL_TIM_MspPostInit:0000000000000078 $d
     /tmp/cc505aom.s:279    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc505aom.s:286    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc505aom.s:315    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
