module shifter (
    input a[16], 
    input b[16],
    input alufn[6],
    output out[16]
  ) {

  always {
    out=16b0;
    case(alufn[1:0]){
      b00:
        out=a<<b[3:0];
      b01:
        out=a>>b[3:0];
      b11:
        out=$signed(a)>>>b[3:0]; 
      }
  }
}
