#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  6 20:26:13 2021
# Process ID: 23272
# Current directory: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17476 C:\Users\Microapple\OneDrive - Rain\NSCSCC\myTest\myTest.xpr
# Log file: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/vivado.log
# Journal file: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1207.730 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0007.Hub_#0001
set_property PROGRAM.FILE {C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/impl_1/Top.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/impl_1/Top.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2418.723 ; gain = 7.555
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files {{C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/new/Top.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/new/Top.v}}
file delete -force {C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/new/Top.v}
add_files -norecurse -scan_for_includes {{C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/lcd_module.dcp}}
import_files -norecurse {{C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/lcd_module.dcp}}
add_files -norecurse -scan_for_includes {{C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/FPGA_green_test.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/data_ram.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/adder.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/single_cycle_cpu_display.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/CLOCK_DIV.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/NUM_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/KEY_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/regfile.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/PRJ_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/alu.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/inst_rom.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/DOT_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/single_cycle_cpu.v}}
import_files -norecurse {{C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/FPGA_green_test.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/data_ram.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/adder.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/single_cycle_cpu_display.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/CLOCK_DIV.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/NUM_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/KEY_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/regfile.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/PRJ_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/alu.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/inst_rom.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Board_test/DOT_TEST.v} {C:/Users/Microapple/OneDrive - Rain/NSCSCC/FPGA_test_v1.00/FPGA_gpio_test/FPGA_green_test/rtl/Screen_test/single_cycle_cpu.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-1
Top: FPGA_green_test
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
WARNING: [Synth 8-2611] redeclaration of ansi port dot_r is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port dot_c is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port num_a is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port num_b is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port num_c is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port num_d is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port num_e is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:44]
WARNING: [Synth 8-2611] redeclaration of ansi port num_f is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port num_g is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:46]
WARNING: [Synth 8-2611] redeclaration of ansi port num_dp is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:47]
WARNING: [Synth 8-6901] identifier 'rs_value' is used before its declaration [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:116]
WARNING: [Synth 8-6901] identifier 'rt_value' is used before its declaration [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:116]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3052.121 ; gain = 248.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_green_test' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/FPGA_green_test.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_cycle_cpu_display' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu_display.v:8]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'single_cycle_cpu' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/inst_rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (2#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/inst_rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/regfile.v:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/regfile.v:8]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/data_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (6#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/data_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle_cpu' (7#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/.Xil/Vivado-23272-DESKTOP-9V8F9RL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (8#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/.Xil/Vivado-23272-DESKTOP-9V8F9RL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle_cpu_display' (9#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu_display.v:8]
INFO: [Synth 8-6157] synthesizing module 'PRJ_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/PRJ_TEST.v:21]
INFO: [Synth 8-6157] synthesizing module 'KEY_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/KEY_TEST.v:1]
INFO: [Synth 8-6155] done synthesizing module 'KEY_TEST' (10#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/KEY_TEST.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLOCK_DIV' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/CLOCK_DIV.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLOCK_DIV' (11#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/CLOCK_DIV.v:21]
INFO: [Synth 8-6157] synthesizing module 'NUM_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'NUM_TEST' (12#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:21]
INFO: [Synth 8-6157] synthesizing module 'DOT_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DOT_TEST' (13#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PRJ_TEST' (14#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/PRJ_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_green_test' (15#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/FPGA_green_test.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3120.363 ; gain = 316.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.281 ; gain = 334.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.281 ; gain = 334.340
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/lcd_module.dcp' for cell 'screen_test/lcd_module'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3155.852 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'screen_test/cpu_clk_cg' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'screen_test/cpu_clk_cg' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/constrs_1/new/Constraint.xdc]
Finished Parsing XDC File [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/constrs_1/new/Constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3272.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3408.461 ; gain = 604.520
37 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3408.461 ; gain = 920.445
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Tue Jul  6 20:31:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1/runme.log
[Tue Jul  6 20:31:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/impl_1/FPGA_green_test.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3418.973 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 20:43:06 2021...
