Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Dmux.vhd" in Library work.
Architecture behavioral of Entity dmux is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Mux2.vhd" in Library work.
Architecture dataflow of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/reg_8.vhd" in Library work.
Architecture behavioral of Entity reg_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Multiplicador.vhd" in Library work.
Architecture behavioral of Entity multiplicador is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Conv_8.vhd" in Library work.
Architecture behavioral of Entity conv_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Conv_14.vhd" in Library work.
Architecture behavioral of Entity conv_14 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/reg_4.vhd" in Library work.
Architecture behavioral of Entity reg_4 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Mux.vhd" in Library work.
Architecture dataflow of Entity mux is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/BCD7.vhd" in Library work.
Architecture dataflow of Entity bcd7 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Datapath.vhd" in Library work.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Dmux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <reg_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <Conv_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Conv_14> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <BCD7> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <Datapath> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Datapath.vhd" line 226: Unconnected output port 'dout' of component 'Conv_8'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Datapath.vhd" line 235: Unconnected output port 'dout' of component 'Conv_14'.
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <Dmux> in library <work> (Architecture <behavioral>).
Entity <Dmux> analyzed. Unit <Dmux> generated.

Analyzing Entity <Mux2> in library <work> (Architecture <dataflow>).
Entity <Mux2> analyzed. Unit <Mux2> generated.

Analyzing Entity <reg_8> in library <work> (Architecture <behavioral>).
Entity <reg_8> analyzed. Unit <reg_8> generated.

Analyzing generic Entity <Multiplicador> in library <work> (Architecture <behavioral>).
	n = 8
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Conv_8> in library <work> (Architecture <behavioral>).
Entity <Conv_8> analyzed. Unit <Conv_8> generated.

Analyzing Entity <Conv_14> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
Entity <Conv_14> analyzed. Unit <Conv_14> generated.

Analyzing Entity <reg_4> in library <work> (Architecture <behavioral>).
Entity <reg_4> analyzed. Unit <reg_4> generated.

Analyzing Entity <Mux> in library <work> (Architecture <dataflow>).
WARNING:Xst:819 - "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Mux.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ciclo>, <d1>, <d2>, <d3>, <d4>
Entity <Mux> analyzed. Unit <Mux> generated.

Analyzing Entity <BCD7> in library <work> (Architecture <dataflow>).
WARNING:Xst:819 - "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/BCD7.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <digito1>, <code1>, <digito2>, <code2>
Entity <BCD7> analyzed. Unit <BCD7> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/FSM.vhd".
WARNING:Xst:647 - Input <enter3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <bufer3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bufer2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bufer1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.


Synthesizing Unit <Dmux>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Dmux.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <o1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <o2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Dmux> synthesized.


Synthesizing Unit <Mux2>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Mux2.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <Mux2> synthesized.


Synthesizing Unit <reg_8>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/reg_8.vhd".
    Found 8-bit register for signal <bufer>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_8> synthesized.


Synthesizing Unit <Multiplicador>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Multiplicador.vhd".
WARNING:Xst:646 - Signal <o_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <s>.
    Found 14-bit adder for signal <s$add0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0001> created at line 100.
    Found 14-bit adder for signal <s$addsub0002> created at line 100.
    Found 14-bit adder for signal <s$addsub0003> created at line 100.
    Found 14-bit adder for signal <s$addsub0004> created at line 100.
    Found 1-bit xor2 for signal <signo$xor0000> created at line 64.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Conv_8>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Conv_8.vhd".
    Found 5-bit comparator greater for signal <s_10$cmp_gt0000> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0001> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0002> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0003> created at line 65.
    Found 4-bit adder for signal <s_10_7$add0000> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0001> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0002> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0003> created at line 66.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 70.
    Found 4-bit adder for signal <s_14_11$add0000> created at line 71.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <Conv_8> synthesized.


Synthesizing Unit <Conv_14>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Conv_14.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0003> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0004> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0005> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0006> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0003> created at line 73.
    Found 4-bit adder for signal <s_17_14$add0000> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0001> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0002> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0003> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0004> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0005> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0006> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0007> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0008> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0009> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0010> created at line 74.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0001> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0002> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0003> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0004> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0005> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0001> created at line 78.
    Found 4-bit adder for signal <s_21_18$add0000> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0001> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0002> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0003> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0004> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0005> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0006> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0007> created at line 79.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0000> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0001> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0002> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0003> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0004> created at line 83.
    Found 4-bit adder for signal <s_25_22$add0000> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0001> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0002> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0003> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0004> created at line 84.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0000> created at line 88.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0001> created at line 88.
    Found 3-bit adder for signal <s_29_26$add0000> created at line 89.
    Found 3-bit adder for signal <s_29_26$add0001> created at line 89.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <Conv_14> synthesized.


Synthesizing Unit <reg_4>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/reg_4.vhd".
    Found 4-bit register for signal <bufer>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg_4> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Mux.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <var> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <estado> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <digito>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <salida>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit up counter for signal <ciclo>.
    Summary:
	inferred   1 Counter(s).
Unit <Mux> synthesized.


Synthesizing Unit <BCD7>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/BCD7.vhd".
    Found 16x7-bit ROM for signal <led$mux0021> created at line 70.
    Found 16x7-bit ROM for signal <led$mux0022> created at line 108.
    Found 4-bit 4-to-1 multiplexer for signal <digit>.
    Found 7-bit 4-to-1 multiplexer for signal <led>.
    Summary:
	inferred   2 ROM(s).
	inferred  11 Multiplexer(s).
Unit <BCD7> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/Datapath.vhd".
WARNING:Xst:1305 - Output <signo> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <signo_i2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signo_i1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <segment_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Datapath> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.7. Cambiado totalmente/TOP.vhd".
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 10
 15-bit register                                       : 1
 4-bit register                                        : 7
 8-bit register                                        : 2
# Latches                                              : 8
 1-bit latch                                           : 1
 4-bit latch                                           : 4
 8-bit latch                                           : 3
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_FSM/current_state/FSM> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <bufer_1> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_2> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_3> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_81>.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_82>.
WARNING:Xst:2677 - Node <s_14> of sequential type is unconnected in block <multipli>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 59
 Flip-Flops                                            : 59
# Latches                                              : 8
 1-bit latch                                           : 1
 4-bit latch                                           : 4
 8-bit latch                                           : 3
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <reg_8> ...

Optimizing unit <Multiplicador> ...

Optimizing unit <Conv_8> ...

Optimizing unit <Conv_14> ...

Optimizing unit <Mux2> ...

Optimizing unit <Mux> ...

Optimizing unit <Datapath> ...
WARNING:Xst:1710 - FF/Latch <Inst_Datapath/reg_43/bufer_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Datapath/reg_43/bufer_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Datapath/reg_43/bufer_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Datapath/mux_2/y_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/multipli/s_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/reg_81/bufer_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/reg_82/bufer_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/dmux_2/o1_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/dmux_2/o2_7> of sequential type is unconnected in block <TOP>.

Mapping all equations...
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_0> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_1> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_2> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_3> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_4> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_5> is equivalent to a wire in block <TOP>.
WARNING:Xst:1294 - Latch <Inst_Datapath/mux_2/y_6> is equivalent to a wire in block <TOP>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 12.
FlipFlop Inst_Datapath/multipli/s_10 has been replicated 1 time(s)
FlipFlop Inst_Datapath/multipli/s_11 has been replicated 1 time(s)
FlipFlop Inst_Datapath/multipli/s_12 has been replicated 1 time(s)
FlipFlop Inst_Datapath/multipli/s_13 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 721
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 46
#      LUT2_D                      : 8
#      LUT2_L                      : 4
#      LUT3                        : 53
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 262
#      LUT4_D                      : 20
#      LUT4_L                      : 8
#      MULT_AND                    : 4
#      MUXCY                       : 109
#      MUXF5                       : 48
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 154
#      FD                          : 18
#      FDC                         : 105
#      LD                          : 14
#      LDCP                        : 1
#      LDCP_1                      : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      250  out of   1920    13%  
 Number of Slice Flip Flops:            153  out of   3840     3%  
 Number of 4 input LUTs:                471  out of   3840    12%  
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    173    13%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)                       | Load  |
-----------------------------------------------------------------------------------------------+---------------------------------------------+-------+
clk                                                                                            | BUFGP                                       | 123   |
Inst_Datapath/multiplexor1/digito_not0001(Inst_Datapath/multiplexor1/digito_not0001_wg_cy<7>:O)| NONE(*)(Inst_Datapath/multiplexor1/salida_0)| 8     |
Inst_Datapath/multiplexor2/digito_not0001(Inst_Datapath/multiplexor2/digito_not0001_wg_cy<7>:O)| NONE(*)(Inst_Datapath/multiplexor2/salida_0)| 8     |
Inst_Datapath/multipli/s_11                                                                    | NONE(Inst_Datapath/convertidor_14/overflow) | 1     |
Inst_FSM/current_state_FSM_FFd2                                                                | NONE(Inst_Datapath/dmux_2/o1_6)             | 14    |
-----------------------------------------------------------------------------------------------+---------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Control Signal                                                                                           | Buffer(FF name)                            | Load  |
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
reset                                                                                                    | IBUF                                       | 41    |
Inst_Datapath/multiplexor1/ciclo_or0000(Inst_Datapath/multiplexor1/ciclo_or000036:O)                     | NONE(Inst_Datapath/multiplexor1/ciclo_0)   | 32    |
Inst_Datapath/multiplexor2/ciclo_or0000(Inst_Datapath/multiplexor2/ciclo_or000036:O)                     | NONE(Inst_Datapath/multiplexor2/ciclo_0)   | 32    |
N0(XST_GND:G)                                                                                            | NONE(Inst_Datapath/multiplexor1/digito_0)  | 2     |
Inst_Datapath/convertidor_14/overflow_0_not0000(Inst_Datapath/convertidor_14/overflow_0_not00001_INV_0:O)| NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
Inst_Datapath/multiplexor1/digito_0__or0000(Inst_Datapath/multiplexor1/digito_0__or00001:O)              | NONE(Inst_Datapath/multiplexor1/digito_0)  | 1     |
Inst_Datapath/multiplexor1/digito_1__and0000(Inst_Datapath/multiplexor1/digito_1__and00001:O)            | NONE(Inst_Datapath/multiplexor1/digito_1)  | 1     |
Inst_Datapath/multiplexor1/digito_1__or0000(Inst_Datapath/multiplexor1/digito_1__or00001:O)              | NONE(Inst_Datapath/multiplexor1/digito_1)  | 1     |
Inst_Datapath/multiplexor1/digito_2__and0000(Inst_Datapath/multiplexor1/digito_2__and00001:O)            | NONE(Inst_Datapath/multiplexor1/digito_2)  | 1     |
Inst_Datapath/multiplexor1/digito_2__or0000(Inst_Datapath/multiplexor1/digito_2__or00001:O)              | NONE(Inst_Datapath/multiplexor1/digito_2)  | 1     |
Inst_Datapath/multiplexor1/digito_3__and0000(Inst_Datapath/multiplexor1/digito_or00001:O)                | NONE(Inst_Datapath/multiplexor1/digito_3)  | 1     |
Inst_Datapath/multiplexor1/digito_3__or0000(Inst_Datapath/multiplexor1/digito_cmp_eq00002_f5:O)          | NONE(Inst_Datapath/multiplexor1/digito_3)  | 1     |
Inst_Datapath/multiplexor1/salida_0__and0000(Inst_Datapath/multiplexor1/salida_0__and00001:O)            | NONE(Inst_Datapath/multiplexor1/salida_0)  | 1     |
Inst_Datapath/multiplexor1/salida_0__and0001(Inst_Datapath/multiplexor1/salida_0__and00011:O)            | NONE(Inst_Datapath/multiplexor1/salida_0)  | 1     |
Inst_Datapath/multiplexor1/salida_1__and0000(Inst_Datapath/multiplexor1/salida_1__and00001:O)            | NONE(Inst_Datapath/multiplexor1/salida_1)  | 1     |
Inst_Datapath/multiplexor1/salida_1__and0001(Inst_Datapath/multiplexor1/salida_1__and00011:O)            | NONE(Inst_Datapath/multiplexor1/salida_1)  | 1     |
Inst_Datapath/multiplexor1/salida_2__and0000(Inst_Datapath/multiplexor1/salida_2__and00001:O)            | NONE(Inst_Datapath/multiplexor1/salida_2)  | 1     |
Inst_Datapath/multiplexor1/salida_2__and0001(Inst_Datapath/multiplexor1/salida_2__and00011:O)            | NONE(Inst_Datapath/multiplexor1/salida_2)  | 1     |
Inst_Datapath/multiplexor1/salida_3__and0000(Inst_Datapath/multiplexor1/salida_3__and00001:O)            | NONE(Inst_Datapath/multiplexor1/salida_3)  | 1     |
Inst_Datapath/multiplexor1/salida_3__and0001(Inst_Datapath/multiplexor1/salida_3__and00011:O)            | NONE(Inst_Datapath/multiplexor1/salida_3)  | 1     |
Inst_Datapath/multiplexor2/digito_0__or0000(Inst_Datapath/multiplexor2/digito_0__or00001:O)              | NONE(Inst_Datapath/multiplexor2/digito_0)  | 1     |
Inst_Datapath/multiplexor2/digito_1__and0000(Inst_Datapath/multiplexor2/digito_1__and00001:O)            | NONE(Inst_Datapath/multiplexor2/digito_1)  | 1     |
Inst_Datapath/multiplexor2/digito_1__or0000(Inst_Datapath/multiplexor2/digito_1__or00001:O)              | NONE(Inst_Datapath/multiplexor2/digito_1)  | 1     |
Inst_Datapath/multiplexor2/digito_2__and0000(Inst_Datapath/multiplexor2/digito_2__and00001:O)            | NONE(Inst_Datapath/multiplexor2/digito_2)  | 1     |
Inst_Datapath/multiplexor2/digito_2__or0000(Inst_Datapath/multiplexor2/digito_2__or00001:O)              | NONE(Inst_Datapath/multiplexor2/digito_2)  | 1     |
Inst_Datapath/multiplexor2/digito_3__and0000(Inst_Datapath/multiplexor2/digito_or00001:O)                | NONE(Inst_Datapath/multiplexor2/digito_3)  | 1     |
Inst_Datapath/multiplexor2/digito_3__or0000(Inst_Datapath/multiplexor2/digito_cmp_eq00002_f5:O)          | NONE(Inst_Datapath/multiplexor2/digito_3)  | 1     |
Inst_Datapath/multiplexor2/salida_0__and0000(Inst_Datapath/multiplexor2/salida_0__and00001:O)            | NONE(Inst_Datapath/multiplexor2/salida_0)  | 1     |
Inst_Datapath/multiplexor2/salida_0__and0001(Inst_Datapath/multiplexor2/salida_0__and00011:O)            | NONE(Inst_Datapath/multiplexor2/salida_0)  | 1     |
Inst_Datapath/multiplexor2/salida_1__and0000(Inst_Datapath/multiplexor2/salida_1__and00001:O)            | NONE(Inst_Datapath/multiplexor2/salida_1)  | 1     |
Inst_Datapath/multiplexor2/salida_1__and0001(Inst_Datapath/multiplexor2/salida_1__and00011:O)            | NONE(Inst_Datapath/multiplexor2/salida_1)  | 1     |
Inst_Datapath/multiplexor2/salida_2__and0000(Inst_Datapath/multiplexor2/salida_2__and00001:O)            | NONE(Inst_Datapath/multiplexor2/salida_2)  | 1     |
Inst_Datapath/multiplexor2/salida_2__and0001(Inst_Datapath/multiplexor2/salida_2__and00011:O)            | NONE(Inst_Datapath/multiplexor2/salida_2)  | 1     |
Inst_Datapath/multiplexor2/salida_3__and0000(Inst_Datapath/multiplexor2/salida_3__and00001:O)            | NONE(Inst_Datapath/multiplexor2/salida_3)  | 1     |
Inst_Datapath/multiplexor2/salida_3__and0001(Inst_Datapath/multiplexor2/salida_3__and00011:O)            | NONE(Inst_Datapath/multiplexor2/salida_3)  | 1     |
Inst_Datapath/multipli/s_12(Inst_Datapath/multipli/s_12:Q)                                               | NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.165ns (Maximum Frequency: 65.942MHz)
   Minimum input arrival time before clock: 2.221ns
   Maximum output required time after clock: 8.135ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.165ns (frequency: 65.942MHz)
  Total number of paths / destination ports: 1474647 / 109
-------------------------------------------------------------------------
Delay:               15.165ns (Levels of Logic = 12)
  Source:            Inst_Datapath/multipli/s_9 (FF)
  Destination:       Inst_Datapath/reg_47/bufer_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Datapath/multipli/s_9 to Inst_Datapath/reg_47/bufer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.626   1.227  Inst_Datapath/multipli/s_9 (Inst_Datapath/multipli/s_9)
     LUT4:I3->O            2   0.479   0.915  Inst_Datapath/convertidor_14/s_15_mux000311_SW1 (N156)
     LUT4:I1->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_16_mux00031_F (N247)
     MUXF5:I0->O           9   0.314   1.014  Inst_Datapath/convertidor_14/s_16_mux00031 (Inst_Datapath/convertidor_14/Madd_s_17_14_add0004_lut<3>)
     LUT4:I2->O            3   0.479   0.830  Inst_Datapath/convertidor_14/s_15_mux00052_SW0 (N174)
     LUT3:I2->O            4   0.479   0.802  Inst_Datapath/convertidor_14/s_15_mux00052 (Inst_Datapath/convertidor_14/Madd_s_17_14_add0006_lut<2>)
     LUT4:I3->O            8   0.479   1.216  Inst_Datapath/convertidor_14/s_17_mux00061 (Inst_Datapath/convertidor_14/Madd_s_21_18_add0004_cy<0>)
     LUT4:I0->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_21_mux00051_SW1_F (N245)
     MUXF5:I0->O           1   0.314   0.851  Inst_Datapath/convertidor_14/s_21_mux00051_SW1 (N107)
     LUT3:I1->O            9   0.479   0.955  Inst_Datapath/convertidor_14/s_21_mux00051 (Inst_Datapath/convertidor_14/Madd_s_25_22_add0003_cy<0>)
     MUXF5:S->O            4   0.540   0.949  Inst_Datapath/convertidor_14/Madd_s_29_26_add0001_cy<1>11_SW0 (N78)
     LUT4_L:I1->LO         1   0.479   0.123  Inst_Datapath/convertidor_14/s_28_cmp_gt000136 (Inst_Datapath/convertidor_14/s_28_cmp_gt0001)
     LUT4:I3->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_27_mux00011 (Inst_Datapath/millares_i2<2>)
     FDC:D                     0.176          Inst_Datapath/reg_47/bufer_2
    ----------------------------------------
    Total                     15.165ns (6.281ns logic, 8.884ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.221ns (Levels of Logic = 2)
  Source:            enter1 (PAD)
  Destination:       Inst_FSM/current_state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: enter1 to Inst_FSM/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.851  enter1_IBUF (enter1_IBUF)
     LUT3:I1->O            1   0.479   0.000  Inst_FSM/current_state_FSM_FFd2-In1 (Inst_FSM/current_state_FSM_FFd2-In)
     FDC:D                     0.176          Inst_FSM/current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.221ns (1.370ns logic, 0.851ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_FSM/current_state_FSM_FFd2'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              1.636ns (Levels of Logic = 1)
  Source:            din<6> (PAD)
  Destination:       Inst_Datapath/dmux_2/o1_6 (LATCH)
  Destination Clock: Inst_FSM/current_state_FSM_FFd2 rising

  Data Path: din<6> to Inst_Datapath/dmux_2/o1_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  din_6_IBUF (din_6_IBUF)
     LD:D                      0.176          Inst_Datapath/dmux_2/o1_6
    ----------------------------------------
    Total                      1.636ns (0.891ns logic, 0.745ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Datapath/multipli/s_11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            Inst_Datapath/convertidor_14/overflow (LATCH)
  Destination:       overflow (PAD)
  Source Clock:      Inst_Datapath/multipli/s_11 falling

  Data Path: Inst_Datapath/convertidor_14/overflow to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.551   0.681  Inst_Datapath/convertidor_14/overflow (Inst_Datapath/convertidor_14/overflow)
     OBUF:I->O                 4.909          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Datapath/multiplexor1/digito_not0001'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              8.135ns (Levels of Logic = 3)
  Source:            Inst_Datapath/multiplexor1/salida_0 (LATCH)
  Destination:       segments<6> (PAD)
  Source Clock:      Inst_Datapath/multiplexor1/digito_not0001 rising

  Data Path: Inst_Datapath/multiplexor1/salida_0 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           7   0.551   1.201  Inst_Datapath/multiplexor1/salida_0 (Inst_Datapath/multiplexor1/salida_0)
     LUT4:I0->O            1   0.479   0.000  Inst_Datapath/decodificador/Mmux_led712 (Inst_Datapath/decodificador/Mmux_led711)
     MUXF5:I0->O           1   0.314   0.681  Inst_Datapath/decodificador/Mmux_led71_f5 (segments_6_OBUF)
     OBUF:I->O                 4.909          segments_6_OBUF (segments<6>)
    ----------------------------------------
    Total                      8.135ns (6.253ns logic, 1.882ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Datapath/multiplexor2/digito_not0001'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              8.135ns (Levels of Logic = 3)
  Source:            Inst_Datapath/multiplexor2/salida_0 (LATCH)
  Destination:       segments<6> (PAD)
  Source Clock:      Inst_Datapath/multiplexor2/digito_not0001 rising

  Data Path: Inst_Datapath/multiplexor2/salida_0 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           7   0.551   1.201  Inst_Datapath/multiplexor2/salida_0 (Inst_Datapath/multiplexor2/salida_0)
     LUT4:I0->O            1   0.479   0.000  Inst_Datapath/decodificador/Mmux_led711 (Inst_Datapath/decodificador/Mmux_led71)
     MUXF5:I1->O           1   0.314   0.681  Inst_Datapath/decodificador/Mmux_led71_f5 (segments_6_OBUF)
     OBUF:I->O                 4.909          segments_6_OBUF (segments<6>)
    ----------------------------------------
    Total                      8.135ns (6.253ns logic, 1.882ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.984ns (Levels of Logic = 2)
  Source:            Inst_FSM/current_state_FSM_FFd1 (FF)
  Destination:       digits<3> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_FSM/current_state_FSM_FFd1 to digits<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.626   1.289  Inst_FSM/current_state_FSM_FFd1 (Inst_FSM/current_state_FSM_FFd1)
     LUT3:I0->O            1   0.479   0.681  Inst_Datapath/decodificador/Mmux_digit11 (digits_0_OBUF)
     OBUF:I->O                 4.909          digits_0_OBUF (digits<0>)
    ----------------------------------------
    Total                      7.984ns (6.014ns logic, 1.970ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.27 secs
 
--> 

Total memory usage is 280836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   47 (   0 filtered)
Number of infos    :    2 (   0 filtered)

