<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_Top_areasrr.htm#Top"><h5 align="center">Top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Communication"><h5 align="center">Communication</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.UART_Protocol_UART_Protocol_1"><h5 align="center">UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2"><h5 align="center">COREFIFO_C0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1"><h5 align="center">COREFIFO_C0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1"><h5 align="center">UART_TX_Protocol_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1"><h5 align="center">UART_RX_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1"><h5 align="center">Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.UART_Protocol_UART_Protocol_0"><h5 align="center">UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0"><h5 align="center">COREFIFO_C0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREFIFO_C0_0"><h5 align="center">COREFIFO_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0"><h5 align="center">UART_TX_Protocol_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0"><h5 align="center">UART_RX_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0"><h5 align="center">Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.COREFIFO_C1"><h5 align="center">COREFIFO_C1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.COREFIFO_C3"><h5 align="center">COREFIFO_C3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_Switch"><h5 align="center">Communication_Switch</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_Controler"><h5 align="center">Communication_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_CMD_MUX"><h5 align="center">Communication_CMD_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.Communication_ANW_MUX"><h5 align="center">Communication_ANW_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Communication.USB_3_Protocol"><h5 align="center">USB_3_Protocol</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C11"><h5 align="center">COREFIFO_C11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.Synchronizer_1"><h5 align="center">Synchronizer_1</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.Communication_TX_Arbiter2_1_1"><h5 align="center">Communication_TX_Arbiter2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.ft601_fifo_interface"><h5 align="center">ft601_fifo_interface</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C8"><h5 align="center">COREFIFO_C8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C7"><h5 align="center">COREFIFO_C7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Data_Block"><h5 align="center">Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.DataSource_Transcievers"><h5 align="center">DataSource_Transcievers</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_2"><h5 align="center">COREFIFO_C13_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_1"><h5 align="center">COREFIFO_C13_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.PF_XCVR_ERM_C8_1"><h5 align="center">PF_XCVR_ERM_C8_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1.CORERFDsicr_6s_10s_2s_1"><h5 align="center">CORERFDsicr_6s_10s_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_1_1"><h5 align="center">CORERFDsync_1s_0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1"><h5 align="center">CORERFDsync_1s_0_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_1"><h5 align="center">CORERFDplsgen_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1"><h5 align="center">CORERFDgrycnt_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_1"><h5 align="center">CORERFDsyncen_2s_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_1"><h5 align="center">CORERFDsmplcnt_10s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_1"><h5 align="center">CORERFDbincnt_10s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_1"><h5 align="center">CORERFDshcnt_6s_2s_1</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_1"><h5 align="center">CORERFDfrqerrarb_6s_1</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.TxLaneControl_1"><h5 align="center">TxLaneControl_1</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_2"><h5 align="center">Synchronizer_6_2</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">Synchronizer_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_1"><h5 align="center">COREFIFO_C12_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_2"><h5 align="center">COREFIFO_C12_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_1_0"><h5 align="center">COREFIFO_C13_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_0"><h5 align="center">COREFIFO_C13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.PF_XCVR_ERM_C8_0"><h5 align="center">PF_XCVR_ERM_C8_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0"><h5 align="center">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0"><h5 align="center">CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0.CORERFDsicr_6s_10s_2s_0"><h5 align="center">CORERFDsicr_6s_10s_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_1_0"><h5 align="center">CORERFDsync_1s_0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0"><h5 align="center">CORERFDsync_1s_0_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s_0"><h5 align="center">CORERFDplsgen_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0"><h5 align="center">CORERFDgrycnt_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0_0"><h5 align="center">CORERFDsyncen_2s_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s_0"><h5 align="center">CORERFDsmplcnt_10s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_0"><h5 align="center">CORERFDbincnt_10s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_0"><h5 align="center">CORERFDshcnt_6s_2s_0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_0"><h5 align="center">CORERFDfrqerrarb_6s_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.TxLaneControl_0"><h5 align="center">TxLaneControl_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.Synchronizer_4"><h5 align="center">Synchronizer_4</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">Synchronizer_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">RxLaneControl_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_0"><h5 align="center">COREFIFO_C12_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_1_0"><h5 align="center">COREFIFO_C12_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0"><h5 align="center">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.PF_CCC_C5"><h5 align="center">PF_CCC_C5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C5.PF_CCC_C5_PF_CCC_C5_0_PF_CCC"><h5 align="center">PF_CCC_C5_PF_CCC_C5_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.TxMainLinkController"><h5 align="center">TxMainLinkController</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.Test_Generator_for_Lanes"><h5 align="center">Test_Generator_for_Lanes</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.Synchronizer_5"><h5 align="center">Synchronizer_5</h5></a><br><a href="rpt_Top_areasrr.htm#DataSource_Transcievers.RxMainLinkController"><h5 align="center">RxMainLinkController</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Event_Info_RAM_Block"><h5 align="center">Event_Info_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_2"><h5 align="center">PF_DPSRAM_C7_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7"><h5 align="center">PF_DPSRAM_C7</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_0"><h5 align="center">PF_DPSRAM_C7_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status"><h5 align="center">PF_DPSRAM_C8_Event_Status</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_1"><h5 align="center">Input_Data_Part_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4"><h5 align="center">COREFIFO_C4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_0"><h5 align="center">COREFIFO_C4_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_1"><h5 align="center">COREFIFO_C4_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_2"><h5 align="center">COREFIFO_C4_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_0"><h5 align="center">Input_Data_Part_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_3"><h5 align="center">COREFIFO_C4_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_4"><h5 align="center">COREFIFO_C4_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_5"><h5 align="center">COREFIFO_C4_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_6"><h5 align="center">COREFIFO_C4_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Sample_RAM_Block"><h5 align="center">Sample_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5"><h5 align="center">PF_DPSRAM_C5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_0"><h5 align="center">PF_DPSRAM_C5_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_1"><h5 align="center">PF_DPSRAM_C5_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_2"><h5 align="center">PF_DPSRAM_C5_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_MUX"><h5 align="center">Sample_RAM_Block_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_Decoder"><h5 align="center">Sample_RAM_Block_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Trigger_Top_Part"><h5 align="center">Trigger_Top_Part</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.COREFIFO_C5"><h5 align="center">COREFIFO_C5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Main"><h5 align="center">Trigger_Main</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Control"><h5 align="center">Trigger_Control</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.FIFOs_Reader"><h5 align="center">FIFOs_Reader</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Communication_Builder"><h5 align="center">Communication_Builder</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.COREFIFO_C10"><h5 align="center">COREFIFO_C10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Controler"><h5 align="center">Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Reset_Controler"><h5 align="center">Reset_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.REGISTERS"><h5 align="center">REGISTERS</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.gpio_controler"><h5 align="center">gpio_controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Command_Decoder"><h5 align="center">Command_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Answer_Encoder"><h5 align="center">Answer_Encoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Controler"><h5 align="center">SPI_LMX_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Controler_0"><h5 align="center">SPI_LMX_Controler_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width_0</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Controler"><h5 align="center">ADI_SPI_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Controler_0"><h5 align="center">ADI_SPI_Controler_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Clock_Reset"><h5 align="center">Clock_Reset</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.CORERESET_PF_C0"><h5 align="center">CORERESET_PF_C0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF"><h5 align="center">CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C0"><h5 align="center">PF_CCC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC"><h5 align="center">PF_CCC_C0_PF_CCC_C0_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C3"><h5 align="center">PF_CCC_C3</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC"><h5 align="center">PF_CCC_C3_PF_CCC_C3_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CLK_DIV_C2"><h5 align="center">PF_CLK_DIV_C2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CLK_DIV_C2.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV"><h5 align="center">PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_INIT_MONITOR_C0"><h5 align="center">PF_INIT_MONITOR_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR"><h5 align="center">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_OSC_C0"><h5 align="center">PF_OSC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC"><h5 align="center">PF_OSC_C0_PF_OSC_C0_0_PF_OSC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Synchronizer_0"><h5 align="center">Synchronizer_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Synchronizer_6_3"><h5 align="center">Synchronizer_6_3</h5></a><br><a name=Top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   Top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8456               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Top:	8456 (36.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           7848               100 %                
ARI1          4774               100 %                
BLACK BOX     239                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Top:	12861 (55.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     929                100 %                
====================================================
Total MEMORY ELEMENTS in the block Top:	929 (4.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     15                 100 %                
===================================================
Total GLOBAL BUFFERS in the block Top:	15 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       108                100 %                
=================================================
Total IO PADS in the block Top:	108 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Clock_Reset>
-----------------------------------------------------------------
########   Utilization report for  cell:   Clock_Reset   ########
Instance path:   Top.Clock_Reset                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.2370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Clock_Reset:	20 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.01270 %            
BLACK BOX     5                  2.09 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Clock_Reset:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     7                  46.7 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Clock_Reset:	7 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.CORERESET_PF_C0>
---------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0   ########
Instance path:   Clock_Reset.CORERESET_PF_C0                         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.CORERESET_PF_C0:	17 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.CORERESET_PF_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.CORERESET_PF_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF   ########
Instance path:   CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	17 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   Clock_Reset.PF_CCC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C3>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C3   ########
Instance path:   Clock_Reset.PF_CCC_C3                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C3_PF_CCC_C3_0_PF_CCC   ########
Instance path:   PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C3.PF_CCC_C3_PF_CCC_C3_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CLK_DIV_C2>
-------------------------------------------------------------------
########   Utilization report for  cell:   PF_CLK_DIV_C2   ########
Instance path:   Clock_Reset.PF_CLK_DIV_C2                         
===================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CLK_DIV_C2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CLK_DIV_C2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CLK_DIV_C2.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV   ########
Instance path:   PF_CLK_DIV_C2.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV                       
==============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CLK_DIV_C2.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CLK_DIV_C2.PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_INIT_MONITOR_C0>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0   ########
Instance path:   Clock_Reset.PF_INIT_MONITOR_C0                         
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_INIT_MONITOR_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR   ########
Instance path:   PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR                  
=============================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_OSC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0   ########
Instance path:   Clock_Reset.PF_OSC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_OSC_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_OSC_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0_PF_OSC_C0_0_PF_OSC   ########
Instance path:   PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Synchronizer_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_0   ########
Instance path:   Clock_Reset.Synchronizer_0                         
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.03550 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Synchronizer_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.Synchronizer_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Communication>
-------------------------------------------------------------------
########   Utilization report for  cell:   Communication   ########
Instance path:   Top.Communication                                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3022               35.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Communication:	3022 (13.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2268               28.9 %               
ARI1          868                18.2 %               
BLACK BOX     2                  0.8370 %             
======================================================
Total COMBINATIONAL LOGIC in the block Top.Communication:	3138 (13.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     34                 3.66 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Communication:	34 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.COREFIFO_C1>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1   ########
Instance path:   Communication.COREFIFO_C1                       
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.COREFIFO_C1:	77 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.7390 %             
ARI1     35                 0.7330 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.COREFIFO_C1:	93 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.COREFIFO_C1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0   ########
Instance path:   COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	77 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.7390 %             
ARI1     35                 0.7330 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	93 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.390 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	33 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.1910 %             
ARI1     35                 0.7330 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	50 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.COREFIFO_C3>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3   ########
Instance path:   Communication.COREFIFO_C3                       
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.COREFIFO_C3:	77 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.7390 %             
ARI1     35                 0.7330 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.COREFIFO_C3:	93 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.COREFIFO_C3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0   ########
Instance path:   COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 0.9110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	77 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 0.7390 %             
ARI1     35                 0.7330 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	93 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.390 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	33 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.1910 %             
ARI1     35                 0.7330 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	50 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_ANW_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_ANW_MUX   ########
Instance path:   Communication.Communication_ANW_MUX                       
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.05910 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_ANW_MUX:	5 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.140 %              
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_ANW_MUX:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_CMD_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_CMD_MUX   ########
Instance path:   Communication.Communication_CMD_MUX                       
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.0710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_CMD_MUX:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      124                1.58 %               
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_CMD_MUX:	124 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_Controler>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Controler   ########
Instance path:   Communication.Communication_Controler                       
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.2840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_Controler:	24 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.4330 %             
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_Controler:	34 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.Communication_Switch>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Switch   ########
Instance path:   Communication.Communication_Switch                       
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.Communication_Switch:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.08920 %            
=================================================
Total COMBINATIONAL LOGIC in the block Communication.Communication_Switch:	7 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_UART_Protocol_0   ########
Instance path:   Communication.UART_Protocol_UART_Protocol_0                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1041               12.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.UART_Protocol_UART_Protocol_0:	1041 (4.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           729                9.29 %               
ARI1          281                5.89 %               
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Communication.UART_Protocol_UART_Protocol_0:	1011 (4.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5380 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.UART_Protocol_UART_Protocol_0:	5 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREFIFO_C0_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREFIFO_C0_0       
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                3.68 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_0:	311 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                2.36 %               
ARI1     92                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_0:	277 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1   ########
Instance path:   COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1                       
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                3.68 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1:	311 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                2.36 %               
ARI1     92                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1:	277 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1:	144 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.7260 %             
ARI1     92                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1:	149 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.9930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0:	84 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.5860 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_0:	46 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1   ########                                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                3.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0:	280 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                1.64 %               
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0:	220 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0   ########
Instance path:   COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                3.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0:	280 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                1.64 %               
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0:	220 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                1.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0:	145 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.7260 %             
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0:	148 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0
=========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.4840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_0:	38 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0
==================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0   ########                                                            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0
===================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                2.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0:	204 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                2.48 %               
ARI1     47                 0.9840 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0:	242 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0   ########     
Instance path:   COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                2.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0:	204 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                2.48 %               
ARI1     47                 0.9840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0:	242 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0   ########                                      
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0
============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.9930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0:	84 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      179                2.28 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_0:	179 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0   ########                                      
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.4490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0:	38 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1530 %             
ARI1     47                 0.9840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_0:	59 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0   ########                                      
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0
==========================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0   ########                                                          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0
=================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.9340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0:	79 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.8660 %             
ARI1     19                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0:	87 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0   ########     
Instance path:   COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.9340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0:	79 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.8660 %             
ARI1     19                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0:	87 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
ARI1     14                 0.2930 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0:	24 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0
======================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0:	32 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0:	42 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0
===============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.1910 %             
ARI1     5                  0.1050 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0:	20 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0       
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.08280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0:	7 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0       
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                1.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     32                 0.670 %              
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0:	88 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.710 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0:	60 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 1.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0:	95 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_UART_Protocol_1   ########
Instance path:   Communication.UART_Protocol_UART_Protocol_1                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1041               12.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.UART_Protocol_UART_Protocol_1:	1041 (4.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           729                9.29 %               
ARI1          281                5.89 %               
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block Communication.UART_Protocol_UART_Protocol_1:	1011 (4.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5380 %             
====================================================
Total MEMORY ELEMENTS in the block Communication.UART_Protocol_UART_Protocol_1:	5 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                3.68 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1:	311 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                2.36 %               
ARI1     92                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1:	277 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2   ########
Instance path:   COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                3.68 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2:	311 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                2.36 %               
ARI1     92                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2:	277 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0:	144 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.7260 %             
ARI1     92                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0:	149 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4
=========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5   ########                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5
=========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.9930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1:	84 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.5860 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_UART_Protocol_UART_Protocol_1:	46 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0   ########            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0
======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2   ########                                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2
=============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_2   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                3.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2:	280 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                1.64 %               
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2:	220 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0   ########
Instance path:   COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                3.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0:	280 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                1.64 %               
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0:	220 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2   ########          
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                1.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2:	145 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.7260 %             
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2:	148 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1
=========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3   ########                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1   ########          
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.4840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0_UART_Protocol_UART_Protocol_1:	38 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1   ########          
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1
================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1   ########                                                            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1
===================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                2.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1:	204 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                2.48 %               
ARI1     47                 0.9840 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1:	242 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1   ########     
Instance path:   COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                2.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1:	204 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                2.48 %               
ARI1     47                 0.9840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1:	242 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1   ########                                      
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1
============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.9930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1:	84 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      179                2.28 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_UART_Protocol_UART_Protocol_1:	179 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1   ########                                      
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.4490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1:	38 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1530 %             
ARI1     47                 0.9840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_UART_Protocol_UART_Protocol_1:	59 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1   ########                                      
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1
==========================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1   ########                                                          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1
=================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.9340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1:	79 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.8660 %             
ARI1     19                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1:	87 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1   ########     
Instance path:   COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.9340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1:	79 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.8660 %             
ARI1     19                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1:	87 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
ARI1     14                 0.2930 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1:	24 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1
======================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1:	32 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1:	42 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1
===============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.1910 %             
ARI1     5                  0.1050 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1:	20 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1       
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.08280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1:	7 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1       
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                1.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     32                 0.670 %              
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1:	88 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.710 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1:	60 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 1.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1:	95 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Communication.USB_3_Protocol>
--------------------------------------------------------------------
########   Utilization report for  cell:   USB_3_Protocol   ########
Instance path:   Communication.USB_3_Protocol                       
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      750                8.87 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Communication.USB_3_Protocol:	750 (3.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      518                6.6 %                
ARI1     236                4.94 %               
=================================================
Total COMBINATIONAL LOGIC in the block Communication.USB_3_Protocol:	754 (3.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     20                 2.15 %               
====================================================
Total MEMORY ELEMENTS in the block Communication.USB_3_Protocol:	20 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C11>
------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11   ########
Instance path:   USB_3_Protocol.COREFIFO_C11                      
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C11:	180 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 1.16 %               
ARI1     58                 1.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C11:	149 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C11:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0   ########
Instance path:   COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0                        
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0:	180 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 1.16 %               
ARI1     58                 1.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0:	149 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.4840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0:	38 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.5440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0:	46 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.2290 %             
ARI1     58                 1.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0:	76 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_LSRAM_top   ########                                
Instance path:   COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C7>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7   ########
Instance path:   USB_3_Protocol.COREFIFO_C7                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      312                3.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C7:	312 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      154                1.96 %               
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C7:	245 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C7:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0   ########
Instance path:   COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      312                3.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0:	312 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      154                1.96 %               
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0:	245 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                1.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0:	145 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.7520 %             
ARI1     91                 1.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0:	150 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication
======================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0
========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Communication_0:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.9930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0:	84 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.5990 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0:	47 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C8>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8   ########
Instance path:   USB_3_Protocol.COREFIFO_C8                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                2.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C8:	205 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                1.4 %                
ARI1     87                 1.82 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C8:	197 (0.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C8:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0   ########
Instance path:   COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                2.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0:	205 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                1.4 %                
ARI1     87                 1.82 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0:	197 (0.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0   ########         
Instance path:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0:	169 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.9560 %             
ARI1     87                 1.82 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0:	162 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication
======================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0
========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Communication_0:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.Communication_TX_Arbiter2_1_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_1_1   ########
Instance path:   USB_3_Protocol.Communication_TX_Arbiter2_1_1                      
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.08280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.Communication_TX_Arbiter2_1_1:	7 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.9810 %             
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.Communication_TX_Arbiter2_1_1:	77 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.Synchronizer_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_1   ########
Instance path:   USB_3_Protocol.Synchronizer_1                      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.Synchronizer_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.ft601_fifo_interface>
--------------------------------------------------------------------------
########   Utilization report for  cell:   ft601_fifo_interface   ########
Instance path:   USB_3_Protocol.ft601_fifo_interface                      
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.520 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.ft601_fifo_interface:	44 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      86                 1.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.ft601_fifo_interface:	86 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Controler>
---------------------------------------------------------------
########   Utilization report for  cell:   Controler   ########
Instance path:   Top.Controler                                 
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1019               12.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Controler:	1019 (4.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      955                12.2 %               
ARI1     359                7.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top.Controler:	1314 (5.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block Top.Controler:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Controler:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Controler>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Controler   ########
Instance path:   Controler.ADI_SPI_Controler                           
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Controler:	126 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 1.01 %               
ARI1     75                 1.57 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Controler:	154 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Controler_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Controler_0   ########
Instance path:   Controler.ADI_SPI_Controler_0                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Controler_0:	126 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 1.01 %               
ARI1     75                 1.57 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Controler_0:	154 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Answer_Encoder>
--------------------------------------------------------------------
########   Utilization report for  cell:   Answer_Encoder   ########
Instance path:   Controler.Answer_Encoder                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.5320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Answer_Encoder:	45 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      147                1.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Answer_Encoder:	147 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Command_Decoder>
---------------------------------------------------------------------
########   Utilization report for  cell:   Command_Decoder   ########
Instance path:   Controler.Command_Decoder                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      95                 1.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Command_Decoder:	95 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      74                 0.9430 %             
ARI1     32                 0.670 %              
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Command_Decoder:	106 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.REGISTERS>
---------------------------------------------------------------
########   Utilization report for  cell:   REGISTERS   ########
Instance path:   Controler.REGISTERS                           
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.0710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.REGISTERS:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block Controler.REGISTERS:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.REGISTERS:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Reset_Controler>
---------------------------------------------------------------------
########   Utilization report for  cell:   Reset_Controler   ########
Instance path:   Controler.Reset_Controler                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      139                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Reset_Controler:	139 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      187                2.38 %               
ARI1     66                 1.38 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Reset_Controler:	253 (1.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block Controler.Reset_Controler:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Controler>
-----------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Controler   ########
Instance path:   Controler.SPI_LMX_Controler                           
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Controler:	115 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.7770 %             
ARI1     6                  0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Controler:	67 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width   ########
Instance path:   SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width                   
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.4970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width:	42 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1   ########
Instance path:   SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1                   
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.8630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	73 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.7770 %             
ARI1     6                  0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	67 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Controler_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Controler_0   ########
Instance path:   Controler.SPI_LMX_Controler_0                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Controler_0:	115 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.7770 %             
ARI1     6                  0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Controler_0:	67 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width_0   ########
Instance path:   SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0                 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.4970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0:	42 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0   ########
Instance path:   SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0                 
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.8630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	73 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.7770 %             
ARI1     6                  0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	67 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.gpio_controler>
--------------------------------------------------------------------
########   Utilization report for  cell:   gpio_controler   ########
Instance path:   Controler.gpio_controler                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      252                2.98 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.gpio_controler:	252 (1.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      260                3.31 %               
ARI1     99                 2.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.gpio_controler:	359 (1.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Data_Block>
----------------------------------------------------------------
########   Utilization report for  cell:   Data_Block   ########
Instance path:   Top.Data_Block                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4393               52 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Data_Block:	4393 (18.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4624               58.9 %               
ARI1          3547               74.3 %               
BLACK BOX     231                96.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Data_Block:	8402 (36.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     894                96.2 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Data_Block:	894 (3.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  33.3 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Data_Block:	5 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.COREFIFO_C10>
------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10   ########
Instance path:   Data_Block.COREFIFO_C10                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                2.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.COREFIFO_C10:	205 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                1.44 %               
ARI1     88                 1.84 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.COREFIFO_C10:	201 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.COREFIFO_C10:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0   ########
Instance path:   COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0                        
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                2.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0:	205 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                1.44 %               
ARI1     88                 1.84 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0:	201 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0   ########           
Instance path:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0:	169 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 0.9940 %             
ARI1     88                 1.84 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0:	166 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block
=======================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0   ########                 
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0
=========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s   ########           
Instance path:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_LSRAM_top   ########                                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.72 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Communication_Builder>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Builder   ########
Instance path:   Data_Block.Communication_Builder                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      277                3.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Communication_Builder:	277 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      148                1.89 %               
ARI1     136                2.85 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Communication_Builder:	284 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.DataSource_Transcievers>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   DataSource_Transcievers   ########
Instance path:   Data_Block.DataSource_Transcievers                          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2446               28.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.DataSource_Transcievers:	2446 (10.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3451               44 %                 
ARI1          2167               45.4 %               
BLACK BOX     23                 9.62 %               
======================================================
Total COMBINATIONAL LOGIC in the block Data_Block.DataSource_Transcievers:	5641 (24.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     8                  0.8610 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.DataSource_Transcievers:	8 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  33.3 %               
===================================================
Total GLOBAL BUFFERS in the block Data_Block.DataSource_Transcievers:	5 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneLane_Transciever_OneLane_Transciever_0   ########
Instance path:   DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0             
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1190               14.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0:	1190 (5.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1692               21.6 %               
ARI1          1078               22.6 %               
BLACK BOX     10                 4.18 %               
======================================================
Total COMBINATIONAL LOGIC in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0:	2780 (12.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  0.4310 %             
====================================================
Total MEMORY ELEMENTS in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      344                4.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0:	344 (1.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1102               14 %                 
ARI1     719                15.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0:	1821 (7.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_0
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_0:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                1.4 %                
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_0:	175 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1   ########
Instance path:   COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1                      
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                1.4 %                
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1:	175 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.4710 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1:	102 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_3:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_3:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0
=========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.4970 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0:	39 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1
===========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_1.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_1_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_1_0
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_1_0:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                1.55 %               
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_1_0:	173 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C12_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0   ########
Instance path:   COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                1.55 %               
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0:	173 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_0.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.6240 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_2:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_2:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.4970 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_0:	39 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0
===========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_0
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_0:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.6880 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_0:	119 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1   ########
Instance path:   COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1                      
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.6880 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1:	119 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.4710 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1:	102 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_3:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_3:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_1:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_2:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.140 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_1.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_1.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_1_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_1_0
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_1_0:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.8410 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_1_0:	117 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.COREFIFO_C13_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0   ########
Instance path:   COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.8410 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0:	117 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_0.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.6240 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_2:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_2:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0
=========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_3:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.140 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0
=================================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0   ########                  
Instance path:   PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0
=======================================================================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.PF_XCVR_ERM_C8_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.PF_XCVR_ERM_C8_0
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.7690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.PF_XCVR_ERM_C8_0:	65 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           63                 0.8030 %             
ARI1          25                 0.5240 %             
BLACK BOX     9                  3.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.PF_XCVR_ERM_C8_0:	97 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block OneLane_Transciever_OneLane_Transciever_0.PF_XCVR_ERM_C8_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0   ########
Instance path:   PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0                    
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.130 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.2290 %             
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0:	18 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0   ########                        
Instance path:   CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.130 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.2290 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0:	18 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0   ########
Instance path:   PF_XCVR_ERM_C8_0.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0                    
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_0.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
ARI1     8                  0.1680 %             
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0:	21 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0   ########
Instance path:   PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0                    
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.4020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0:	34 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.4080 %             
ARI1     17                 0.3560 %             
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0:	49 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0.CORERFDsicr_6s_10s_2s_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_0   ########                           
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0.CORERFDsicr_6s_10s_2s_0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.3670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0.CORERFDsicr_6s_10s_2s_0:	31 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.3570 %             
ARI1     17                 0.3560 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_0.CORERFDsicr_6s_10s_2s_0:	45 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_0             
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDfrqerrarb_6s_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDgrycnt_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02550 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDplsgen_2s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.09460 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_0:	8 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
ARI1     6                  0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDshcnt_6s_2s_0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.1180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s_0:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.06370 %            
ARI1     11                 0.230 %              
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_0.CORERFDsmplcnt_10s_0:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_0   ########
Instance path:   CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_0                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.1180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_0:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.06370 %            
ARI1     11                 0.230 %              
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_0.CORERFDbincnt_10s_0:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_1_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_1_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_1_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsync_1s_0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_0   ########
Instance path:   CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0_0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.04730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_0.CORERFDsyncen_2s_0_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0   ########
Instance path:   PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0                    
=================================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0   ########
Instance path:   PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_0.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   RxLaneControl_OneLane_Transciever_OneLane_Transciever_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                1.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0:	105 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.6750 %             
ARI1     20                 0.4190 %             
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0:	73 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.Synchronizer_4>
-------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_4   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.Synchronizer_4
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.Synchronizer_4:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_OneLane_Transciever_OneLane_Transciever_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0.TxLaneControl_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   TxLaneControl_0   ########     
Instance path:   OneLane_Transciever_OneLane_Transciever_0.TxLaneControl_0
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.6860 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0.TxLaneControl_0:	58 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                1.55 %               
ARI1     82                 1.72 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0.TxLaneControl_0:	204 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneLane_Transciever_OneLane_Transciever_0_0   ########
Instance path:   DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0             
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1190               14.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0:	1190 (5.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1695               21.6 %               
ARI1          1078               22.6 %               
BLACK BOX     10                 4.18 %               
======================================================
Total COMBINATIONAL LOGIC in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0:	2783 (12.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  0.4310 %             
====================================================
Total MEMORY ELEMENTS in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block DataSource_Transcievers.OneLane_Transciever_OneLane_Transciever_0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      344                4.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0:	344 (1.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1104               14.1 %               
ARI1     719                15.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.Alignment_Fifo_OneLane_Transciever_OneLane_Transciever_0_0:	1823 (7.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_1   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_1
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_1:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                1.4 %                
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_1:	175 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2   ########
Instance path:   COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                1.4 %                
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2:	175 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_1.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.4710 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0:	102 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4   ########                   
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_4:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4   ########                   
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_4:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0   ########                   
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0
=========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4   ########                   
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4
=========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.4970 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_OneLane_Transciever_OneLane_Transciever_0_0:	39 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0   ########               
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2   ########                                
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_2>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_1_2   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_2
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_2:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                1.55 %               
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_2:	173 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C12_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0   ########
Instance path:   COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0                    
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0:	195 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                1.55 %               
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0:	173 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_1_2.COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2   ########             
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.6240 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_0_0:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6_1_0:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6   ########                     
Instance path:   COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z22_layer0_1_2.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2   ########             
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.8040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2:	68 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.4970 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z23_layer0_1_2:	39 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2   ########             
Instance path:   COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z21_layer0_0.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0   ########                                  
Instance path:   COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_32s_32s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_1   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_1
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_1:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.6880 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_1:	119 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2   ########
Instance path:   COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2                    
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.6880 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2:	119 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_1.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.4710 %             
ARI1     65                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0:	102 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4   ########                   
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_4:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4   ########                   
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_4:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5   ########                   
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5
=========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_5:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6   ########                   
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6
=========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_6:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.140 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_OneLane_Transciever_OneLane_Transciever_0_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0   ########               
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0
=======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2   ########                              
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2
=============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_0.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_2>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_1_2   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_2
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_2:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.8410 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_2:	117 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.COREFIFO_C13_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0   ########
Instance path:   COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0                    
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0:	111 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.8410 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0:	117 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_1_2.COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2   ########             
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2:	92 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.6240 %             
ARI1     51                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_0_0:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.1660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6_1_0:	14 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4   ########                     
Instance path:   COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4
===========================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z25_layer0_1_2.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6_OneLane_Transciever_OneLane_Transciever_0_4:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2   ########             
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.140 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z26_layer0_1_2:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2   ########             
Instance path:   COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2
=======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z24_layer0_0.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0
=============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_4s_4s_6_6_0s_1s_2s_0s_0s_1_2.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0
=====================================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0_0   ########                    
Instance path:   PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0_0
===========================================================================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_TX_PLL_C1_OneLane_Transciever_OneLane_Transciever_0_0.PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL_OneLane_Transciever_OneLane_Transciever_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.PF_XCVR_ERM_C8_1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_1   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.PF_XCVR_ERM_C8_1
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.7690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.PF_XCVR_ERM_C8_1:	65 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           63                 0.8030 %             
ARI1          25                 0.5240 %             
BLACK BOX     9                  3.77 %               
======================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.PF_XCVR_ERM_C8_1:	97 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block OneLane_Transciever_OneLane_Transciever_0_0.PF_XCVR_ERM_C8_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0   ########
Instance path:   PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0                    
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.130 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.2290 %             
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0:	18 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0   ########                          
Instance path:   CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.130 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0:	11 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.2290 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORELANEMSTR_2s_1s_OneLane_Transciever_OneLane_Transciever_0_0.CORELANEMSTRmode2_OneLane_Transciever_OneLane_Transciever_0_0:	18 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0   ########
Instance path:   PF_XCVR_ERM_C8_1.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0                    
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.2250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_1.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
ARI1     8                  0.1680 %             
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.CORELCKMGT_Z27_layer0_OneLane_Transciever_OneLane_Transciever_0_0:	21 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1   ########
Instance path:   PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1                    
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.4020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1:	34 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.4080 %             
ARI1     17                 0.3560 %             
=================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1:	49 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1.CORERFDsicr_6s_10s_2s_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsicr_6s_10s_2s_1   ########                           
Instance path:   CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1.CORERFDsicr_6s_10s_2s_1
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.3670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1.CORERFDsicr_6s_10s_2s_1:	31 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.3570 %             
ARI1     17                 0.3560 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_28_layer0_1.CORERFDsicr_6s_10s_2s_1:	45 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDfrqerrarb_6s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_1             
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01180 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.07650 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDfrqerrarb_6s_1:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDgrycnt_2s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDgrycnt_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDplsgen_2s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_1             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02550 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDplsgen_2s_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDshcnt_6s_2s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.09460 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_1:	8 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.1660 %             
ARI1     6                  0.1260 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDshcnt_6s_2s_1:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsmplcnt_10s_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.1180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_1:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.06370 %            
ARI1     11                 0.230 %              
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsicr_6s_10s_2s_1.CORERFDsmplcnt_10s_1:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDbincnt_10s_1   ########
Instance path:   CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_1                
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.1180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_1:	10 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.06370 %            
ARI1     11                 0.230 %              
=================================================
Total COMBINATIONAL LOGIC in the block CORERFDsmplcnt_10s_1.CORERFDbincnt_10s_1:	16 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_0_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_0_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_1_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsync_1s_0_1_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_1_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsync_1s_0_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CORERFDsyncen_2s_0_1   ########
Instance path:   CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_1             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.04730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERFDsicr_6s_10s_2s_1.CORERFDsyncen_2s_0_1:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0_0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0_0   ########
Instance path:   PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0_0                    
===================================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.PF_XCVR_APBLINK_V_OneLane_Transciever_OneLane_Transciever_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1   ########
Instance path:   PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1                    
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block PF_XCVR_ERM_C8_1.PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                1.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0:	105 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.6750 %             
ARI1     20                 0.4190 %             
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.RxLaneControl_OneLane_Transciever_OneLane_Transciever_0_0:	73 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_2>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_6_2   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_2
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0_0   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_6_OneLane_Transciever_OneLane_Transciever_0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_OneLane_Transciever_OneLane_Transciever_0_0   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.Synchronizer_OneLane_Transciever_OneLane_Transciever_0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OneLane_Transciever_OneLane_Transciever_0_0.TxLaneControl_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   TxLaneControl_1   ########       
Instance path:   OneLane_Transciever_OneLane_Transciever_0_0.TxLaneControl_1
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.6860 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block OneLane_Transciever_OneLane_Transciever_0_0.TxLaneControl_1:	58 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      123                1.57 %               
ARI1     82                 1.72 %               
=================================================
Total COMBINATIONAL LOGIC in the block OneLane_Transciever_OneLane_Transciever_0_0.TxLaneControl_1:	205 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.PF_CCC_C5>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C5   ########
Instance path:   DataSource_Transcievers.PF_CCC_C5             
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block DataSource_Transcievers.PF_CCC_C5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block DataSource_Transcievers.PF_CCC_C5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C5.PF_CCC_C5_PF_CCC_C5_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C5_PF_CCC_C5_0_PF_CCC   ########
Instance path:   PF_CCC_C5.PF_CCC_C5_PF_CCC_C5_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4180 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C5.PF_CCC_C5_PF_CCC_C5_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C5.PF_CCC_C5_PF_CCC_C5_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.RxMainLinkController>
--------------------------------------------------------------------------
########   Utilization report for  cell:   RxMainLinkController   ########
Instance path:   DataSource_Transcievers.RxMainLinkController             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.1770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block DataSource_Transcievers.RxMainLinkController:	15 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.140 %              
ARI1     11                 0.230 %              
=================================================
Total COMBINATIONAL LOGIC in the block DataSource_Transcievers.RxMainLinkController:	22 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.Synchronizer_5>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_5   ########
Instance path:   DataSource_Transcievers.Synchronizer_5             
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block DataSource_Transcievers.Synchronizer_5:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.Test_Generator_for_Lanes>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Test_Generator_for_Lanes   ########
Instance path:   DataSource_Transcievers.Test_Generator_for_Lanes             
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      47                 0.5560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block DataSource_Transcievers.Test_Generator_for_Lanes:	47 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.6240 %             
=================================================
Total COMBINATIONAL LOGIC in the block DataSource_Transcievers.Test_Generator_for_Lanes:	49 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DataSource_Transcievers.TxMainLinkController>
--------------------------------------------------------------------------
########   Utilization report for  cell:   TxMainLinkController   ########
Instance path:   DataSource_Transcievers.TxMainLinkController             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block DataSource_Transcievers.TxMainLinkController:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block DataSource_Transcievers.TxMainLinkController:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Event_Info_RAM_Block>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Event_Info_RAM_Block   ########
Instance path:   Data_Block.Event_Info_RAM_Block                          
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  0.4310 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Event_Info_RAM_Block:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7                
==================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM                        
===========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_0   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_0                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_2   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_2                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status                
===============================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM           
=====================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1080 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.FIFOs_Reader>
------------------------------------------------------------------
########   Utilization report for  cell:   FIFOs_Reader   ########
Instance path:   Data_Block.FIFOs_Reader                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.9220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.FIFOs_Reader:	78 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      176                2.24 %               
ARI1     68                 1.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.FIFOs_Reader:	244 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_0   ########
Instance path:   Data_Block.Input_Data_Part_0                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      517                6.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_0:	517 (2.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                2.91 %               
ARI1     356                7.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_0:	584 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 5.17 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_0:	48 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_3   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_3                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                1.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	105 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_3:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3   ########
Instance path:   COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                1.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3:	105 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_3:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_3:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_4   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_4                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	104 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_4:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4   ########
Instance path:   COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4:	104 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_4:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_4:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_5   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_5                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	104 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_5:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5   ########
Instance path:   COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5:	104 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_5:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_5:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_6   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_6                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_6:	104 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_6:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_6:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6   ########
Instance path:   COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6:	104 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_6.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_6:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_6:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_6.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_6.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_6:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_1   ########
Instance path:   Data_Block.Input_Data_Part_1                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      565                6.68 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_1:	565 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                2.91 %               
ARI1     356                7.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_1:	584 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 5.17 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_1:	48 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4                   
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	117 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0   ########
Instance path:   COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0:	117 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0   ########         
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block   ########         
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_0   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_0                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_0:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0   ########
Instance path:   COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_0:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_0:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_1   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_1                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_1:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1   ########
Instance path:   COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_1:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_1:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_2   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_2                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_2:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_2:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_2:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2   ########
Instance path:   COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.7140 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2:	133 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.2420 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z31_layer0_2:	19 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2:	62 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2930 %             
ARI1     77                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z30_layer0_Data_Block_2:	100 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2   ########           
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z29_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.29 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2:	12 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	25 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01270 %            
ARI1     12                 0.2510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	13 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Sample_RAM_Block>
----------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block   ########
Instance path:   Data_Block.Sample_RAM_Block                          
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4                  0.0510 %             
ARI1          96                 2.01 %               
BLACK BOX     208                87 %                 
======================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Sample_RAM_Block:	308 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     768                82.7 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Sample_RAM_Block:	768 (3.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5                    
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM                        
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_0   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_0                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_1   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_1                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_1:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_1:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_2   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_2                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_2:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_2:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2   ########
Instance path:   PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 21.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2:	52 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2:	192 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_Decoder>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_Decoder   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_Decoder                    
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.0510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_Decoder:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_MUX>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_MUX   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_MUX                    
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     24                 0.5030 %             
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_MUX:	24 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Trigger_Top_Part>
----------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Top_Part   ########
Instance path:   Data_Block.Trigger_Top_Part                          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      305                3.61 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Trigger_Top_Part:	305 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      276                3.52 %               
ARI1     280                5.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Trigger_Top_Part:	556 (2.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Trigger_Top_Part:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.COREFIFO_C5>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5   ########
Instance path:   Trigger_Top_Part.COREFIFO_C5                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.8990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	76 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.5990 %             
ARI1     79                 1.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.COREFIFO_C5:	126 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0   ########
Instance path:   COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.8990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0:	76 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.5990 %             
ARI1     79                 1.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0:	126 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.09460 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0:	8 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z34_layer0:	8 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      63                 0.7450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0:	63 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 0.420 %              
ARI1     79                 1.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z33_layer0:	112 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z32_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2150 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Control>
---------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Control   ########
Instance path:   Trigger_Top_Part.Trigger_Control                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      201                2.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Control:	201 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      150                1.91 %               
ARI1     164                3.44 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Control:	314 (1.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Main>
------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Main   ########
Instance path:   Trigger_Top_Part.Trigger_Main                    
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.3310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Main:	28 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 1.01 %               
ARI1     37                 0.7750 %             
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Main:	116 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Synchronizer_6_3>
----------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_6_3   ########
Instance path:   Top.Synchronizer_6_3                                 
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.02370 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Synchronizer_6_3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
