/********************************************************************
*
* WKUP_ESM0 INTERRUPT MAP. header file
*
* Copyright (C) 2015-2020 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef SDLR_WKUP_ESM0_INTERRUPT_MAP_H_
#define SDLR_WKUP_ESM0_INTERRUPT_MAP_H_


#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: WKUP_ESM0
*/

#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_ESM0_ESM_INT_CFG_LVL_0                                        (0U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_ESM0_ESM_INT_HI_LVL_0                                         (1U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_ESM0_ESM_INT_LOW_LVL_0                                        (2U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_R5FSS0_CPU0_ECC_AGGR_0_CPU0_ECC_CORRECTED_LEVEL_0         (4U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_R5FSS0_CPU0_ECC_AGGR_0_CPU0_ECC_UNCORRECTED_LEVEL_0       (5U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_GLUELOGIC_EFUSE_SCAN_GLUE_CRC_ERR_0                           (6U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_VTM0_THERM_LVL_GT_TH1_INTR_0                             (8U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_VTM0_THERM_LVL_LT_TH0_INTR_0                             (9U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_VTM0_THERM_LVL_GT_TH2_INTR_0                             (10U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_VTM0_CORR_LEVEL_0                                        (11U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_VTM0_UNCORR_LEVEL_0                                      (12U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_GLUELOGIC_HFOSC0_CLKLOSS_GLUE_REF_CLK_LOSS_DETECT_OUT_0       (13U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_ECC_AGGR0_CORR_LEVEL_0                                    (14U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_ECC_AGGR0_UNCORR_LEVEL_0                                  (15U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MCAN0_MCANSS_ECC_CORR_LVL_INT_0                           (16U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MCAN0_MCANSS_ECC_UNCORR_LVL_INT_0                         (17U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MCAN1_MCANSS_ECC_CORR_LVL_INT_0                           (18U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MCAN1_MCANSS_ECC_UNCORR_LVL_INT_0                         (19U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_ECC_AGGR2_CORR_LEVEL_0                                   (20U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_ECC_AGGR2_UNCORR_LEVEL_0                                 (21U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_ECC_AGGR0_CORR_LEVEL_0                                   (23U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_ECC_AGGR0_UNCORR_LEVEL_0                                 (24U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_GLUELOGIC_GLUE_EFC_ERROR_AGGREGATED_ERR_0                     (25U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_GLUELOGIC_MGASKET_INTR_GLUE_OUT_0                             (26U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_GLUELOGIC_SGASKET_INTR_GLUE_OUT_0                             (27U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_R5FSS0_COMMON0_ECC_DE_TO_ESM_0_0                          (28U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_R5FSS0_COMMON0_ECC_SE_TO_ESM_0_0                          (29U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_R5FSS0_CORE0_CPU0_EXP_INTR_0                              (30U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MSRAM_256K0_ECC_CORR_LEVEL_0                              (32U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MSRAM_256K0_ECC_UNCORR_LEVEL_0                            (33U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MSRAM_256K1_ECC_CORR_LEVEL_0                              (34U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_MSRAM_256K1_ECC_UNCORR_LEVEL_0                            (35U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_DCC1_INTR_ERR_LEVEL_0                                     (36U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_DCC0_INTR_ERR_LEVEL_0                                     (37U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_ECC_AGGR1_CORR_LEVEL_0                                   (38U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_ECC_AGGR1_UNCORR_LEVEL_0                                 (39U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_ECC_AGGR1_CORR_LEVEL_0                                    (40U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_ECC_AGGR1_UNCORR_LEVEL_0                                  (41U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_PSRAMECC_8K0_ECC_CORR_LEVEL_0                            (42U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_WKUP_PSRAMECC_8K0_ECC_UNCORR_LEVEL_0                          (43U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD0_LOCKLOSS_IPCFG_0                             (54U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD1_LOCKLOSS_IPCFG_0                             (55U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD2_LOCKLOSS_IPCFG_0                             (56U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD8_LOCKLOSS_IPCFG_0                             (57U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD12_LOCKLOSS_IPCFG_0                            (58U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD15_LOCKLOSS_IPCFG_0                            (59U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD5_LOCKLOSS_IPCFG_0                             (60U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD7_LOCKLOSS_IPCFG_0                             (61U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD17_LOCKLOSS_IPCFG_0                            (62U)
#define SDLR_WKUP_ESM0_ESM_LVL_EVENT_MCU_PLLFRACF2_SSMOD0_LOCKLOSS_IPCFG_0                         (63U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_0               (64U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_0               (64U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_0               (64U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_1               (65U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_1               (65U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_1               (65U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_2               (66U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_2               (66U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_2               (66U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_3               (69U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_3               (69U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_3               (69U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_4               (70U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_4               (70U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_4               (70U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_0               (71U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_0               (71U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_0               (71U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_1               (72U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_1               (72U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_1               (72U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_2               (73U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_2               (73U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_2               (73U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_3               (76U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_3               (76U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_3               (76U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_4               (77U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_4               (77U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_4               (77U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_0                     (78U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_0                     (78U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_0                     (78U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_1                     (79U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_1                     (79U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_1                     (79U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_2                     (80U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_2                     (80U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_2                     (80U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_3                     (81U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_3                     (81U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_3                     (81U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_4                     (82U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_4                     (82U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_4                     (82U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_RTI0_INTR_WWD_0                                          (85U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_MCU_RTI0_INTR_WWD_0                                          (85U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_MCU_RTI0_INTR_WWD_0                                          (85U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_8                           (88U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_8                           (88U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_8                           (88U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_9                           (89U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_9                           (89U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_9                           (89U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_10                          (90U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_10                          (90U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_10                          (90U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT0_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_11                          (91U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT1_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_11                          (91U)
#define SDLR_WKUP_ESM0_ESM_PLS_EVENT2_WKUP_MCU_GPIOMUX_INTROUTER0_OUTP_11                          (91U)

#ifdef __cplusplus
}
#endif
#endif /* SDLR_WKUP_ESM0_INTERRUPT_MAP_H_ */

