/*******************************************************************************
  Reset Controller (RSTC) Peripheral Library (PLIB)

  Company:
    Microchip Technology Inc.

  File Name:
    plib_rstc.h

  Summary:
    Interface definition of the RSTC PLIB Header File

  Description:
    None

*******************************************************************************/

// DOM-IGNORE-BEGIN
/*******************************************************************************
* Copyright (C) 2022 Microchip Technology Inc. and its subsidiaries.
*
* Subject to your compliance with these terms, you may use Microchip software
* and any derivatives exclusively with Microchip products. It is your
* responsibility to comply with third party license terms applicable to your
* use of third party software (including open source software) that may
* accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER
* EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED
* WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A
* PARTICULAR PURPOSE.
*
* IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
* INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND
* WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS
* BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE
* FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN
* ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*******************************************************************************/
// DOM-IGNORE-END

#ifndef PLIB_RSTC_H // Guards against multiple inclusion
#define PLIB_RSTC_H

// *****************************************************************************
// *****************************************************************************
// Section: Included Files
// *****************************************************************************
// *****************************************************************************
/* This section lists the other files that are included in this file.
*/
#include <stdbool.h>
#include "device.h"

// DOM-IGNORE-BEGIN
#ifdef __cplusplus  // Provide C++ Compatibility
    extern "C" {
#endif
// DOM-IGNORE-END

typedef enum
{
    /* Processor reset */
    RSTC_PROCESSOR_RESET = RSTC_CR_PROCRST_Msk | RSTC_CR_PERRST_Msk,

    /* External reset */
    RSTC_EXTERNAL_RESET = RSTC_CR_EXTRST_Msk,

    /* Processor and External reset */
    RSTC_ALL_RESET = RSTC_CR_EXTRST_Msk | RSTC_CR_PROCRST_Msk | RSTC_CR_PERRST_Msk,

} RSTC_RESET_TYPE;

/* Reset cause

  Summary:
    Identifiers for the cause of reset.

  Description:
    This enumeration provides identifiers for General, Backup, Watchdog,
    Software or User reset among other causes.

  Remarks:
    Refer to the specific device data sheet to determine availability.
*/

#define    RSTC_RESET_CAUSE_GENERAL      (RSTC_SR_RSTTYP_GENERAL_RST)         // First power reset
#define    RSTC_RESET_CAUSE_BACKUP       (RSTC_SR_RSTTYP_BACKUP_RST)          // VDD Core reset. Wakeup from Backup mode
#define    RSTC_RESET_CAUSE_WDT0         (RSTC_SR_RSTTYP_WDT0_RST)            // Watchdog 0 fault occurred
#define    RSTC_RESET_CAUSE_SOFTWARE     (RSTC_SR_RSTTYP_SOFT_RST)            // Processor reset requested by the software
#define    RSTC_RESET_CAUSE_USER         (RSTC_SR_RSTTYP_USER_RST)            // NRST pin detected low
#define    RSTC_RESET_CAUSE_CORE_SM      (RSTC_SR_RSTTYP_CORE_SM_RST)         // Core Supply Monitor reset
#define    RSTC_RESET_CAUSE_CPU_FAIL     (RSTC_SR_RSTTYP_CPU_FAIL_RST)        // CPU clock failure detection occurred
#define    RSTC_RESET_CAUSE_SLCK_XTAL    (RSTC_SR_RSTTYP_SLCK_XTAL_RST)       // 32.768 kHz crystal failure detection fault
#define    RSTC_RESET_CAUSE_WDT1         (RSTC_SR_RSTTYP_WDT1_RST)            // Watchdog 1 fault occurred
#define    RSTC_RESET_CAUSE_PORVDD3V3    (RSTC_SR_RSTTYP_PORVDD3V3_RST)       // VDD3V3 PORVDD3V3 reset occurred


typedef uint32_t RSTC_RESET_CAUSE;

typedef void (*RSTC_CALLBACK) (uintptr_t context);

// *****************************************************************************
// *****************************************************************************
// Section: Interface Routines
// *****************************************************************************
// *****************************************************************************
void RSTC_Initialize (void);

void RSTC_Reset (RSTC_RESET_TYPE type);

RSTC_RESET_CAUSE RSTC_ResetCauseGet (void);

bool RSTC_PMCResetStatusGet(void);

void RSTC_CoProcessorEnable(bool enable);

void RSTC_CoProcessorPeripheralEnable(bool enable);

// DOM-IGNORE-BEGIN
#ifdef __cplusplus  // Provide C++ Compatibility
    }
#endif
// DOM-IGNORE-END

#endif // PLIB_RSTC_H