Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 22 02:27:58 2020
| Host         : DESKTOP-5MA8GOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.725        0.000                      0                 2538        0.065        0.000                      0                 2538        3.750        0.000                       0                  1083  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.725        0.000                      0                 2538        0.065        0.000                      0                 2538        3.750        0.000                       0                  1083  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 col_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 4.036ns (43.623%)  route 5.216ns (56.377%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  col_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     5.656 r  col_idx_reg[3]/Q
                         net (fo=21, routed)          0.632     6.287    col_idx__1[3]
    SLICE_X7Y32          LUT2 (Prop_lut2_I0_O)        0.321     6.608 r  m1_reg_r3_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.932     7.540    m1_reg_r3_0_15_0_5/ADDRB3
    SLICE_X6Y32          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     7.892 r  m1_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          1.296     9.189    p_2_out[2]
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.348     9.537 r  t1[3][6]_i_8/O
                         net (fo=2, routed)           0.682    10.219    t1[3][6]_i_8_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  t1[3][6]_i_12/O
                         net (fo=1, routed)           0.000    10.343    t1[3][6]_i_12_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.719 r  t1_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.719    t1_reg[3][6]_i_3_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.042 r  t1_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.687    11.729    t1_reg[3][14]_i_20_n_6
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.300    12.029 r  t1[3][14]_i_14/O
                         net (fo=2, routed)           0.449    12.478    t1[3][14]_i_14_n_0
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.355    12.833 r  t1[3][14]_i_5/O
                         net (fo=2, routed)           0.538    13.371    t1[3][14]_i_5_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.327    13.698 r  t1[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.698    t1[3][14]_i_9_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.211 r  t1_reg[3][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.211    t1_reg[3][14]_i_1_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.430 r  t1_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.430    p_6_in[15]
    SLICE_X8Y38          FDRE                                         r  t1_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  t1_reg[3][15]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.109    15.154    t1_reg[3][15]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 col_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 3.971ns (43.314%)  route 5.197ns (56.686%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  col_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  col_idx_reg[2]/Q
                         net (fo=32, routed)          0.631     6.265    col_idx__1[2]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.153     6.418 r  m1_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          0.977     7.394    m1_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.353     7.747 r  m1_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.927     8.675    p_6_out[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.348     9.023 r  t1[1][6]_i_10/O
                         net (fo=2, routed)           0.584     9.607    t1[1][6]_i_10_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.731 r  t1[1][6]_i_14/O
                         net (fo=1, routed)           0.000     9.731    t1[1][6]_i_14_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.281 r  t1_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.281    t1_reg[1][6]_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.509 r  t1_reg[1][14]_i_20/CO[2]
                         net (fo=2, routed)           0.754    11.263    t1_reg[1][14]_i_20_n_1
    SLICE_X14Y30         LUT4 (Prop_lut4_I3_O)        0.339    11.602 f  t1[1][14]_i_13/O
                         net (fo=2, routed)           0.725    12.327    t1[1][14]_i_13_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I2_O)        0.357    12.684 r  t1[1][14]_i_5/O
                         net (fo=2, routed)           0.598    13.283    t1[1][14]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.331    13.614 r  t1[1][14]_i_9/O
                         net (fo=1, routed)           0.000    13.614    t1[1][14]_i_9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.127 r  t1_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.127    t1_reg[1][14]_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.346 r  t1_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.346    t1_reg[1][15]_i_1_n_7
    SLICE_X12Y31         FDRE                                         r  t1_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  t1_reg[1][15]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.109    15.147    t1_reg[1][15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 2.183ns (24.543%)  route 6.712ns (75.458%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.623     5.175    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  send_counter_reg[0]/Q
                         net (fo=112, routed)         1.867     7.559    uart/Q[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.150     7.709 r  uart/tx_data[2]_i_27/O
                         net (fo=1, routed)           0.577     8.286    uart/tx_data[2]_i_27_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I2_O)        0.328     8.614 r  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.845     9.459    uart/tx_data[2]_i_13_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  uart/tx_data[2]_i_6/O
                         net (fo=1, routed)           0.000     9.583    uart/tx_data[2]_i_6_n_0
    SLICE_X11Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.828 r  uart/tx_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     9.828    uart/tx_data_reg[2]_i_3_n_0
    SLICE_X11Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.932 r  uart/tx_data_reg[2]_i_2/O
                         net (fo=2, routed)           1.042    10.974    uart/data[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.316    11.290 r  uart/Q[0]_i_3/O
                         net (fo=1, routed)           0.596    11.885    uart/Q[0]_i_3_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  uart/Q[0]_i_1/O
                         net (fo=6, routed)           0.469    12.478    uart/Q_reg[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.602 r  uart/send_counter[5]_i_2/O
                         net (fo=7, routed)           0.704    13.306    uart/send_counter[5]_i_2_n_0
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.150    13.456 r  uart/send_counter[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.613    14.070    uart_n_11
    SLICE_X6Y21          FDRE                                         r  send_counter_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.508    14.880    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  send_counter_reg[1]_rep__0/C
                         clock pessimism              0.295    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.232    14.907    send_counter_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 col_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 3.912ns (42.857%)  route 5.216ns (57.143%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  col_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     5.656 r  col_idx_reg[3]/Q
                         net (fo=21, routed)          0.632     6.287    col_idx__1[3]
    SLICE_X7Y32          LUT2 (Prop_lut2_I0_O)        0.321     6.608 r  m1_reg_r3_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.932     7.540    m1_reg_r3_0_15_0_5/ADDRB3
    SLICE_X6Y32          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     7.892 r  m1_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          1.296     9.189    p_2_out[2]
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.348     9.537 r  t1[3][6]_i_8/O
                         net (fo=2, routed)           0.682    10.219    t1[3][6]_i_8_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  t1[3][6]_i_12/O
                         net (fo=1, routed)           0.000    10.343    t1[3][6]_i_12_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.719 r  t1_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.719    t1_reg[3][6]_i_3_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.042 r  t1_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.687    11.729    t1_reg[3][14]_i_20_n_6
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.300    12.029 r  t1[3][14]_i_14/O
                         net (fo=2, routed)           0.449    12.478    t1[3][14]_i_14_n_0
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.355    12.833 r  t1[3][14]_i_5/O
                         net (fo=2, routed)           0.538    13.371    t1[3][14]_i_5_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.327    13.698 r  t1[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.698    t1[3][14]_i_9_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.306 r  t1_reg[3][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.306    p_6_in[14]
    SLICE_X8Y37          FDRE                                         r  t1_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  t1_reg[3][14]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.153    t1_reg[3][14]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 send_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 2.183ns (24.864%)  route 6.597ns (75.136%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.623     5.175    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  send_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  send_counter_reg[0]/Q
                         net (fo=112, routed)         1.867     7.559    uart/Q[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.150     7.709 r  uart/tx_data[2]_i_27/O
                         net (fo=1, routed)           0.577     8.286    uart/tx_data[2]_i_27_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I2_O)        0.328     8.614 r  uart/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.845     9.459    uart/tx_data[2]_i_13_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  uart/tx_data[2]_i_6/O
                         net (fo=1, routed)           0.000     9.583    uart/tx_data[2]_i_6_n_0
    SLICE_X11Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     9.828 r  uart/tx_data_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     9.828    uart/tx_data_reg[2]_i_3_n_0
    SLICE_X11Y23         MUXF8 (Prop_muxf8_I0_O)      0.104     9.932 r  uart/tx_data_reg[2]_i_2/O
                         net (fo=2, routed)           1.042    10.974    uart/data[2]
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.316    11.290 r  uart/Q[0]_i_3/O
                         net (fo=1, routed)           0.596    11.885    uart/Q[0]_i_3_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124    12.009 r  uart/Q[0]_i_1/O
                         net (fo=6, routed)           0.469    12.478    uart/Q_reg[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.602 r  uart/send_counter[5]_i_2/O
                         net (fo=7, routed)           0.626    13.228    uart/send_counter[5]_i_2_n_0
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.150    13.378 r  uart/send_counter[2]_i_1/O
                         net (fo=1, routed)           0.577    13.955    p_0_in__1[2]
    SLICE_X7Y23          FDRE                                         r  send_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.505    14.877    clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  send_counter_reg[2]/C
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)       -0.307    14.806    send_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 col_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 3.848ns (42.453%)  route 5.216ns (57.547%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  col_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     5.656 r  col_idx_reg[3]/Q
                         net (fo=21, routed)          0.632     6.287    col_idx__1[3]
    SLICE_X7Y32          LUT2 (Prop_lut2_I0_O)        0.321     6.608 r  m1_reg_r3_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.932     7.540    m1_reg_r3_0_15_0_5/ADDRB3
    SLICE_X6Y32          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     7.892 r  m1_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          1.296     9.189    p_2_out[2]
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.348     9.537 r  t1[3][6]_i_8/O
                         net (fo=2, routed)           0.682    10.219    t1[3][6]_i_8_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  t1[3][6]_i_12/O
                         net (fo=1, routed)           0.000    10.343    t1[3][6]_i_12_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.719 r  t1_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.719    t1_reg[3][6]_i_3_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.042 r  t1_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.687    11.729    t1_reg[3][14]_i_20_n_6
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.300    12.029 r  t1[3][14]_i_14/O
                         net (fo=2, routed)           0.449    12.478    t1[3][14]_i_14_n_0
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.355    12.833 r  t1[3][14]_i_5/O
                         net (fo=2, routed)           0.538    13.371    t1[3][14]_i_5_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.327    13.698 r  t1[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.698    t1[3][14]_i_9_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.242 r  t1_reg[3][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.242    p_6_in[13]
    SLICE_X8Y37          FDRE                                         r  t1_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  t1_reg[3][13]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.153    t1_reg[3][13]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 col_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 3.847ns (42.536%)  route 5.197ns (57.464%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  col_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  col_idx_reg[2]/Q
                         net (fo=32, routed)          0.631     6.265    col_idx__1[2]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.153     6.418 r  m1_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          0.977     7.394    m1_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.353     7.747 r  m1_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.927     8.675    p_6_out[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.348     9.023 r  t1[1][6]_i_10/O
                         net (fo=2, routed)           0.584     9.607    t1[1][6]_i_10_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.731 r  t1[1][6]_i_14/O
                         net (fo=1, routed)           0.000     9.731    t1[1][6]_i_14_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.281 r  t1_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.281    t1_reg[1][6]_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.509 r  t1_reg[1][14]_i_20/CO[2]
                         net (fo=2, routed)           0.754    11.263    t1_reg[1][14]_i_20_n_1
    SLICE_X14Y30         LUT4 (Prop_lut4_I3_O)        0.339    11.602 f  t1[1][14]_i_13/O
                         net (fo=2, routed)           0.725    12.327    t1[1][14]_i_13_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I2_O)        0.357    12.684 r  t1[1][14]_i_5/O
                         net (fo=2, routed)           0.598    13.283    t1[1][14]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.331    13.614 r  t1[1][14]_i_9/O
                         net (fo=1, routed)           0.000    13.614    t1[1][14]_i_9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.222 r  t1_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.222    t1_reg[1][14]_i_1_n_4
    SLICE_X12Y30         FDRE                                         r  t1_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  t1_reg[1][14]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.109    15.146    t1_reg[1][14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 col_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 3.783ns (42.127%)  route 5.197ns (57.873%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  col_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  col_idx_reg[2]/Q
                         net (fo=32, routed)          0.631     6.265    col_idx__1[2]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.153     6.418 r  m1_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          0.977     7.394    m1_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.353     7.747 r  m1_reg_r1_0_15_0_5/RAMB/O
                         net (fo=16, routed)          0.927     8.675    p_6_out[2]
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.348     9.023 r  t1[1][6]_i_10/O
                         net (fo=2, routed)           0.584     9.607    t1[1][6]_i_10_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.731 r  t1[1][6]_i_14/O
                         net (fo=1, routed)           0.000     9.731    t1[1][6]_i_14_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.281 r  t1_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.281    t1_reg[1][6]_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.509 r  t1_reg[1][14]_i_20/CO[2]
                         net (fo=2, routed)           0.754    11.263    t1_reg[1][14]_i_20_n_1
    SLICE_X14Y30         LUT4 (Prop_lut4_I3_O)        0.339    11.602 f  t1[1][14]_i_13/O
                         net (fo=2, routed)           0.725    12.327    t1[1][14]_i_13_n_0
    SLICE_X14Y30         LUT4 (Prop_lut4_I2_O)        0.357    12.684 r  t1[1][14]_i_5/O
                         net (fo=2, routed)           0.598    13.283    t1[1][14]_i_5_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.331    13.614 r  t1[1][14]_i_9/O
                         net (fo=1, routed)           0.000    13.614    t1[1][14]_i_9_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.158 r  t1_reg[1][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.158    t1_reg[1][14]_i_1_n_5
    SLICE_X12Y30         FDRE                                         r  t1_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  t1_reg[1][13]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.109    15.146    t1_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 col_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 3.731ns (41.701%)  route 5.216ns (58.299%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  col_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.478     5.656 r  col_idx_reg[3]/Q
                         net (fo=21, routed)          0.632     6.287    col_idx__1[3]
    SLICE_X7Y32          LUT2 (Prop_lut2_I0_O)        0.321     6.608 r  m1_reg_r3_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.932     7.540    m1_reg_r3_0_15_0_5/ADDRB3
    SLICE_X6Y32          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     7.892 r  m1_reg_r3_0_15_0_5/RAMB/O
                         net (fo=16, routed)          1.296     9.189    p_2_out[2]
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.348     9.537 r  t1[3][6]_i_8/O
                         net (fo=2, routed)           0.682    10.219    t1[3][6]_i_8_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  t1[3][6]_i_12/O
                         net (fo=1, routed)           0.000    10.343    t1[3][6]_i_12_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.719 r  t1_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.719    t1_reg[3][6]_i_3_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.042 r  t1_reg[3][14]_i_20/O[1]
                         net (fo=2, routed)           0.687    11.729    t1_reg[3][14]_i_20_n_6
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.300    12.029 r  t1[3][14]_i_14/O
                         net (fo=2, routed)           0.449    12.478    t1[3][14]_i_14_n_0
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.355    12.833 r  t1[3][14]_i_5/O
                         net (fo=2, routed)           0.538    13.371    t1[3][14]_i_5_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.327    13.698 r  t1[3][14]_i_9/O
                         net (fo=1, routed)           0.000    13.698    t1[3][14]_i_9_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.125 r  t1_reg[3][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.125    p_6_in[12]
    SLICE_X8Y37          FDRE                                         r  t1_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  t1_reg[3][12]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.153    t1_reg[3][12]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 col_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 3.503ns (39.374%)  route 5.394ns (60.626%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  col_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  col_idx_reg[2]/Q
                         net (fo=32, routed)          0.631     6.265    col_idx__1[2]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.153     6.418 r  m1_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.256     7.674    m1_reg_r1_0_15_0_5/ADDRC2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.356     8.030 r  m1_reg_r1_0_15_0_5/RAMC/O
                         net (fo=17, routed)          1.028     9.058    p_6_out[4]
    SLICE_X14Y28         LUT6 (Prop_lut6_I0_O)        0.331     9.389 r  t1[1][3]_i_3/O
                         net (fo=1, routed)           0.514     9.903    t1[1][3]_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.288 r  t1_reg[1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.288    t1_reg[1][3]_i_2_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.622 r  t1_reg[1][10]_i_13/O[1]
                         net (fo=2, routed)           0.716    11.338    t1_reg[1][10]_i_13_n_6
    SLICE_X13Y31         LUT4 (Prop_lut4_I2_O)        0.329    11.667 f  t1[1][10]_i_12/O
                         net (fo=3, routed)           0.720    12.387    t1[1][10]_i_12_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.332    12.719 r  t1[1][10]_i_3/O
                         net (fo=2, routed)           0.528    13.248    t1[1][10]_i_3_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.372 r  t1[1][10]_i_7/O
                         net (fo=1, routed)           0.000    13.372    t1[1][10]_i_7_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.752 r  t1_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.752    t1_reg[1][10]_i_1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.075 r  t1_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.075    t1_reg[1][14]_i_1_n_6
    SLICE_X12Y30         FDRE                                         r  t1_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  t1_reg[1][12]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.109    15.146    t1_reg[1][12]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.356ns (81.877%)  route 0.079ns (18.123%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    btn_db1/counter_reg[0]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.890    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.944 r  btn_db1/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.944    btn_db1/counter_reg[4]_i_1__0_n_7
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[4]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.367ns (82.324%)  route 0.079ns (17.676%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    btn_db1/counter_reg[0]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.890    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.955 r  btn_db1/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.955    btn_db1/counter_reg[4]_i_1__0_n_5
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[6]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 m_read_idx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.741%)  route 0.172ns (51.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  m_read_idx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  m_read_idx_reg[8]/Q
                         net (fo=3, routed)           0.172     1.808    ram0/ADDRARDADDR[8]
    RAMB18_X0Y10         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.868     2.026    ram0/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.711    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.392ns (83.263%)  route 0.079ns (16.737%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    btn_db1/counter_reg[0]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.890    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.980 r  btn_db1/counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.980    btn_db1/counter_reg[4]_i_1__0_n_6
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[5]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.392ns (83.263%)  route 0.079ns (16.737%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    btn_db1/counter_reg[0]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.890    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.980 r  btn_db1/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.980    btn_db1/counter_reg[4]_i_1__0_n_4
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  btn_db1/counter_reg[7]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.395ns (83.369%)  route 0.079ns (16.631%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    btn_db1/counter_reg[0]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.890    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.929 r  btn_db1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.929    btn_db1/counter_reg[4]_i_1__0_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  btn_db1/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.983    btn_db1/counter_reg[8]_i_1__0_n_7
    SLICE_X7Y51          FDRE                                         r  btn_db1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  btn_db1/counter_reg[8]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 m_read_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.405%)  route 0.189ns (53.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  m_read_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  m_read_idx_reg[6]/Q
                         net (fo=6, routed)           0.189     1.823    ram0/ADDRARDADDR[6]
    RAMB18_X0Y10         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.868     2.026    ram0/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.711    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.406ns (83.746%)  route 0.079ns (16.254%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  btn_db1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db1/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.728    btn_db1/counter_reg[0]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.889 r  btn_db1/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.890    btn_db1/counter_reg[0]_i_2__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.929 r  btn_db1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.929    btn_db1/counter_reg[4]_i_1__0_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  btn_db1/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.994    btn_db1/counter_reg[8]_i_1__0_n_5
    SLICE_X7Y51          FDRE                                         r  btn_db1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db1/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  btn_db1/counter_reg[10]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  btn_db0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db0/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.784    btn_db0/counter_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  btn_db0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    btn_db0/counter_reg[12]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[12]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.596     1.509    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  btn_db0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  btn_db0/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.784    btn_db0/counter_reg[10]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.944 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  btn_db0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    btn_db0/counter_reg[12]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.861     2.019    btn_db0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  btn_db0/counter_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    btn_db0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y26     P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y26     P_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y26     P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y21     Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y21     Q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y47     btn_db0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y36    data_reg[133][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y37    data_reg[133][3]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29    m2_reg_r3_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y32     m1_reg_r4_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y33     m2_reg_r1_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y30    m1_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y31     m1_reg_r4_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y31     m1_reg_r4_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y31     m1_reg_r4_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y31     m1_reg_r4_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29    m2_reg_r3_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y30    m1_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y30    m1_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y30    m1_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y30    m1_reg_r1_0_15_0_5/RAMC/CLK



