{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701804813671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701804813686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 14:33:33 2023 " "Processing started: Tue Dec 05 14:33:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701804813686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804813686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CarRacing -c CarRacing " "Command: quartus_map --read_settings_files=on --write_settings_files=off CarRacing -c CarRacing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804813686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701804819640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701804819640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_call.v 2 2 " "Found 2 design units, including 2 entities, in source file ps2_call.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Call " "Found entity 1: PS2_Call" {  } { { "PS2_Call.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Call.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804830153 ""} { "Info" "ISGN_ENTITY_NAME" "2 inputs " "Found entity 2: inputs" {  } { { "PS2_Call.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Call.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804830153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804830153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winscreenram.v 1 1 " "Found 1 design units, including 1 entities, in source file winscreenram.v" { { "Info" "ISGN_ENTITY_NAME" "1 winScreenRam " "Found entity 1: winScreenRam" {  } { { "winScreenRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/winScreenRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804830387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804830387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreenram.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreenram.v" { { "Info" "ISGN_ENTITY_NAME" "1 startScreenRam " "Found entity 1: startScreenRam" {  } { { "startScreenRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/startScreenRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804830622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804830622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804830856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804830856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804831200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804831200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804831512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804831512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file secondscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondsCounter " "Found entity 1: SecondsCounter" {  } { { "SecondsCounter.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/SecondsCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804831809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804831809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/hex7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804832059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804832059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804832387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804832387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804832746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804832746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804833002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804833002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804833315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804833315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fill.v(34) " "Verilog HDL Declaration information at fill.v(34): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804833408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fill.v(34) " "Verilog HDL Declaration information at fill.v(34): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804833424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill.v 1 1 " "Found 1 design units, including 1 entities, in source file fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804833580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804833580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_sprite_atlas.v 1 1 " "Found 1 design units, including 1 entities, in source file car_sprite_atlas.v" { { "Info" "ISGN_ENTITY_NAME" "1 car_sprite_atlas " "Found entity 1: car_sprite_atlas" {  } { { "car_sprite_atlas.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/car_sprite_atlas.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804833846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804833846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trackram.v 1 1 " "Found 1 design units, including 1 entities, in source file trackram.v" { { "Info" "ISGN_ENTITY_NAME" "1 trackRam " "Found entity 1: trackRam" {  } { { "trackRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/trackRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804834205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804834205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_start_screen DRAW_START_SCREEN control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"draw_start_screen\" differs only in case from object \"DRAW_START_SCREEN\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_race START_RACE control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"start_race\" differs only in case from object \"START_RACE\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "set_reset_signals SET_RESET_SIGNALS control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"set_reset_signals\" differs only in case from object \"SET_RESET_SIGNALS\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_background DRAW_BACKGROUND control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"draw_background\" differs only in case from object \"DRAW_BACKGROUND\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_over_car DRAW_OVER_CAR control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"draw_over_car\" differs only in case from object \"DRAW_OVER_CAR\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_win_screen DRAW_WIN_SCREEN control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"draw_win_screen\" differs only in case from object \"DRAW_WIN_SCREEN\" in the same scope" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701804834424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804834580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804834580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804834861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804834861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projecttop.v 1 1 " "Found 1 design units, including 1 entities, in source file projecttop.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectTop " "Found entity 1: projectTop" {  } { { "projectTop.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/projectTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804835127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804835127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file delaycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayCounter " "Found entity 1: DelayCounter" {  } { { "DelayCounter.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/DelayCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804835377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804835377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_Bit_Counter.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804835658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804835658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804835892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804835892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_Out_Serializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804836158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804836158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Clock_Edge.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804836424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804836424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804836674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804836674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/aud.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/aud.v" { { "Info" "ISGN_ENTITY_NAME" "1 aud " "Found entity 1: aud" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804836892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804836892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804837158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804837158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock_altpll.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804837455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804837455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804837752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804837752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio2.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/audio2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio2 " "Found entity 1: audio2" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804837986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804837986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804838267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804838267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file //vsrv1/a.homes\$/shengx16/downloads/final/final_project/final_project/audiov/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804838548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804838548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/aud.v //VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v " "File \"//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/aud.v\" is a duplicate of already analyzed file \"//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701804838595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud.v 0 0 " "Found 0 design units, including 0 entities, in source file aud.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804838611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill " "Elaborating entity \"fill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701804839642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio2 audio2:ao " "Elaborating entity \"audio2\" for hierarchy \"audio2:ao\"" {  } { { "fill.v" "ao" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804848702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audio_loop audio2.v(73) " "Verilog HDL or VHDL warning at audio2.v(73): object \"audio_loop\" assigned a value but never read" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701804848702 "|fill|audio2:ao"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound audio2.v(124) " "Verilog HDL or VHDL warning at audio2.v(124): object \"sound\" assigned a value but never read" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701804848781 "|fill|audio2:ao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 audio2.v(95) " "Verilog HDL assignment warning at audio2.v(95): truncated value with size 32 to match size of target (19)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804848796 "|fill|audio2:ao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio2.v(104) " "Verilog HDL assignment warning at audio2.v(104): truncated value with size 32 to match size of target (16)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804848796 "|fill|audio2:ao"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio2.v(107) " "Verilog HDL assignment warning at audio2.v(107): truncated value with size 32 to match size of target (16)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804848796 "|fill|audio2:ao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud audio2:ao\|aud:audioMif " "Elaborating entity \"aud\" for hierarchy \"audio2:ao\|aud:audioMif\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "audioMif" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804849187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" "altsyncram_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804850499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804850655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file io.mif " "Parameter \"init_file\" = \"io.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804850655 ""}  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/aud.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804850655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_7uf1.tdf 1 1 " "Using design file db/altsyncram_7uf1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7uf1 " "Found entity 1: altsyncram_7uf1" {  } { { "altsyncram_7uf1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_7uf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804851061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804851061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7uf1 audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\|altsyncram_7uf1:auto_generated " "Elaborating entity \"altsyncram_7uf1\" for hierarchy \"audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\|altsyncram_7uf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804852421 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 61459 //VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/io.mif " "Memory depth (65536) in the design file differs from memory depth (61459) in the Memory Initialization File \"//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/io.mif\" -- setting initial value for remaining addresses to 0" {  } { { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701804852811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_61a.tdf 1 1 " "Using design file db/decode_61a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "decode_61a.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804869310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804869310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\|altsyncram_7uf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\|altsyncram_7uf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "altsyncram_7uf1.tdf" "rden_decode" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_7uf1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804869420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_chb.tdf 1 1 " "Using design file db/mux_chb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "mux_chb.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804870645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804870645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\|altsyncram_7uf1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"audio2:ao\|aud:audioMif\|altsyncram:altsyncram_component\|altsyncram_7uf1:auto_generated\|mux_chb:mux2\"" {  } { { "altsyncram_7uf1.tdf" "mux2" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_7uf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804870770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio2:ao\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "Audio_Controller" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804882878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "Bit_Clock_Edges" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804883471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "Audio_In_Deserializer" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804883893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804884158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804884440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804885425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804885581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804885581 ""}  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804885581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/scfifo_7ba1.tdf 1 1 " "Using design file db/scfifo_7ba1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804885909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804885909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804887300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/a_dpfifo_q2a1.tdf 1 1 " "Using design file db/a_dpfifo_q2a1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804888237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804888237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "scfifo_7ba1.tdf" "dpfifo" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804889627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_n3i1.tdf 1 1 " "Using design file db/altsyncram_n3i1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804894230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804894230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "a_dpfifo_q2a1.tdf" "FIFOram" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804894355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cmpr_6l8.tdf 1 1 " "Using design file db/cmpr_6l8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "cmpr_6l8.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804894902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804894902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804895949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "a_dpfifo_q2a1.tdf" "three_comparison" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804896293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_h2b.tdf 1 1 " "Using design file db/cntr_h2b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "cntr_h2b.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804896871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804896871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804897620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_u27.tdf 1 1 " "Using design file db/cntr_u27.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "cntr_u27.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804898183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804898183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "a_dpfifo_q2a1.tdf" "usedw_counter" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804898933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_i2b.tdf 1 1 " "Using design file db/cntr_i2b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "cntr_i2b.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804900433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804900433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "a_dpfifo_q2a1.tdf" "wr_ptr" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804900542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "Audio_Out_Serializer" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804903791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "Audio_Clock" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804909708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" "altpll_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804910364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804911146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804911146 ""}  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804911146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804911240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio2:ao\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"audio2:ao\|avconf:avc\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "avc" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804911662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804911662 "|fill|audio2:ao|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804911662 "|fill|audio2:ao|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804911662 "|fill|audio2:ao|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701804911662 "|fill|audio2:ao|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio2:ao\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio2:ao\|avconf:avc\|I2C_Controller:u0\"" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "u0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804912099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(80) " "Verilog HDL assignment warning at I2C_Controller.v(80): truncated value with size 32 to match size of target (1)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804912099 "|fill|audio2:ao|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804912115 "|fill|audio2:ao|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(92) " "Verilog HDL assignment warning at I2C_Controller.v(92): truncated value with size 32 to match size of target (6)" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/I2C_Controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804912115 "|fill|audio2:ao|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "fill.v" "VGA" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804912474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804912896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804913427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804913599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE track.mif " "Parameter \"INIT_FILE\" = \"track.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804913599 ""}  } { { "vga_adapter.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804913599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_a8m1.tdf 1 1 " "Using design file db/altsyncram_a8m1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8m1 " "Found entity 1: altsyncram_a8m1" {  } { { "altsyncram_a8m1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_a8m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804913989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804913989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a8m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated " "Elaborating entity \"altsyncram_a8m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804914146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_nma.tdf 1 1 " "Using design file db/decode_nma.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "decode_nma.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804923921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804923921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\|decode_nma:decode2\"" {  } { { "altsyncram_a8m1.tdf" "decode2" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_a8m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804924108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_g2a.tdf 1 1 " "Using design file db/decode_g2a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "decode_g2a.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804925045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804925045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "altsyncram_a8m1.tdf" "rden_decode_b" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_a8m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804925186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_5hb.tdf 1 1 " "Using design file db/mux_5hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "mux_5hb.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804926014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804926014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a8m1:auto_generated\|mux_5hb:mux3\"" {  } { { "altsyncram_a8m1.tdf" "mux3" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_a8m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804926154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804932728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804933197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804933385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804933385 ""}  } { { "vga_pll.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804933385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altpll_80u.tdf 1 1 " "Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "altpll_80u.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804933806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804933806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804933994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804934369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectTop projectTop:P0 " "Elaborating entity \"projectTop\" for hierarchy \"projectTop:P0\"" {  } { { "fill.v" "P0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804934915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter projectTop:P0\|DelayCounter:DC0 " "Elaborating entity \"DelayCounter\" for hierarchy \"projectTop:P0\|DelayCounter:DC0\"" {  } { { "projectTop.v" "DC0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/projectTop.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804935275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control projectTop:P0\|control:C0 " "Elaborating entity \"control\" for hierarchy \"projectTop:P0\|control:C0\"" {  } { { "projectTop.v" "C0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/projectTop.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804935681 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(86) " "Verilog HDL Case Statement warning at control.v(86): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701804935697 "|fill|projectTop:P0|control:C0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(86) " "Verilog HDL Case Statement information at control.v(86): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/control.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701804935697 "|fill|projectTop:P0|control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath projectTop:P0\|datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"projectTop:P0\|datapath:D0\"" {  } { { "projectTop.v" "D0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/projectTop.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804936056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boomAddress datapath.v(34) " "Verilog HDL or VHDL warning at datapath.v(34): object \"boomAddress\" assigned a value but never read" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(186) " "Verilog HDL assignment warning at datapath.v(186): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(221) " "Verilog HDL assignment warning at datapath.v(221): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(229) " "Verilog HDL assignment warning at datapath.v(229): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(251) " "Verilog HDL assignment warning at datapath.v(251): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(257) " "Verilog HDL assignment warning at datapath.v(257): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(281) " "Verilog HDL assignment warning at datapath.v(281): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(283) " "Verilog HDL assignment warning at datapath.v(283): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(284) " "Verilog HDL assignment warning at datapath.v(284): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(287) " "Verilog HDL assignment warning at datapath.v(287): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(292) " "Verilog HDL assignment warning at datapath.v(292): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(299) " "Verilog HDL assignment warning at datapath.v(299): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(301) " "Verilog HDL assignment warning at datapath.v(301): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(302) " "Verilog HDL assignment warning at datapath.v(302): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(303) " "Verilog HDL assignment warning at datapath.v(303): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(306) " "Verilog HDL assignment warning at datapath.v(306): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(310) " "Verilog HDL assignment warning at datapath.v(310): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(317) " "Verilog HDL assignment warning at datapath.v(317): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(319) " "Verilog HDL assignment warning at datapath.v(319): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(320) " "Verilog HDL assignment warning at datapath.v(320): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(321) " "Verilog HDL assignment warning at datapath.v(321): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(324) " "Verilog HDL assignment warning at datapath.v(324): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(328) " "Verilog HDL assignment warning at datapath.v(328): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(335) " "Verilog HDL assignment warning at datapath.v(335): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(337) " "Verilog HDL assignment warning at datapath.v(337): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(338) " "Verilog HDL assignment warning at datapath.v(338): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(339) " "Verilog HDL assignment warning at datapath.v(339): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(342) " "Verilog HDL assignment warning at datapath.v(342): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(346) " "Verilog HDL assignment warning at datapath.v(346): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(353) " "Verilog HDL assignment warning at datapath.v(353): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(355) " "Verilog HDL assignment warning at datapath.v(355): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(356) " "Verilog HDL assignment warning at datapath.v(356): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(360) " "Verilog HDL assignment warning at datapath.v(360): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(365) " "Verilog HDL assignment warning at datapath.v(365): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(372) " "Verilog HDL assignment warning at datapath.v(372): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(374) " "Verilog HDL assignment warning at datapath.v(374): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936072 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(375) " "Verilog HDL assignment warning at datapath.v(375): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(376) " "Verilog HDL assignment warning at datapath.v(376): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(379) " "Verilog HDL assignment warning at datapath.v(379): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(383) " "Verilog HDL assignment warning at datapath.v(383): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(390) " "Verilog HDL assignment warning at datapath.v(390): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(392) " "Verilog HDL assignment warning at datapath.v(392): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(393) " "Verilog HDL assignment warning at datapath.v(393): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(394) " "Verilog HDL assignment warning at datapath.v(394): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(397) " "Verilog HDL assignment warning at datapath.v(397): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(401) " "Verilog HDL assignment warning at datapath.v(401): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(408) " "Verilog HDL assignment warning at datapath.v(408): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(410) " "Verilog HDL assignment warning at datapath.v(410): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(411) " "Verilog HDL assignment warning at datapath.v(411): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(412) " "Verilog HDL assignment warning at datapath.v(412): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(415) " "Verilog HDL assignment warning at datapath.v(415): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(419) " "Verilog HDL assignment warning at datapath.v(419): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(426) " "Verilog HDL assignment warning at datapath.v(426): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(428) " "Verilog HDL assignment warning at datapath.v(428): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(429) " "Verilog HDL assignment warning at datapath.v(429): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(432) " "Verilog HDL assignment warning at datapath.v(432): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(436) " "Verilog HDL assignment warning at datapath.v(436): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(443) " "Verilog HDL assignment warning at datapath.v(443): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(445) " "Verilog HDL assignment warning at datapath.v(445): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(446) " "Verilog HDL assignment warning at datapath.v(446): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(447) " "Verilog HDL assignment warning at datapath.v(447): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(450) " "Verilog HDL assignment warning at datapath.v(450): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(454) " "Verilog HDL assignment warning at datapath.v(454): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(461) " "Verilog HDL assignment warning at datapath.v(461): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(463) " "Verilog HDL assignment warning at datapath.v(463): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(464) " "Verilog HDL assignment warning at datapath.v(464): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(465) " "Verilog HDL assignment warning at datapath.v(465): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(468) " "Verilog HDL assignment warning at datapath.v(468): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(472) " "Verilog HDL assignment warning at datapath.v(472): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(479) " "Verilog HDL assignment warning at datapath.v(479): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(481) " "Verilog HDL assignment warning at datapath.v(481): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(482) " "Verilog HDL assignment warning at datapath.v(482): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(483) " "Verilog HDL assignment warning at datapath.v(483): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(486) " "Verilog HDL assignment warning at datapath.v(486): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(490) " "Verilog HDL assignment warning at datapath.v(490): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(497) " "Verilog HDL assignment warning at datapath.v(497): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(499) " "Verilog HDL assignment warning at datapath.v(499): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(500) " "Verilog HDL assignment warning at datapath.v(500): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936087 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(503) " "Verilog HDL assignment warning at datapath.v(503): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(507) " "Verilog HDL assignment warning at datapath.v(507): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(514) " "Verilog HDL assignment warning at datapath.v(514): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(516) " "Verilog HDL assignment warning at datapath.v(516): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(517) " "Verilog HDL assignment warning at datapath.v(517): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(518) " "Verilog HDL assignment warning at datapath.v(518): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(521) " "Verilog HDL assignment warning at datapath.v(521): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(525) " "Verilog HDL assignment warning at datapath.v(525): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(532) " "Verilog HDL assignment warning at datapath.v(532): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(534) " "Verilog HDL assignment warning at datapath.v(534): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(535) " "Verilog HDL assignment warning at datapath.v(535): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(536) " "Verilog HDL assignment warning at datapath.v(536): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(539) " "Verilog HDL assignment warning at datapath.v(539): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(543) " "Verilog HDL assignment warning at datapath.v(543): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(550) " "Verilog HDL assignment warning at datapath.v(550): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 datapath.v(552) " "Verilog HDL assignment warning at datapath.v(552): truncated value with size 32 to match size of target (17)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(553) " "Verilog HDL assignment warning at datapath.v(553): truncated value with size 32 to match size of target (9)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(554) " "Verilog HDL assignment warning at datapath.v(554): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(557) " "Verilog HDL assignment warning at datapath.v(557): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(561) " "Verilog HDL assignment warning at datapath.v(561): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701804936103 "|fill|projectTop:P0|datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_sprite_atlas projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas " "Elaborating entity \"car_sprite_atlas\" for hierarchy \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\"" {  } { { "datapath.v" "carAtlas" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804936619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\"" {  } { { "car_sprite_atlas.v" "altsyncram_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/car_sprite_atlas.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804937041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\"" {  } { { "car_sprite_atlas.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/car_sprite_atlas.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804937244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component " "Instantiated megafunction \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file All+ExtraCarSprites(32x32).mif " "Parameter \"init_file\" = \"All+ExtraCarSprites(32x32).mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804937244 ""}  } { { "car_sprite_atlas.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/car_sprite_atlas.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804937244 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 367 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937603 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 370 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 373 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 376 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 379 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 382 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 385 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 388 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 391 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 394 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937634 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 397 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937650 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is All+ExtraCarSprites(32x32).mif and the valid value list is UNUSED\|All+ExtraCarSprites(32x32).mif" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 400 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701804937650 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_56p1.tdf 1 1 " "Using design file db/altsyncram_56p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56p1 " "Found entity 1: altsyncram_56p1" {  } { { "altsyncram_56p1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804937681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804937681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_56p1 projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated " "Elaborating entity \"altsyncram_56p1\" for hierarchy \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804940576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_5la.tdf 1 1 " "Using design file db/decode_5la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "decode_5la.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804944138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804944138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\|decode_5la:decode3\"" {  } { { "altsyncram_56p1.tdf" "decode3" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804944294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_u0a.tdf 1 1 " "Using design file db/decode_u0a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "decode_u0a.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804945512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804945512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "altsyncram_56p1.tdf" "rden_decode" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804945653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_jfb.tdf 1 1 " "Using design file db/mux_jfb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jfb " "Found entity 1: mux_jfb" {  } { { "mux_jfb.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/mux_jfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804946810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804946810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jfb projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\|mux_jfb:mux2 " "Elaborating entity \"mux_jfb\" for hierarchy \"projectTop:P0\|datapath:D0\|car_sprite_atlas:carAtlas\|altsyncram:altsyncram_component\|altsyncram_56p1:auto_generated\|mux_jfb:mux2\"" {  } { { "altsyncram_56p1.tdf" "mux2" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_56p1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804946935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trackRam projectTop:P0\|datapath:D0\|trackRam:track " "Elaborating entity \"trackRam\" for hierarchy \"projectTop:P0\|datapath:D0\|trackRam:track\"" {  } { { "datapath.v" "track" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804949104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component\"" {  } { { "trackRam.v" "altsyncram_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/trackRam.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804949573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component\"" {  } { { "trackRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/trackRam.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804949729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component " "Instantiated megafunction \"projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file track.mif " "Parameter \"init_file\" = \"track.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804949729 ""}  } { { "trackRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/trackRam.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804949729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_1cn1.tdf 1 1 " "Using design file db/altsyncram_1cn1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1cn1 " "Found entity 1: altsyncram_1cn1" {  } { { "altsyncram_1cn1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_1cn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804950088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804950088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1cn1 projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component\|altsyncram_1cn1:auto_generated " "Elaborating entity \"altsyncram_1cn1\" for hierarchy \"projectTop:P0\|datapath:D0\|trackRam:track\|altsyncram:altsyncram_component\|altsyncram_1cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804951463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winScreenRam projectTop:P0\|datapath:D0\|winScreenRam:win " "Elaborating entity \"winScreenRam\" for hierarchy \"projectTop:P0\|datapath:D0\|winScreenRam:win\"" {  } { { "datapath.v" "win" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804974563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component\"" {  } { { "winScreenRam.v" "altsyncram_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/winScreenRam.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804974985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component\"" {  } { { "winScreenRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/winScreenRam.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804975204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component " "Instantiated megafunction \"projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file newwin.mif " "Parameter \"init_file\" = \"newwin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804975204 ""}  } { { "winScreenRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/winScreenRam.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804975204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_4gn1.tdf 1 1 " "Using design file db/altsyncram_4gn1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gn1 " "Found entity 1: altsyncram_4gn1" {  } { { "altsyncram_4gn1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_4gn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804976813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804976813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gn1 projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component\|altsyncram_4gn1:auto_generated " "Elaborating entity \"altsyncram_4gn1\" for hierarchy \"projectTop:P0\|datapath:D0\|winScreenRam:win\|altsyncram:altsyncram_component\|altsyncram_4gn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804977282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreenRam projectTop:P0\|datapath:D0\|startScreenRam:start " "Elaborating entity \"startScreenRam\" for hierarchy \"projectTop:P0\|datapath:D0\|startScreenRam:start\"" {  } { { "datapath.v" "start" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804997335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component\"" {  } { { "startScreenRam.v" "altsyncram_component" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/startScreenRam.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804997803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component\"" {  } { { "startScreenRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/startScreenRam.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804997960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component " "Instantiated megafunction \"projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file newstart.mif " "Parameter \"init_file\" = \"newstart.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701804997960 ""}  } { { "startScreenRam.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/startScreenRam.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701804997960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_4nn1.tdf 1 1 " "Using design file db/altsyncram_4nn1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4nn1 " "Found entity 1: altsyncram_4nn1" {  } { { "altsyncram_4nn1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_4nn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701804998319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701804998319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4nn1 projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component\|altsyncram_4nn1:auto_generated " "Elaborating entity \"altsyncram_4nn1\" for hierarchy \"projectTop:P0\|datapath:D0\|startScreenRam:start\|altsyncram:altsyncram_component\|altsyncram_4nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701804999725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondsCounter projectTop:P0\|SecondsCounter:S0 " "Elaborating entity \"SecondsCounter\" for hierarchy \"projectTop:P0\|SecondsCounter:S0\"" {  } { { "projectTop.v" "S0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/projectTop.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805019814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Call PS2_Call:ps2call " "Elaborating entity \"PS2_Call\" for hierarchy \"PS2_Call:ps2call\"" {  } { { "fill.v" "ps2call" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805020142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputs PS2_Call:ps2call\|inputs:detector " "Elaborating entity \"inputs\" for hierarchy \"PS2_Call:ps2call\|inputs:detector\"" {  } { { "PS2_Call.v" "detector" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Call.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805020455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Call:ps2call\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Call:ps2call\|PS2_Controller:PS2\"" {  } { { "PS2_Call.v" "PS2" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Call.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805020736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Call:ps2call\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Call:ps2call\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805021048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Call:ps2call\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Call:ps2call\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805021376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:hex0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:hex0\"" {  } { { "fill.v" "hex0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805021861 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 37 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 67 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 97 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 127 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 157 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 187 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 217 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 247 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 277 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 307 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 337 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 367 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 397 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 427 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 457 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 487 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 517 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 547 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 577 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 607 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 637 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 667 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 697 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 727 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 757 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 787 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 817 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 847 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 877 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 907 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 937 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 967 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 37 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 67 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 97 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 127 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 157 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 187 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 217 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 247 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 277 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 307 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 337 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 367 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 397 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 427 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 457 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 487 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 517 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 547 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 577 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 607 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 637 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 667 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 697 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 727 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 757 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 787 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 817 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 847 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 877 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 907 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 937 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio2:ao\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "altsyncram_n3i1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altsyncram_n3i1.tdf" 967 2 0 } } { "a_dpfifo_q2a1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "scfifo_7ba1.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Controller.v" 237 0 0 } } { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/audio2.v" 167 0 0 } } { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805032668 "|fill|audio2:ao|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701805032668 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701805032668 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio2:ao\|avconf:avc\|Ram0 " "RAM logic \"audio2:ao\|avconf:avc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" "Ram0" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701805033824 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701805033824 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701805058856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701805061262 "|fill|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701805061262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701805062679 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701805068080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701805068262 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701805068262 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/output_files/CarRacing.map.smsg " "Generated suppressed messages file //VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/output_files/CarRacing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701805071027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701805081445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805081445 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701805082148 ""}  } { { "altpll_80u.tdf" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701805082148 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance audio2:ao\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701805082164 ""}  } { { "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock_altpll.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/audiov/Audio_Clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701805082164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "fill.v" "" { Text "//VSRV1/A.Homes\$/shengx16/Downloads/final/final_project/final_project/ogcc - new/fill.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805084765 "|fill|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701805084765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2216 " "Implemented 2216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701805084765 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701805084765 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701805084765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1702 " "Implemented 1702 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701805084765 ""} { "Info" "ICUT_CUT_TM_RAMS" "444 " "Implemented 444 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701805084765 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701805084765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701805084765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 617 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 617 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701805087764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 14:38:07 2023 " "Processing ended: Tue Dec 05 14:38:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701805087764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701805087764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701805087764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701805087764 ""}
