HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Ztj
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Ztj|Clk which controls 13 sequential elements including vend_mealy_reg_0.D_out_reg_mealy_adv. This clock has no specified timing constraint which may adversely impact design performance. ||Ztj.srr(126);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh7\synthesis\Ztj.srr'/linenumber/126||mealy.v(72);liberoaction://cross_probe/hdl/file/'g:\eda\w_zh7\hdl\mealy.v'/linenumber/72
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance vend_moore_reg_0.D_out_reg_moore_adv because it is equivalent to instance vend_moore_reg_0.current_state[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ztj.srr(206);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh7\synthesis\Ztj.srr'/linenumber/206||moore.v(70);liberoaction://cross_probe/hdl/file/'g:\eda\w_zh7\hdl\moore.v'/linenumber/70
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Ztj|Clk with period 10.00ns. Please declare a user-defined clock on object "p:Clk"||Ztj.srr(282);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh7\synthesis\Ztj.srr'/linenumber/282||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Ztj.srr(298);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh7\synthesis\Ztj.srr'/linenumber/298||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Ztj.srr(300);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh7\synthesis\Ztj.srr'/linenumber/300||null;null
Implementation;Compile;RootName:Ztj
Implementation;Compile||(null)||Please refer to the log file for details||Ztj_compile_log.rpt;liberoaction://open_report/file/Ztj_compile_log.rpt||(null);(null)
