insert_buffer -new_cell_names mem_right_ipin_0_del1 -no_of_cells 1 [get_pins { "mem_right_ipin_0/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del2 -no_of_cells 1 [get_pins { "mem_right_ipin_0/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del2 -no_of_cells 1 [get_pins { "mem_right_ipin_6/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del2 -no_of_cells 1 [get_pins { "mem_right_ipin_12/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del2 -no_of_cells 1 [get_pins { "mem_right_ipin_18/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_23_del2 -no_of_cells 1 [get_pins { "mem_right_ipin_23/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del2 -no_of_cells 1 [get_pins { "mem_right_ipin_28/EFPGA_CCFF_0_*/D"}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del3_0 [get_pins {mem_right_ipin_0/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del3_1 [get_pins {mem_right_ipin_0/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del3_2 [get_pins {mem_right_ipin_0/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del3_3 [get_pins {mem_right_ipin_0/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del3_4 [get_pins {mem_right_ipin_0/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_0_del3_5 [get_pins {mem_right_ipin_0/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_1_del3_0 [get_pins {mem_right_ipin_1/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_1_del3_1 [get_pins {mem_right_ipin_1/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_1_del3_2 [get_pins {mem_right_ipin_1/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_1_del3_3 [get_pins {mem_right_ipin_1/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_1_del3_4 [get_pins {mem_right_ipin_1/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_2_del3_0 [get_pins {mem_right_ipin_2/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_2_del3_1 [get_pins {mem_right_ipin_2/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_2_del3_2 [get_pins {mem_right_ipin_2/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_2_del3_3 [get_pins {mem_right_ipin_2/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_2_del3_4 [get_pins {mem_right_ipin_2/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_2_del3_5 [get_pins {mem_right_ipin_2/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_3_del3_0 [get_pins {mem_right_ipin_3/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_3_del3_1 [get_pins {mem_right_ipin_3/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_3_del3_2 [get_pins {mem_right_ipin_3/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_3_del3_3 [get_pins {mem_right_ipin_3/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_3_del3_4 [get_pins {mem_right_ipin_3/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_4_del3_0 [get_pins {mem_right_ipin_4/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_4_del3_1 [get_pins {mem_right_ipin_4/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_4_del3_2 [get_pins {mem_right_ipin_4/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_4_del3_3 [get_pins {mem_right_ipin_4/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_4_del3_4 [get_pins {mem_right_ipin_4/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_4_del3_5 [get_pins {mem_right_ipin_4/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_5_del3_0 [get_pins {mem_right_ipin_5/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_5_del3_1 [get_pins {mem_right_ipin_5/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_5_del3_2 [get_pins {mem_right_ipin_5/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_5_del3_3 [get_pins {mem_right_ipin_5/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_5_del3_4 [get_pins {mem_right_ipin_5/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del3_0 [get_pins {mem_right_ipin_6/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del3_1 [get_pins {mem_right_ipin_6/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del3_2 [get_pins {mem_right_ipin_6/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del3_3 [get_pins {mem_right_ipin_6/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del3_4 [get_pins {mem_right_ipin_6/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_6_del3_5 [get_pins {mem_right_ipin_6/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_7_del3_0 [get_pins {mem_right_ipin_7/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_7_del3_1 [get_pins {mem_right_ipin_7/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_7_del3_2 [get_pins {mem_right_ipin_7/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_7_del3_3 [get_pins {mem_right_ipin_7/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_7_del3_4 [get_pins {mem_right_ipin_7/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_8_del3_0 [get_pins {mem_right_ipin_8/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_8_del3_1 [get_pins {mem_right_ipin_8/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_8_del3_2 [get_pins {mem_right_ipin_8/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_8_del3_3 [get_pins {mem_right_ipin_8/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_8_del3_4 [get_pins {mem_right_ipin_8/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_8_del3_5 [get_pins {mem_right_ipin_8/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_9_del3_0 [get_pins {mem_right_ipin_9/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_9_del3_1 [get_pins {mem_right_ipin_9/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_9_del3_2 [get_pins {mem_right_ipin_9/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_9_del3_3 [get_pins {mem_right_ipin_9/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_9_del3_4 [get_pins {mem_right_ipin_9/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_10_del3_0 [get_pins {mem_right_ipin_10/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_10_del3_1 [get_pins {mem_right_ipin_10/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_10_del3_2 [get_pins {mem_right_ipin_10/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_10_del3_3 [get_pins {mem_right_ipin_10/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_10_del3_4 [get_pins {mem_right_ipin_10/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_10_del3_5 [get_pins {mem_right_ipin_10/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_11_del3_0 [get_pins {mem_right_ipin_11/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_11_del3_1 [get_pins {mem_right_ipin_11/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_11_del3_2 [get_pins {mem_right_ipin_11/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_11_del3_3 [get_pins {mem_right_ipin_11/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_11_del3_4 [get_pins {mem_right_ipin_11/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del3_0 [get_pins {mem_right_ipin_12/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del3_1 [get_pins {mem_right_ipin_12/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del3_2 [get_pins {mem_right_ipin_12/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del3_3 [get_pins {mem_right_ipin_12/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del3_4 [get_pins {mem_right_ipin_12/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_12_del3_5 [get_pins {mem_right_ipin_12/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_13_del3_0 [get_pins {mem_right_ipin_13/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_13_del3_1 [get_pins {mem_right_ipin_13/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_13_del3_2 [get_pins {mem_right_ipin_13/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_13_del3_3 [get_pins {mem_right_ipin_13/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_13_del3_4 [get_pins {mem_right_ipin_13/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_14_del3_0 [get_pins {mem_right_ipin_14/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_14_del3_1 [get_pins {mem_right_ipin_14/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_14_del3_2 [get_pins {mem_right_ipin_14/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_14_del3_3 [get_pins {mem_right_ipin_14/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_14_del3_4 [get_pins {mem_right_ipin_14/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_14_del3_5 [get_pins {mem_right_ipin_14/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_15_del3_0 [get_pins {mem_right_ipin_15/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_15_del3_1 [get_pins {mem_right_ipin_15/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_15_del3_2 [get_pins {mem_right_ipin_15/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_15_del3_3 [get_pins {mem_right_ipin_15/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_15_del3_4 [get_pins {mem_right_ipin_15/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_16_del3_0 [get_pins {mem_right_ipin_16/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_16_del3_1 [get_pins {mem_right_ipin_16/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_16_del3_2 [get_pins {mem_right_ipin_16/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_16_del3_3 [get_pins {mem_right_ipin_16/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_16_del3_4 [get_pins {mem_right_ipin_16/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_16_del3_5 [get_pins {mem_right_ipin_16/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_17_del3_0 [get_pins {mem_right_ipin_17/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_17_del3_1 [get_pins {mem_right_ipin_17/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_17_del3_2 [get_pins {mem_right_ipin_17/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_17_del3_3 [get_pins {mem_right_ipin_17/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_17_del3_4 [get_pins {mem_right_ipin_17/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del3_0 [get_pins {mem_right_ipin_18/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del3_1 [get_pins {mem_right_ipin_18/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del3_2 [get_pins {mem_right_ipin_18/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del3_3 [get_pins {mem_right_ipin_18/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del3_4 [get_pins {mem_right_ipin_18/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_18_del3_5 [get_pins {mem_right_ipin_18/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_19_del3_0 [get_pins {mem_right_ipin_19/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_19_del3_1 [get_pins {mem_right_ipin_19/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_19_del3_2 [get_pins {mem_right_ipin_19/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_19_del3_3 [get_pins {mem_right_ipin_19/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_19_del3_4 [get_pins {mem_right_ipin_19/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_20_del3_0 [get_pins {mem_right_ipin_20/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_20_del3_1 [get_pins {mem_right_ipin_20/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_20_del3_2 [get_pins {mem_right_ipin_20/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_20_del3_3 [get_pins {mem_right_ipin_20/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_20_del3_4 [get_pins {mem_right_ipin_20/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_20_del3_5 [get_pins {mem_right_ipin_20/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_21_del3_0 [get_pins {mem_right_ipin_21/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_21_del3_1 [get_pins {mem_right_ipin_21/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_21_del3_2 [get_pins {mem_right_ipin_21/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_21_del3_3 [get_pins {mem_right_ipin_21/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_21_del3_4 [get_pins {mem_right_ipin_21/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_22_del3_0 [get_pins {mem_right_ipin_22/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_22_del3_1 [get_pins {mem_right_ipin_22/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_22_del3_2 [get_pins {mem_right_ipin_22/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_22_del3_3 [get_pins {mem_right_ipin_22/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_22_del3_4 [get_pins {mem_right_ipin_22/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_22_del3_5 [get_pins {mem_right_ipin_22/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_23_del3_0 [get_pins {mem_right_ipin_23/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_23_del3_1 [get_pins {mem_right_ipin_23/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_23_del3_2 [get_pins {mem_right_ipin_23/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_23_del3_3 [get_pins {mem_right_ipin_23/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_23_del3_4 [get_pins {mem_right_ipin_23/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_24_del3_0 [get_pins {mem_right_ipin_24/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_24_del3_1 [get_pins {mem_right_ipin_24/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_24_del3_2 [get_pins {mem_right_ipin_24/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_24_del3_3 [get_pins {mem_right_ipin_24/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_24_del3_4 [get_pins {mem_right_ipin_24/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_24_del3_5 [get_pins {mem_right_ipin_24/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_25_del3_0 [get_pins {mem_right_ipin_25/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_25_del3_1 [get_pins {mem_right_ipin_25/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_25_del3_2 [get_pins {mem_right_ipin_25/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_25_del3_3 [get_pins {mem_right_ipin_25/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_25_del3_4 [get_pins {mem_right_ipin_25/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_26_del3_0 [get_pins {mem_right_ipin_26/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_26_del3_1 [get_pins {mem_right_ipin_26/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_26_del3_2 [get_pins {mem_right_ipin_26/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_26_del3_3 [get_pins {mem_right_ipin_26/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_26_del3_4 [get_pins {mem_right_ipin_26/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_26_del3_5 [get_pins {mem_right_ipin_26/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_27_del3_0 [get_pins {mem_right_ipin_27/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_27_del3_1 [get_pins {mem_right_ipin_27/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_27_del3_2 [get_pins {mem_right_ipin_27/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_27_del3_3 [get_pins {mem_right_ipin_27/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_27_del3_4 [get_pins {mem_right_ipin_27/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del3_0 [get_pins {mem_right_ipin_28/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del3_1 [get_pins {mem_right_ipin_28/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del3_2 [get_pins {mem_right_ipin_28/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del3_3 [get_pins {mem_right_ipin_28/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del3_4 [get_pins {mem_right_ipin_28/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_28_del3_5 [get_pins {mem_right_ipin_28/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_29_del3_0 [get_pins {mem_right_ipin_29/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_29_del3_1 [get_pins {mem_right_ipin_29/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_29_del3_2 [get_pins {mem_right_ipin_29/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_29_del3_3 [get_pins {mem_right_ipin_29/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_29_del3_4 [get_pins {mem_right_ipin_29/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_30_del3_0 [get_pins {mem_right_ipin_30/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_30_del3_1 [get_pins {mem_right_ipin_30/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_30_del3_2 [get_pins {mem_right_ipin_30/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_30_del3_3 [get_pins {mem_right_ipin_30/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_30_del3_4 [get_pins {mem_right_ipin_30/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_30_del3_5 [get_pins {mem_right_ipin_30/EFPGA_CCFF_5_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_31_del3_0 [get_pins {mem_right_ipin_31/EFPGA_CCFF_0_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_31_del3_1 [get_pins {mem_right_ipin_31/EFPGA_CCFF_1_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_31_del3_2 [get_pins {mem_right_ipin_31/EFPGA_CCFF_2_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_31_del3_3 [get_pins {mem_right_ipin_31/EFPGA_CCFF_3_*/D}] [get_lib_cells */BUFV1_7TH40]
insert_buffer -new_cell_names mem_right_ipin_31_del3_4 [get_pins {mem_right_ipin_31/EFPGA_CCFF_4_*/D}] [get_lib_cells */BUFV1_7TH40]
