// Seed: 3906520381
module module_0 ();
  logic id_1;
  ;
  logic [-1 'b0 : -1] id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd15,
    parameter id_8 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output tri1 id_10;
  output logic [7:0] id_9;
  input wire _id_8;
  input logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_9[id_4] = 1;
  assign id_1[-1]   = -1 ? id_3 < (id_2) : id_7[id_8 : 1] ? id_7 : 1;
  module_0 modCall_1 ();
  assign id_10 = id_3 & -1;
endmodule
