#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 21 13:19:13 2022
# Process ID: 9880
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11848 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_3] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_xbar_0_synth_1 top_level_rst_ps7_0_100M_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1 top_level_Intellight_Accelerat_0_0_synth_1 top_level_auto_pc_4_synth_1 top_level_auto_pc_0_synth_1 top_level_auto_pc_1_synth_1 top_level_auto_pc_2_synth_1 top_level_auto_pc_3_synth_1 -jobs 6
wait_on_run top_level_xbar_0_synth_1
wait_on_run top_level_rst_ps7_0_100M_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
wait_on_run top_level_auto_pc_4_synth_1
wait_on_run top_level_auto_pc_0_synth_1
wait_on_run top_level_auto_pc_1_synth_1
wait_on_run top_level_auto_pc_2_synth_1
wait_on_run top_level_auto_pc_3_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all top_level_axi_intc_0_0] }
catch { [ delete_ip_run [get_ips -all top_level_axi_intc_0_0] ] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_rst_ps7_0_100M_0] }
catch { [ delete_ip_run [get_ips -all top_level_rst_ps7_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_3] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_processing_system7_0_0_synth_1 top_level_xbar_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1 top_level_auto_pc_0_synth_1 top_level_auto_pc_1_synth_1 top_level_auto_pc_2_synth_1 top_level_auto_pc_3_synth_1 -jobs 6
wait_on_run top_level_processing_system7_0_0_synth_1
wait_on_run top_level_xbar_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1
wait_on_run top_level_auto_pc_0_synth_1
wait_on_run top_level_auto_pc_1_synth_1
wait_on_run top_level_auto_pc_2_synth_1
wait_on_run top_level_auto_pc_3_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
save_bd_design
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_3] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_WIDTH {2}] [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets Q_Matrix_0_D_road3] [get_bd_nets Intellight_Accelerat_0_rd_addr] [get_bd_nets Q_Matrix_0_D_road2] [get_bd_nets Q_Matrix_0_D_road0] [get_bd_nets Q_Matrix_0_D_road1] [get_bd_nets Intellight_Accelerat_0_finish] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells Intellight_Accelerat_0]
save_bd_design
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen_bram] [get_bd_nets Intellight_Accelerat_0_wen2] [get_bd_nets Intellight_Accelerat_0_wen3] [get_bd_nets D_new_1] [get_bd_nets Intellight_Accelerat_0_wen0] [get_bd_nets Intellight_Accelerat_0_wen1] [get_bd_nets Intellight_Accelerat_0_wr_addr] [get_bd_cells Q_Matrix_0]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells Q_Matrix_AXI_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_intc_0/intr]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
