
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08000161

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x000014a4 memsz 0x000014a4 flags rwx
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x080014a4 align 2**16
         filesz 0x00000034 memsz 0x00000034 flags rw-
    LOAD off    0x00020838 vaddr 0x20000838 paddr 0x080014d8 align 2**16
         filesz 0x00000000 memsz 0x00000208 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00002000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  2 .vectors      00000160  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00001284  08000160  08000160  00010160  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000000c0  080013e4  080013e4  000113e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000034  20000800  080014a4  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000208  20000838  080014d8  00020838  2**3
                  ALLOC
  7 .ram0_init    00000000  20000a40  20000a40  00020834  2**2
                  CONTENTS
  8 .ram0         00000000  20000a40  20000a40  00020834  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020834  2**2
                  CONTENTS
 23 .heap         000015c0  20000a40  20000a40  00030000  2**0
                  ALLOC
 24 .ARM.attributes 0000002d  00000000  00000000  00020834  2**0
                  CONTENTS, READONLY
 25 .comment      0000007f  00000000  00000000  00020861  2**0
                  CONTENTS, READONLY
 26 .debug_info   0000563b  00000000  00000000  000208e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 0000067a  00000000  00000000  00025f1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    000021a2  00000000  00000000  00026595  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000138  00000000  00000000  00028737  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00000f28  00000000  00000000  0002886f  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   00001480  00000000  00000000  00029797  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    000013e6  00000000  00000000  0002ac17  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  00000418  00000000  00000000  0002c000  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
08000160 l    d  .text	00000000 .text
080013e4 l    d  .rodata	00000000 .rodata
20000800 l    d  .data	00000000 .data
20000838 l    d  .bss	00000000 .bss
20000a40 l    d  .ram0_init	00000000 .ram0_init
20000a40 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20000a40 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
08000260 l     F .text	0000005c _pal_lld_setgroupmode.constprop.3
080002c0 l     F .text	00000044 chCoreAllocAlignedWithOffset
08000310 l     F .text	00000010 notify3
08000320 l     F .text	0000005c _port_irq_epilogue
08000380 l     F .text	00000064 VectorA4
080003f0 l     F .text	00000004 VectorAC
08000400 l     F .text	000000a0 VectorB0
080004a0 l     F .text	0000001a SVC_Handler
080004c0 l     F .text	00000070 wakeup
08000530 l     F .text	0000002c chSchReadyI
08000560 l     F .text	00000064 chEvtBroadcastFlagsI.constprop.25
080005d0 l     F .text	000001b8 VectorDC
08000790 l     F .text	00000002 _idle_thread
080007a0 l     F .text	00000002 _unhandled_exception
080007a0 l     F .text	00000002 Vector1C
080007a0 l     F .text	00000002 Vector20
080007a0 l     F .text	00000002 Vector24
080007a0 l     F .text	00000002 Vector28
080007a0 l     F .text	00000002 UsageFault_Handler
080007a0 l     F .text	00000002 DebugMon_Handler
080007a0 l     F .text	00000002 Vector34
080007a0 l     F .text	00000002 PendSV_Handler
080007a0 l     F .text	00000002 SysTick_Handler
080007a0 l     F .text	00000002 Vector40
080007a0 l     F .text	00000002 Vector44
080007a0 l     F .text	00000002 Vector48
080007a0 l     F .text	00000002 Vector4C
080007a0 l     F .text	00000002 Vector50
080007a0 l     F .text	00000002 Vector54
080007a0 l     F .text	00000002 Vector58
080007a0 l     F .text	00000002 Vector5C
080007a0 l     F .text	00000002 Vector60
080007a0 l     F .text	00000002 Vector64
080007a0 l     F .text	00000002 Vector68
080007a0 l     F .text	00000002 Vector6C
080007a0 l     F .text	00000002 Vector70
080007a0 l     F .text	00000002 Vector74
080007a0 l     F .text	00000002 Vector78
080007a0 l     F .text	00000002 Vector7C
080007a0 l     F .text	00000002 Vector80
080007a0 l     F .text	00000002 Vector84
080007a0 l     F .text	00000002 Vector88
080007a0 l     F .text	00000002 Vector8C
080007a0 l     F .text	00000002 Vector90
080007a0 l     F .text	00000002 Vector94
080007a0 l     F .text	00000002 Vector98
080007a0 l     F .text	00000002 Vector9C
080007a0 l     F .text	00000002 VectorA0
080007a0 l     F .text	00000002 MemManage_Handler
080007a0 l     F .text	00000002 VectorA8
080007a0 l     F .text	00000002 HardFault_Handler
080007a0 l     F .text	00000002 BusFault_Handler
080007a0 l     F .text	00000002 VectorB4
080007a0 l     F .text	00000002 VectorB8
080007a0 l     F .text	00000002 VectorBC
080007a0 l     F .text	00000002 VectorC0
080007a0 l     F .text	00000002 VectorC4
080007a0 l     F .text	00000002 VectorC8
080007a0 l     F .text	00000002 VectorCC
080007a0 l     F .text	00000002 VectorD0
080007a0 l     F .text	00000002 VectorD4
080007a0 l     F .text	00000002 VectorD8
080007a0 l     F .text	00000002 NMI_Handler
080007a0 l     F .text	00000002 VectorE0
080007a0 l     F .text	00000002 VectorE4
080007a0 l     F .text	00000002 VectorE8
080007a0 l     F .text	00000002 VectorEC
080007a0 l     F .text	00000002 VectorF0
080007a0 l     F .text	00000002 VectorF4
080007a0 l     F .text	00000002 VectorF8
080007a0 l     F .text	00000002 VectorFC
080007a0 l     F .text	00000002 Vector100
080007a0 l     F .text	00000002 Vector104
080007a0 l     F .text	00000002 Vector108
080007a0 l     F .text	00000002 Vector10C
080007a0 l     F .text	00000002 Vector110
080007a0 l     F .text	00000002 Vector114
080007a0 l     F .text	00000002 Vector118
080007a0 l     F .text	00000002 Vector11C
080007a0 l     F .text	00000002 Vector120
080007a0 l     F .text	00000002 Vector124
080007a0 l     F .text	00000002 Vector128
080007a0 l     F .text	00000002 Vector12C
080007a0 l     F .text	00000002 Vector130
080007a0 l     F .text	00000002 Vector134
080007a0 l     F .text	00000002 Vector138
080007a0 l     F .text	00000002 Vector13C
080007a0 l     F .text	00000002 Vector140
080007a0 l     F .text	00000002 Vector144
080007a0 l     F .text	00000002 Vector148
080007a0 l     F .text	00000002 Vector14C
080007a0 l     F .text	00000002 Vector150
080007a0 l     F .text	00000002 Vector154
080007a0 l     F .text	00000002 Vector158
080007a0 l     F .text	00000002 Vector15C
080007b0 l     F .text	00000028 chSchGoSleepS
080007e0 l     F .text	00000148 chSchGoSleepTimeoutS
08000930 l     F .text	00000028 chThdEnqueueTimeoutS
08000960 l     F .text	000000b2 oqWriteTimeout
08000a20 l     F .text	00000006 _writet
08000a30 l     F .text	0000000a _write
08000a40 l     F .text	00000052 oqPutTimeout
08000aa0 l     F .text	00000006 _putt
08000ab0 l     F .text	0000000a _put
08000ac0 l     F .text	000000b6 iqReadTimeout
08000b80 l     F .text	00000006 _readt
08000b90 l     F .text	0000000a _read
08000ba0 l     F .text	00000052 iqGetTimeout
08000c00 l     F .text	00000006 _gett
08000c10 l     F .text	0000000a _get
08000c20 l     F .text	00000018 chThdSleep
20000838 l     O .bss	0000001c PWMD1
20000854 l     O .bss	0000007c SD3
200008d0 l     O .bss	00000070 ch
20000940 l     O .bss	000000d8 ch_idle_thread_wa
20000a18 l     O .bss	00000008 ch_memcore
20000a20 l     O .bss	00000020 default_heap
20000800 l     O .data	00000034 pwmcfg
080013e4 l     O .rodata	00000016 ch_debug
08001404 l     O .rodata	00000080 ram_areas
08001484 l     O .rodata	00000020 vmt
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
0800018e l       .text	00000000 msloop
0800019c l       .text	00000000 psloop
080001ac l       .text	00000000 dloop
080001c0 l       .text	00000000 bloop
080001d6 l       .text	00000000 initloop
080001e2 l       .text	00000000 endinitloop
080001ea l       .text	00000000 finiloop
080001f6 l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
080012c0 g     F .text	00000050 chThdExit
00000000 g       .rodata	00000000 __ram4_start__
00000000 g       .ram5	00000000 __ram5_clear__
20000a40 g       .ram0_init	00000000 __ram0_init__
00000000 g       .ram1	00000000 __ram1_free__
00000000 g       .rodata	00000000 __ram6_start__
08000000 g     O .vectors	00000160 _vectors
080014a4 g       .data	00000000 __exidx_end
20000a40 g       .ram0	00000000 __ram0_free__
20000a40 g       .heap	00000000 __heap_base__
080014d8 g       *ABS*	00000000 __ram3_init_text__
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
08000160 g       .vectors	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
080014a4 g       .rodata	00000000 __rodata_end__
20000838 g       .bss	00000000 _bss_start
20002000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
00000000 g       .ram1	00000000 __ram1_clear__
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
080014a4 g       .data	00000000 __exidx_start
080014d8 g       *ABS*	00000000 __ram0_init_text__
080014d8 g       *ABS*	00000000 __ram1_init_text__
00002000 g       *ABS*	00000000 __ram0_size__
080014d8 g       *ABS*	00000000 __ram5_init_text__
20000a40 g       .bss	00000000 _bss_end
08000160 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
080014d8 g       *ABS*	00000000 __ram6_init_text__
00000000 g       .ram3	00000000 __ram3_clear__
080013c0 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
08001310 g     F .text	00000040 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000234 g     F .text	00000000 _port_switch
080013e0 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
080013d0 g     F .text	00000002 __late_init
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
20000834 g       .data	00000000 _data_end
00000000 g       *ABS*	00000000 __ram3_size__
08000160 g       .vectors	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       .rodata	00000000 __ram1_start__
080013e4 g       .rodata	00000000 __rodata_base__
08000c40 g     F .text	000005fc main
00000000 g       *ABS*	00000000 __ram6_size__
080014d8 g       *ABS*	00000000 __ram2_init_text__
00000000 g       .ram3	00000000 __ram3_free__
08000160 g       .vectors	00000000 __init_array_end
080014d8 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
08000244 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
20000a40 g       .ram0	00000000 __ram0_clear__
00000000 g       .ram3	00000000 __ram3_noinit__
20000a40 g       .ram0	00000000 __ram0_noinit__
08001350 g     F .text	00000064 __init_ram_areas
00000000 g       .rodata	00000000 __ram2_start__
08000254 g     F .text	00000000 _port_switch_from_isr
00000000 g       *ABS*	00000000 __ram7_end__
20000400 g       .mstack	00000000 __main_stack_end__
00000000 g       .ram5_init	00000000 __ram5_init__
20000400 g       .pstack	00000000 __main_thread_stack_base__
080014d8 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
20000000 g       .rodata	00000000 __ram0_start__
08000258 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
08000160 g       .vectors	00000000 __init_array_start
080014a4 g       *ABS*	00000000 _textdata_start
00000000 g       .rodata	00000000 __ram5_start__
00000000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20002000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000400 g       *ABS*	00000000 __main_stack_size__
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
08001240 g     F .text	0000007c __early_init
00000000 g       .rodata	00000000 __ram3_start__
00000400 g       *ABS*	00000000 __process_stack_size__


