Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 18 09:38:43 2024
| Host         : xjh-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.725        0.000                      0                  280        0.209        0.000                      0                  280        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.725        0.000                      0                  280        0.209        0.000                      0                  280        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 0.890ns (16.643%)  route 4.458ns (83.357%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.892     8.808    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     8.932 r  craft_encrypt_inst/ciphertext[12]_i_2/O
                         net (fo=1, routed)           0.592     9.524    craft_encrypt_inst/tk[12]
    SLICE_X4Y176         LUT2 (Prop_lut2_I0_O)        0.124     9.648 r  craft_encrypt_inst/ciphertext[12]_i_1/O
                         net (fo=5, routed)           0.974    10.622    craft_encrypt_inst/add_key[12]
    SLICE_X6Y176         LUT6 (Prop_lut6_I1_O)        0.124    10.746 r  craft_encrypt_inst/state[56]_i_1/O
                         net (fo=1, routed)           0.000    10.746    craft_encrypt_inst/p_1_in[56]
    SLICE_X6Y176         FDRE                                         r  craft_encrypt_inst/state_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744    15.161    craft_encrypt_inst/clk
    SLICE_X6Y176         FDRE                                         r  craft_encrypt_inst/state_reg[56]/C
                         clock pessimism              0.268    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X6Y176         FDRE (Setup_fdre_C_D)        0.077    15.471    craft_encrypt_inst/state_reg[56]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.890ns (16.674%)  route 4.448ns (83.326%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.892     8.808    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     8.932 r  craft_encrypt_inst/ciphertext[12]_i_2/O
                         net (fo=1, routed)           0.592     9.524    craft_encrypt_inst/tk[12]
    SLICE_X4Y176         LUT2 (Prop_lut2_I0_O)        0.124     9.648 r  craft_encrypt_inst/ciphertext[12]_i_1/O
                         net (fo=5, routed)           0.964    10.612    craft_encrypt_inst/add_key[12]
    SLICE_X6Y176         LUT5 (Prop_lut5_I2_O)        0.124    10.736 r  craft_encrypt_inst/state[57]_i_1/O
                         net (fo=1, routed)           0.000    10.736    craft_encrypt_inst/p_1_in[57]
    SLICE_X6Y176         FDRE                                         r  craft_encrypt_inst/state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744    15.161    craft_encrypt_inst/clk
    SLICE_X6Y176         FDRE                                         r  craft_encrypt_inst/state_reg[57]/C
                         clock pessimism              0.268    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X6Y176         FDRE (Setup_fdre_C_D)        0.081    15.475    craft_encrypt_inst/state_reg[57]
  -------------------------------------------------------------------
                         required time                         15.475    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.890ns (16.863%)  route 4.388ns (83.137%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.718     8.634    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X2Y174         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.622     9.380    craft_encrypt_inst/tk[31]
    SLICE_X3Y174         LUT2 (Prop_lut2_I0_O)        0.124     9.504 f  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           1.047    10.552    craft_encrypt_inst/add_key[31]
    SLICE_X3Y175         LUT6 (Prop_lut6_I1_O)        0.124    10.676 r  craft_encrypt_inst/state[39]_i_1/O
                         net (fo=1, routed)           0.000    10.676    craft_encrypt_inst/p_1_in[39]
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744    15.161    craft_encrypt_inst/clk
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C
                         clock pessimism              0.268    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X3Y175         FDRE (Setup_fdre_C_D)        0.031    15.425    craft_encrypt_inst/state_reg[39]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.890ns (16.870%)  route 4.386ns (83.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.718     8.634    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X2Y174         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.622     9.380    craft_encrypt_inst/tk[31]
    SLICE_X3Y174         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           1.045    10.550    craft_encrypt_inst/add_key[31]
    SLICE_X3Y175         LUT6 (Prop_lut6_I0_O)        0.124    10.674 r  craft_encrypt_inst/state[36]_i_1/O
                         net (fo=1, routed)           0.000    10.674    craft_encrypt_inst/p_1_in[36]
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744    15.161    craft_encrypt_inst/clk
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C
                         clock pessimism              0.268    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X3Y175         FDRE (Setup_fdre_C_D)        0.029    15.423    craft_encrypt_inst/state_reg[36]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.086ns (21.077%)  route 4.067ns (78.923%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 f  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.757     8.673    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X5Y176         LUT6 (Prop_lut6_I1_O)        0.124     8.797 r  craft_encrypt_inst/ciphertext[62]_i_2/O
                         net (fo=1, routed)           0.469     9.266    craft_encrypt_inst/tk[62]
    SLICE_X5Y176         LUT4 (Prop_lut4_I3_O)        0.118     9.384 f  craft_encrypt_inst/ciphertext[62]_i_1/O
                         net (fo=5, routed)           0.840    10.225    craft_encrypt_inst/add_key[62]
    SLICE_X7Y175         LUT6 (Prop_lut6_I0_O)        0.326    10.551 r  craft_encrypt_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000    10.551    craft_encrypt_inst/p_1_in[3]
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742    15.159    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[3]/C
                         clock pessimism              0.268    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X7Y175         FDRE (Setup_fdre_C_D)        0.031    15.423    craft_encrypt_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.890ns (17.414%)  route 4.221ns (82.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.888     8.804    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X3Y175         LUT6 (Prop_lut6_I1_O)        0.124     8.928 r  craft_encrypt_inst/ciphertext[39]_i_2/O
                         net (fo=1, routed)           0.433     9.361    craft_encrypt_inst/tk[39]
    SLICE_X3Y175         LUT3 (Prop_lut3_I0_O)        0.124     9.485 r  craft_encrypt_inst/ciphertext[39]_i_1/O
                         net (fo=5, routed)           0.900    10.385    craft_encrypt_inst/add_key[39]
    SLICE_X4Y174         LUT6 (Prop_lut6_I0_O)        0.124    10.509 r  craft_encrypt_inst/state[28]_i_1/O
                         net (fo=1, routed)           0.000    10.509    craft_encrypt_inst/p_1_in[28]
    SLICE_X4Y174         FDRE                                         r  craft_encrypt_inst/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742    15.159    craft_encrypt_inst/clk
    SLICE_X4Y174         FDRE                                         r  craft_encrypt_inst/state_reg[28]/C
                         clock pessimism              0.268    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.029    15.421    craft_encrypt_inst/state_reg[28]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.118ns (21.886%)  route 3.990ns (78.114%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.330     8.246    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X3Y176         LUT6 (Prop_lut6_I1_O)        0.124     8.370 r  craft_encrypt_inst/ciphertext[60]_i_2/O
                         net (fo=1, routed)           0.652     9.022    craft_encrypt_inst/tk[60]
    SLICE_X4Y176         LUT4 (Prop_lut4_I3_O)        0.150     9.172 r  craft_encrypt_inst/ciphertext[60]_i_1/O
                         net (fo=5, routed)           1.008    10.180    craft_encrypt_inst/add_key[60]
    SLICE_X7Y175         LUT6 (Prop_lut6_I1_O)        0.326    10.506 r  craft_encrypt_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.506    craft_encrypt_inst/p_1_in[0]
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742    15.159    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[0]/C
                         clock pessimism              0.268    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X7Y175         FDRE (Setup_fdre_C_D)        0.032    15.424    craft_encrypt_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.890ns (17.438%)  route 4.214ns (82.562%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.888     8.804    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X3Y175         LUT6 (Prop_lut6_I1_O)        0.124     8.928 r  craft_encrypt_inst/ciphertext[39]_i_2/O
                         net (fo=1, routed)           0.433     9.361    craft_encrypt_inst/tk[39]
    SLICE_X3Y175         LUT3 (Prop_lut3_I0_O)        0.124     9.485 f  craft_encrypt_inst/ciphertext[39]_i_1/O
                         net (fo=5, routed)           0.893    10.378    craft_encrypt_inst/add_key[39]
    SLICE_X4Y174         LUT5 (Prop_lut5_I0_O)        0.124    10.502 r  craft_encrypt_inst/state[29]_i_1/O
                         net (fo=1, routed)           0.000    10.502    craft_encrypt_inst/p_1_in[29]
    SLICE_X4Y174         FDRE                                         r  craft_encrypt_inst/state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742    15.159    craft_encrypt_inst/clk
    SLICE_X4Y174         FDRE                                         r  craft_encrypt_inst/state_reg[29]/C
                         clock pessimism              0.268    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.031    15.423    craft_encrypt_inst/state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.890ns (17.343%)  route 4.242ns (82.657%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.718     8.634    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X2Y174         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.622     9.380    craft_encrypt_inst/tk[31]
    SLICE_X3Y174         LUT2 (Prop_lut2_I0_O)        0.124     9.504 f  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           0.901    10.406    craft_encrypt_inst/add_key[31]
    SLICE_X2Y174         LUT5 (Prop_lut5_I0_O)        0.124    10.530 r  craft_encrypt_inst/state[37]_i_1/O
                         net (fo=1, routed)           0.000    10.530    craft_encrypt_inst/p_1_in[37]
    SLICE_X2Y174         FDRE                                         r  craft_encrypt_inst/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744    15.161    craft_encrypt_inst/clk
    SLICE_X2Y174         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C
                         clock pessimism              0.268    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X2Y174         FDRE (Setup_fdre_C_D)        0.077    15.471    craft_encrypt_inst/state_reg[37]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.890ns (17.537%)  route 4.185ns (82.463%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.800     5.398    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.518     5.916 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.888     8.804    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X3Y175         LUT6 (Prop_lut6_I1_O)        0.124     8.928 r  craft_encrypt_inst/ciphertext[39]_i_2/O
                         net (fo=1, routed)           0.433     9.361    craft_encrypt_inst/tk[39]
    SLICE_X3Y175         LUT3 (Prop_lut3_I0_O)        0.124     9.485 r  craft_encrypt_inst/ciphertext[39]_i_1/O
                         net (fo=5, routed)           0.864    10.349    craft_encrypt_inst/add_key[39]
    SLICE_X4Y174         LUT6 (Prop_lut6_I0_O)        0.124    10.473 r  craft_encrypt_inst/state[30]_i_1/O
                         net (fo=1, routed)           0.000    10.473    craft_encrypt_inst/p_1_in[30]
    SLICE_X4Y174         FDRE                                         r  craft_encrypt_inst/state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742    15.159    craft_encrypt_inst/clk
    SLICE_X4Y174         FDRE                                         r  craft_encrypt_inst/state_reg[30]/C
                         clock pessimism              0.268    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.031    15.423    craft_encrypt_inst/state_reg[30]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.645     1.567    craft_encrypt_inst/clk
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  craft_encrypt_inst/r_reg[6]/Q
                         net (fo=4, routed)           0.104     1.835    craft_encrypt_inst/r_reg_n_0_[6]
    SLICE_X9Y182         LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  craft_encrypt_inst/done_i_1/O
                         net (fo=1, routed)           0.000     1.880    craft_encrypt_inst/done_i_1_n_0
    SLICE_X9Y182         FDRE                                         r  craft_encrypt_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.919     2.087    craft_encrypt_inst/clk
    SLICE_X9Y182         FDRE                                         r  craft_encrypt_inst/done_reg/C
                         clock pessimism             -0.507     1.580    
    SLICE_X9Y182         FDRE (Hold_fdre_C_D)         0.091     1.671    craft_encrypt_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.644     1.566    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  craft_encrypt_inst/r_reg[3]/Q
                         net (fo=5, routed)           0.164     1.894    craft_encrypt_inst/r_reg_n_0_[3]
    SLICE_X8Y181         LUT5 (Prop_lut5_I3_O)        0.048     1.942 r  craft_encrypt_inst/r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.942    craft_encrypt_inst/p_0_in[4]
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.918     2.086    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[4]/C
                         clock pessimism             -0.520     1.566    
    SLICE_X8Y181         FDRE (Hold_fdre_C_D)         0.131     1.697    craft_encrypt_inst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.486%)  route 0.175ns (45.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.644     1.566    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  craft_encrypt_inst/r_reg[0]/Q
                         net (fo=72, routed)          0.175     1.905    craft_encrypt_inst/craft_key_schedule_inst_0/t_key00
    SLICE_X8Y182         LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  craft_encrypt_inst/r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.950    craft_encrypt_inst/p_0_in[5]
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.919     2.087    craft_encrypt_inst/clk
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[5]/C
                         clock pessimism             -0.506     1.581    
    SLICE_X8Y182         FDRE (Hold_fdre_C_D)         0.121     1.702    craft_encrypt_inst/r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.713%)  route 0.195ns (48.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.638     1.560    craft_encrypt_inst/clk
    SLICE_X8Y174         FDRE                                         r  craft_encrypt_inst/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  craft_encrypt_inst/state_reg[19]/Q
                         net (fo=2, routed)           0.195     1.919    craft_encrypt_inst/state[19]
    SLICE_X10Y174        LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  craft_encrypt_inst/ciphertext[19]_i_1/O
                         net (fo=5, routed)           0.000     1.964    craft_encrypt_inst/add_key[19]
    SLICE_X10Y174        FDRE                                         r  craft_encrypt_inst/ciphertext_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.911     2.079    craft_encrypt_inst/clk
    SLICE_X10Y174        FDRE                                         r  craft_encrypt_inst/ciphertext_reg[19]/C
                         clock pessimism             -0.484     1.595    
    SLICE_X10Y174        FDRE (Hold_fdre_C_D)         0.121     1.716    craft_encrypt_inst/ciphertext_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.644     1.566    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  craft_encrypt_inst/r_reg[3]/Q
                         net (fo=5, routed)           0.164     1.894    craft_encrypt_inst/r_reg_n_0_[3]
    SLICE_X8Y181         LUT4 (Prop_lut4_I3_O)        0.045     1.939 r  craft_encrypt_inst/r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.939    craft_encrypt_inst/p_0_in[3]
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.918     2.086    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[3]/C
                         clock pessimism             -0.520     1.566    
    SLICE_X8Y181         FDRE (Hold_fdre_C_D)         0.121     1.687    craft_encrypt_inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.764%)  route 0.185ns (47.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.645     1.567    craft_encrypt_inst/clk
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  craft_encrypt_inst/r_reg[6]/Q
                         net (fo=4, routed)           0.185     1.916    craft_encrypt_inst/r_reg_n_0_[6]
    SLICE_X8Y182         LUT3 (Prop_lut3_I1_O)        0.043     1.959 r  craft_encrypt_inst/r[7]_i_2/O
                         net (fo=1, routed)           0.000     1.959    craft_encrypt_inst/p_0_in[7]
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.919     2.087    craft_encrypt_inst/clk
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[7]/C
                         clock pessimism             -0.520     1.567    
    SLICE_X8Y182         FDRE (Hold_fdre_C_D)         0.131     1.698    craft_encrypt_inst/r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.642     1.564    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X9Y179         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]/Q
                         net (fo=2, routed)           0.189     1.894    craft_encrypt_inst/craft_round_constants_inst_0/rc[2]
    SLICE_X9Y179         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.916     2.084    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X9Y179         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/C
                         clock pessimism             -0.520     1.564    
    SLICE_X9Y179         FDRE (Hold_fdre_C_D)         0.066     1.630    craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.468%)  route 0.199ns (58.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.642     1.564    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X9Y179         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/Q
                         net (fo=3, routed)           0.199     1.904    craft_encrypt_inst/craft_round_constants_inst_0/rc[1]
    SLICE_X9Y179         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.916     2.084    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X9Y179         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[0]/C
                         clock pessimism             -0.520     1.564    
    SLICE_X9Y179         FDSE (Hold_fdse_C_D)         0.070     1.634    craft_encrypt_inst/craft_round_constants_inst_0/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.645     1.567    craft_encrypt_inst/clk
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  craft_encrypt_inst/r_reg[6]/Q
                         net (fo=4, routed)           0.185     1.916    craft_encrypt_inst/r_reg_n_0_[6]
    SLICE_X8Y182         LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  craft_encrypt_inst/r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.961    craft_encrypt_inst/p_0_in[6]
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.919     2.087    craft_encrypt_inst/clk
    SLICE_X8Y182         FDRE                                         r  craft_encrypt_inst/r_reg[6]/C
                         clock pessimism             -0.520     1.567    
    SLICE_X8Y182         FDRE (Hold_fdre_C_D)         0.120     1.687    craft_encrypt_inst/r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.147%)  route 0.223ns (51.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.644     1.566    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          0.223     1.953    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X8Y181         LUT3 (Prop_lut3_I1_O)        0.043     1.996 r  craft_encrypt_inst/r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.996    craft_encrypt_inst/p_0_in[2]
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.918     2.086    craft_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  craft_encrypt_inst/r_reg[2]/C
                         clock pessimism             -0.520     1.566    
    SLICE_X8Y181         FDRE (Hold_fdre_C_D)         0.131     1.697    craft_encrypt_inst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y173   craft_encrypt_inst/ciphertext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y177  craft_encrypt_inst/ciphertext_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y178   craft_encrypt_inst/ciphertext_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y176   craft_encrypt_inst/ciphertext_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y175   craft_encrypt_inst/ciphertext_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y176   craft_encrypt_inst/ciphertext_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y176   craft_encrypt_inst/ciphertext_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y174  craft_encrypt_inst/ciphertext_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y174  craft_encrypt_inst/ciphertext_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y173   craft_encrypt_inst/ciphertext_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y173   craft_encrypt_inst/ciphertext_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y177  craft_encrypt_inst/ciphertext_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y177  craft_encrypt_inst/ciphertext_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   craft_encrypt_inst/ciphertext_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   craft_encrypt_inst/ciphertext_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y176   craft_encrypt_inst/ciphertext_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y176   craft_encrypt_inst/ciphertext_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y175   craft_encrypt_inst/ciphertext_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y175   craft_encrypt_inst/ciphertext_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y173   craft_encrypt_inst/ciphertext_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y173   craft_encrypt_inst/ciphertext_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y177  craft_encrypt_inst/ciphertext_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y177  craft_encrypt_inst/ciphertext_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   craft_encrypt_inst/ciphertext_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   craft_encrypt_inst/ciphertext_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y176   craft_encrypt_inst/ciphertext_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y176   craft_encrypt_inst/ciphertext_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y175   craft_encrypt_inst/ciphertext_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y175   craft_encrypt_inst/ciphertext_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.648ns (27.257%)  route 4.398ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.871     6.046    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744     5.161    craft_encrypt_inst/clk
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.648ns (27.257%)  route 4.398ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.871     6.046    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.744     5.161    craft_encrypt_inst/clk
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.648ns (27.960%)  route 4.246ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.527     4.051    craft_encrypt_inst/rst_n
    SLICE_X9Y181         LUT2 (Prop_lut2_I0_O)        0.124     4.175 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.719     5.894    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.742     5.159    craft_encrypt_inst/clk
    SLICE_X6Y175         FDRE                                         r  craft_encrypt_inst/state_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.336ns (42.135%)  route 0.462ns (57.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.462     0.753    craft_encrypt_inst/rst_n
    SLICE_X3Y175         LUT6 (Prop_lut6_I4_O)        0.045     0.798 r  craft_encrypt_inst/state[39]_i_1/O
                         net (fo=1, routed)           0.000     0.798    craft_encrypt_inst/p_1_in[39]
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.940     2.108    craft_encrypt_inst/clk
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.336ns (40.529%)  route 0.494ns (59.471%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.494     0.785    craft_encrypt_inst/rst_n
    SLICE_X6Y174         LUT6 (Prop_lut6_I4_O)        0.045     0.830 r  craft_encrypt_inst/state[63]_i_2/O
                         net (fo=1, routed)           0.000     0.830    craft_encrypt_inst/p_1_in[63]
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.939     2.107    craft_encrypt_inst/clk
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[63]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.336ns (40.094%)  route 0.503ns (59.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.503     0.794    craft_encrypt_inst/rst_n
    SLICE_X6Y174         LUT6 (Prop_lut6_I4_O)        0.045     0.839 r  craft_encrypt_inst/state[62]_i_1/O
                         net (fo=1, routed)           0.000     0.839    craft_encrypt_inst/p_1_in[62]
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.939     2.107    craft_encrypt_inst/clk
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[62]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.336ns (38.123%)  route 0.546ns (61.877%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.546     0.837    craft_encrypt_inst/rst_n
    SLICE_X3Y175         LUT6 (Prop_lut6_I4_O)        0.045     0.882 r  craft_encrypt_inst/state[36]_i_1/O
                         net (fo=1, routed)           0.000     0.882    craft_encrypt_inst/p_1_in[36]
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.940     2.108    craft_encrypt_inst/clk
    SLICE_X3Y175         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.336ns (37.270%)  route 0.566ns (62.730%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.566     0.857    craft_encrypt_inst/rst_n
    SLICE_X3Y174         LUT6 (Prop_lut6_I4_O)        0.045     0.902 r  craft_encrypt_inst/state[38]_i_1/O
                         net (fo=1, routed)           0.000     0.902    craft_encrypt_inst/p_1_in[38]
    SLICE_X3Y174         FDRE                                         r  craft_encrypt_inst/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.940     2.108    craft_encrypt_inst/clk
    SLICE_X3Y174         FDRE                                         r  craft_encrypt_inst/state_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.336ns (36.942%)  route 0.574ns (63.058%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.574     0.865    craft_encrypt_inst/rst_n
    SLICE_X2Y174         LUT5 (Prop_lut5_I3_O)        0.045     0.910 r  craft_encrypt_inst/state[37]_i_1/O
                         net (fo=1, routed)           0.000     0.910    craft_encrypt_inst/p_1_in[37]
    SLICE_X2Y174         FDRE                                         r  craft_encrypt_inst/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.940     2.108    craft_encrypt_inst/clk
    SLICE_X2Y174         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.336ns (35.626%)  route 0.608ns (64.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.608     0.899    craft_encrypt_inst/rst_n
    SLICE_X6Y174         LUT6 (Prop_lut6_I4_O)        0.045     0.944 r  craft_encrypt_inst/state[60]_i_1/O
                         net (fo=1, routed)           0.000     0.944    craft_encrypt_inst/p_1_in[60]
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.939     2.107    craft_encrypt_inst/clk
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[60]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.336ns (35.476%)  route 0.612ns (64.524%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.612     0.903    craft_encrypt_inst/rst_n
    SLICE_X6Y174         LUT5 (Prop_lut5_I3_O)        0.045     0.948 r  craft_encrypt_inst/state[61]_i_1/O
                         net (fo=1, routed)           0.000     0.948    craft_encrypt_inst/p_1_in[61]
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.939     2.107    craft_encrypt_inst/clk
    SLICE_X6Y174         FDRE                                         r  craft_encrypt_inst/state_reg[61]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.336ns (35.037%)  route 0.624ns (64.963%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.624     0.915    craft_encrypt_inst/rst_n
    SLICE_X7Y176         LUT6 (Prop_lut6_I4_O)        0.045     0.960 r  craft_encrypt_inst/state[48]_i_1/O
                         net (fo=1, routed)           0.000     0.960    craft_encrypt_inst/p_1_in[48]
    SLICE_X7Y176         FDRE                                         r  craft_encrypt_inst/state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.940     2.108    craft_encrypt_inst/clk
    SLICE_X7Y176         FDRE                                         r  craft_encrypt_inst/state_reg[48]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.336ns (34.675%)  route 0.634ns (65.325%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.634     0.925    craft_encrypt_inst/rst_n
    SLICE_X7Y175         LUT5 (Prop_lut5_I3_O)        0.045     0.970 r  craft_encrypt_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    craft_encrypt_inst/p_1_in[1]
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.939     2.107    craft_encrypt_inst/clk
    SLICE_X7Y175         FDRE                                         r  craft_encrypt_inst/state_reg[1]/C





