$date
	Tue Sep 11 16:04:53 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 # p2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
0!
$end
#12
1#
1!
#17
0#
#24
1"
0!
#29
0"
#36
1#
1!
#41
0#
#48
1"
0!
#53
0"
#60
1#
1!
#65
0#
#72
1"
0!
#77
0"
#84
1#
1!
#89
0#
#96
1"
0!
#101
0"
#108
1#
1!
#113
0#
#120
1"
0!
