`timescale 1ns / 1ps
`include "definitions.sv"

module clk_div_200MHz_to_500kHz(
  input   wire  clk,
  input   wire  rst,
  output  reg   clk_div
);
 
	parameter DELAY = 2000;
  reg [9:0] count;
  
  always @ (posedge clk, posedge rst) begin
    if (rst) begin
      clk_div <= 0;
      count <= 0;
    end
    else if (count == ((DELAY / 2) - 1)) begin
      count <= 0;
      clk_div <= ~clk_div;
    end
    else count <= count + 1;
  end

endmodule