// Design
module andgate(A,B,C);
  input A,B;
  output C;
  assign C = A & B;
  endmodule

// Design
module andgate(A,B,C);
  input A,B;
  output C;
  and(C,A,B);
  endmodule



// test bench
module andTB;
  reg a,b;
  wire c;
  andgate uut(a,b,c);
  initial begin
    a = 1'b0; b = 1'b0;
    #100 a = 1'b0; b = 1'b1;
    #100 a = 1'b1; b = 1'b0;
    #100 a = 1'b1; b = 1'b1;
  end
  initial begin
    $monitor($time, "a = %b b = %b c = %b",a,b,c);
  end
  endmodule
