INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:37:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.578ns (32.698%)  route 3.248ns (67.302%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1161, unset)         0.508     0.508    mem_controller3/read_arbiter/data/clk
                         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=99, unplaced)        0.487     1.221    mem_controller3/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 f  mem_controller3/read_arbiter/data/expX_c1[4]_i_2/O
                         net (fo=6, unplaced)         0.737     2.077    mem_controller3/read_arbiter/data/weight_loadData_27_sn_1
                         LUT5 (Prop_lut5_I0_O)        0.043     2.120 r  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_8/O
                         net (fo=2, unplaced)         0.255     2.375    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
                         LUT6 (Prop_lut6_I0_O)        0.043     2.418 r  mem_controller3/read_arbiter/data/newY_c1[22]_i_8/O
                         net (fo=23, unplaced)        0.307     2.725    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.768 r  mem_controller3/read_arbiter/data/newY_c1[3]_i_3/O
                         net (fo=4, unplaced)         0.268     3.036    mem_controller2/read_arbiter/data/excExpFracY_c0[3]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.079 r  mem_controller2/read_arbiter/data/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.459     3.538    addf0/operator/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.783 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.790    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.840 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.840    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.890 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.890    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.940 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.940    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     4.075 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     4.337    mem_controller2/read_arbiter/data/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.127     4.464 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.923    addf0/operator/expDiff_c1_reg[3]_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.168 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.175    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.334 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     5.334    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1161, unset)         0.483     3.183    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_D)        0.076     3.223    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.223    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                 -2.111    




