# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:43 on Oct 13,2023
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 13:54:43 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_tb 
# Start time: 13:54:43 on Oct 13,2023
# Loading sv_std.std
# Loading work.counter_tb
# Loading work.counter
# ** Error: Cannot open macro file: counter_tb__wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: counter_tb__wave.do
#     while executing
# "do counter_tb__wave.do"
add wave -position end  sim:/counter_tb/clk
add wave -position end  sim:/counter_tb/reset
add wave -position end  sim:/counter_tb/addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 2/Lab 2/counter_tb_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:00 on Oct 13,2023
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 13:55:00 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:55:00 on Oct 13,2023, Elapsed time: 0:00:17
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_tb 
# Start time: 13:55:00 on Oct 13,2023
# Loading sv_std.std
# Loading work.counter_tb
# Loading work.counter
# ** Error: Cannot open macro file: counter_tb__wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: counter_tb__wave.do
#     while executing
# "do counter_tb__wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:57 on Oct 13,2023
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 14:23:57 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:23:58 on Oct 13,2023, Elapsed time: 0:28:58
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_tb 
# Start time: 14:23:58 on Oct 13,2023
# Loading sv_std.std
# Loading work.counter_tb
# Loading work.counter
# ** Error: Cannot open macro file: counter_tb__wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: counter_tb__wave.do
#     while executing
# "do counter_tb__wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:29 on Oct 13,2023
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 14:26:30 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:26:30 on Oct 13,2023, Elapsed time: 0:02:32
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_tb 
# Start time: 14:26:30 on Oct 13,2023
# Loading sv_std.std
# Loading work.counter_tb
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(37)
#    Time: 3750 ps  Iteration: 1  Instance: /counter_tb
# Break in Module counter_tb at ./counter.sv line 37
# End time: 15:29:53 on Oct 13,2023, Elapsed time: 1:03:23
# Errors: 0, Warnings: 0
