// Seed: 1890144821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = |id_1;
  assign id_4 = !1;
  module_2 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_5
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 ();
  wire id_1;
  tri0 id_2 = 1, id_3, id_4;
  assign id_4 = 1'b0 - id_1;
  wire id_5 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd26,
    parameter id_8 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  defparam id_7.id_8 = id_8;
endmodule
