#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb  2 15:21:46 2023
# Process ID: 765763
# Current directory: /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1
# Command line: vivado -source project_1.xpr
# Log file: /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/vivado.log
# Journal file: /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 6592.887 ; gain = 230.676 ; free physical = 6459 ; free virtual = 23667
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_tb.v:8]
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_tb.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/sdf_stage.v:119]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_memory_wrapper.v:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=113)
Compiling module xil_defaultlib.csa_tree(SIZE_I=113,DEPTH=3,SIZE...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=128,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=98)
Compiling module xil_defaultlib.csa_tree(SIZE_I=98,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=113,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=83)
Compiling module xil_defaultlib.csa_tree(SIZE_I=83,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=98,LOGT...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=68)
Compiling module xil_defaultlib.csa_tree(SIZE_I=68,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=83,LOGT...
Compiling module xil_defaultlib.wlmont(LOGQ=64,W=16)
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=14,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  2 15:22:37 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  2 15:22:37 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6718.938 ; gain = 0.000 ; free physical = 6470 ; free virtual = 23637
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/tb_behav.wcfg
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 7357.441 ; gain = 638.504 ; free physical = 6171 ; free virtual = 23338
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/sdf_stage.v:119]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_7_8/Verilog_src/ntt/ntt_memory_wrapper.v:136]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7393.457 ; gain = 30.012 ; free physical = 6165 ; free virtual = 23363
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_7_8/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 15:28:27 2023...
