
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.1 Build EDK_P.15xf
# Wed May  1 17:42:42 2013
# Target Board:  Xilinx XUPV5-LX110T Evaluation Platform Rev A
# Family:    virtex5
# Device:    xc5vlx110t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 62.5
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT readfgcop_0_OUTFG_Port_pin = OUTFG_Port_net, DIR = O, VEC = [0:31]
 PORT readbgcop_0_OUTBG_Port_pin = OUTBG_Port_net, DIR = O, VEC = [0:31]
 PORT clock_generator_0_CLKOUT4_pin = clock_generator_0_CLKOUT4, DIR = O, SIGIS = CLK, CLK_FREQ = 62500000
 PORT clock_generator_0_CLKOUT5_pin = clock_generator_0_CLKOUT5, DIR = O, SIGIS = CLK, CLK_FREQ = 50000000
 PORT clock_generator_0_CLKOUT6_pin = clock_generator_0_CLKOUT6, DIR = O, SIGIS = CLK, CLK_FREQ = 200000000
 PORT readbgcop_0_system_dcm_locked_pin = Dcm_all_locked, DIR = O
 PORT readbgcop_0_FSL_M_Write_pin = readbgcop_0_to_microblaze_0_FSL_M_Write, DIR = O
 PORT readfgcop_0_FSL_M_Write_pin = readfgcop_0_to_microblaze_0_FSL_M_Write, DIR = O
 PORT readfgcop_0_FSL_S_Read_pin = microblaze_0_to_readfgcop_0_FSL_S_Read, DIR = O
 PORT readbgcop_0_FSL_S_Read_pin = microblaze_0_to_readbgcop_0_FSL_S_Read, DIR = O
 PORT readbgcop_0_XIL_NPI_Addr_pin = readbgcop_0_XIL_NPI_Addr, DIR = O, VEC = [31:0]
 PORT readfgcop_0_XIL_NPI_Addr_pin = readfgcop_0_XIL_NPI_Addr, DIR = O, VEC = [31:0]


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.30.a
 PARAMETER C_FSL_LINKS = 3
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE SFSL0 = readbgcop_0_to_microblaze_0
 BUS_INTERFACE MFSL0 = microblaze_0_to_readbgcop_0
 BUS_INTERFACE SFSL1 = readfgcop_0_to_microblaze_0
 BUS_INTERFACE MFSL1 = microblaze_0_to_readfgcop_0
 BUS_INTERFACE MFSL2 = microblaze_0_to_writecop_0
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_NUM_PORTS = 4
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_ODT_WIDTH = 2
 PARAMETER C_MEM_CE_WIDTH = 2
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER HW_VER = 6.05.a
 PARAMETER C_MPMC_BASEADDR = 0x90000000
 PARAMETER C_MPMC_HIGHADDR = 0x9FFFFFFF
 PARAMETER C_PIM1_BASETYPE = 4
 PARAMETER C_PIM2_BASETYPE = 4
 PARAMETER C_PIM3_BASETYPE = 4
 BUS_INTERFACE SPLB0 = mb_plb
 BUS_INTERFACE MPMC_PIM1 = readbgcop_0_XIL_NPI
 BUS_INTERFACE MPMC_PIM2 = readfgcop_0_XIL_NPI
 BUS_INTERFACE MPMC_PIM3 = writecop_0_XIL_NPI
 PORT MPMC_Clk0 = clk_125_0000MHzPLL0
 PORT MPMC_Clk0_DIV2 = clk_62_5000MHzPLL0
 PORT MPMC_Clk90 = clk_125_0000MHz90PLL0
 PORT MPMC_Clk_200MHz = clk_200_0000MHz
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 90
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 62500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKOUT4_FREQ = 62500000
 PARAMETER C_CLKOUT5_FREQ = 50000000
 PARAMETER C_CLKOUT6_FREQ = 200000000
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_125_0000MHz90PLL0
 PORT CLKOUT1 = clk_125_0000MHzPLL0
 PORT CLKOUT2 = clk_200_0000MHz
 PORT CLKOUT3 = clk_62_5000MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT4 = clock_generator_0_CLKOUT4
 PORT CLKOUT5 = clock_generator_0_CLKOUT5
 PORT CLKOUT6 = clock_generator_0_CLKOUT6
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_62_5000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN fsl_v20
 PARAMETER INSTANCE = readbgcop_0_to_microblaze_0
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_ASYNC_CLKS = 1
 PARAMETER C_READ_CLOCK_PERIOD = 16000
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
 PORT FSL_M_Clk = clk_125_0000MHzPLL0
 PORT FSL_S_Clk = clk_62_5000MHzPLL0
END

BEGIN readbgcop
 PARAMETER INSTANCE = readbgcop_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MFSL = readbgcop_0_to_microblaze_0
 BUS_INTERFACE SFSL = microblaze_0_to_readbgcop_0
 BUS_INTERFACE XIL_NPI = readbgcop_0_XIL_NPI
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT system_dcm_locked = Dcm_all_locked
 PORT FSL_S_Clk = clk_125_0000MHzPLL0
 PORT FSL_M_Clk = clk_125_0000MHzPLL0
 PORT OUTBG_Port = OUTBG_Port_net
END

BEGIN fsl_v20
 PARAMETER INSTANCE = microblaze_0_to_readbgcop_0
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_ASYNC_CLKS = 1
 PARAMETER C_READ_CLOCK_PERIOD = 8000
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
 PORT FSL_M_Clk = clk_62_5000MHzPLL0
 PORT FSL_S_Clk = clk_125_0000MHzPLL0
END

BEGIN fsl_v20
 PARAMETER INSTANCE = readfgcop_0_to_microblaze_0
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_ASYNC_CLKS = 1
 PARAMETER C_READ_CLOCK_PERIOD = 16000
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
 PORT FSL_M_Clk = clk_125_0000MHzPLL0
 PORT FSL_S_Clk = clk_62_5000MHzPLL0
END

BEGIN readfgcop
 PARAMETER INSTANCE = readfgcop_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE SFSL = microblaze_0_to_readfgcop_0
 BUS_INTERFACE XIL_NPI = readfgcop_0_XIL_NPI
 BUS_INTERFACE MFSL = readfgcop_0_to_microblaze_0
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT system_dcm_locked = Dcm_all_locked
 PORT FSL_S_Clk = clk_125_0000MHzPLL0
 PORT FSL_M_Clk = clk_125_0000MHzPLL0
 PORT OUTFG_Port = OUTFG_Port_net
END

BEGIN fsl_v20
 PARAMETER INSTANCE = microblaze_0_to_readfgcop_0
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_ASYNC_CLKS = 1
 PARAMETER C_READ_CLOCK_PERIOD = 8000
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
 PORT FSL_M_Clk = clk_62_5000MHzPLL0
 PORT FSL_S_Clk = clk_125_0000MHzPLL0
END

BEGIN fsl_v20
 PARAMETER INSTANCE = microblaze_0_to_writecop_0
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_ASYNC_CLKS = 1
 PARAMETER C_READ_CLOCK_PERIOD = 8000
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
 PORT FSL_M_Clk = clk_62_5000MHzPLL0
 PORT FSL_S_Clk = clk_125_0000MHzPLL0
END

BEGIN writecop
 PARAMETER INSTANCE = writecop_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE SFSL = microblaze_0_to_writecop_0
 BUS_INTERFACE XIL_NPI = writecop_0_XIL_NPI
 PORT FSL_Clk = clk_62_5000MHzPLL0
 PORT system_dcm_locked = Dcm_all_locked
 PORT FSL_S_Clk = clk_125_0000MHzPLL0
END

