

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
================================================================
* Date:           Wed May 28 03:38:36 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.718 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4014131|  4014131|  16.057 ms|  16.057 ms|  4014131|  4014131|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5  |  4014129|  4014129|        55|          5|          1|  802816|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 5, D = 56, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [cnn.cpp:331]   --->   Operation 58 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [cnn.cpp:329]   --->   Operation 59 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 60 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:328]   --->   Operation 61 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln319_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln319"   --->   Operation 63 'read' 'zext_ln319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten14"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln328 = store i5 0, i5 %i1" [cnn.cpp:328]   --->   Operation 65 'store' 'store_ln328' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln329 = store i8 0, i8 %h" [cnn.cpp:329]   --->   Operation 67 'store' 'store_ln329' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln331 = store i8 0, i8 %w" [cnn.cpp:331]   --->   Operation 68 'store' 'store_ln331' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_334_6"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [cnn.cpp:329]   --->   Operation 70 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i20 %indvar_flatten14" [cnn.cpp:328]   --->   Operation 71 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.80ns)   --->   "%icmp_ln328 = icmp_eq  i20 %indvar_flatten14_load, i20 802816" [cnn.cpp:328]   --->   Operation 72 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.80ns)   --->   "%add_ln328_1 = add i20 %indvar_flatten14_load, i20 1" [cnn.cpp:328]   --->   Operation 73 'add' 'add_ln328_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %for.inc61, void %for.inc64.exitStub" [cnn.cpp:328]   --->   Operation 74 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [cnn.cpp:331]   --->   Operation 75 'load' 'w_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%h_load = load i8 %h" [cnn.cpp:329]   --->   Operation 76 'load' 'h_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [cnn.cpp:328]   --->   Operation 77 'load' 'i1_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln328 = add i5 %i1_load, i5 1" [cnn.cpp:328]   --->   Operation 78 'add' 'add_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln329 = icmp_eq  i16 %indvar_flatten_load, i16 50176" [cnn.cpp:329]   --->   Operation 79 'icmp' 'icmp_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.30ns)   --->   "%select_ln328 = select i1 %icmp_ln329, i8 0, i8 %h_load" [cnn.cpp:328]   --->   Operation 80 'select' 'select_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln328)   --->   "%xor_ln328 = xor i1 %icmp_ln329, i1 1" [cnn.cpp:328]   --->   Operation 81 'xor' 'xor_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln331 = icmp_eq  i8 %w_load, i8 224" [cnn.cpp:331]   --->   Operation 82 'icmp' 'icmp_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln328 = and i1 %icmp_ln331, i1 %xor_ln328" [cnn.cpp:328]   --->   Operation 83 'and' 'and_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln328_1 = select i1 %icmp_ln329, i5 %add_ln328, i5 %i1_load" [cnn.cpp:328]   --->   Operation 84 'select' 'select_ln328_1' <Predicate = (!icmp_ln328)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln329_2 = add i8 %select_ln328, i8 1" [cnn.cpp:329]   --->   Operation 85 'add' 'add_ln329_2' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln329)   --->   "%or_ln329 = or i1 %and_ln328, i1 %icmp_ln329" [cnn.cpp:329]   --->   Operation 86 'or' 'or_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln329 = select i1 %or_ln329, i8 0, i8 %w_load" [cnn.cpp:329]   --->   Operation 87 'select' 'select_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln329_3 = add i8 %select_ln328, i8 2" [cnn.cpp:329]   --->   Operation 88 'add' 'add_ln329_3' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln329_1 = select i1 %and_ln328, i8 %add_ln329_2, i8 %select_ln328" [cnn.cpp:329]   --->   Operation 89 'select' 'select_ln329_1' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i5 %select_ln328_1" [cnn.cpp:332]   --->   Operation 90 'trunc' 'trunc_ln332' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln332, i8 %zext_ln319_read" [cnn.cpp:332]   --->   Operation 91 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast4 = zext i12 %tmp_26" [cnn.cpp:332]   --->   Operation 92 'zext' 'p_cast4' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%weight_0_0_addr = getelementptr i32 %weight_0_0, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 93 'getelementptr' 'weight_0_0_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%weight_0_1_addr = getelementptr i32 %weight_0_1, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 94 'getelementptr' 'weight_0_1_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%weight_0_3_addr = getelementptr i32 %weight_0_3, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 95 'getelementptr' 'weight_0_3_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%weight_0_4_addr = getelementptr i32 %weight_0_4, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 96 'getelementptr' 'weight_0_4_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%weight_1_1_addr = getelementptr i32 %weight_1_1, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 97 'getelementptr' 'weight_1_1_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%weight_1_2_addr = getelementptr i32 %weight_1_2, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 98 'getelementptr' 'weight_1_2_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%weight_1_3_addr = getelementptr i32 %weight_1_3, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 99 'getelementptr' 'weight_1_3_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%weight_1_4_addr = getelementptr i32 %weight_1_4, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 100 'getelementptr' 'weight_1_4_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%weight_2_0_addr = getelementptr i32 %weight_2_0, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 101 'getelementptr' 'weight_2_0_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%weight_2_1_addr = getelementptr i32 %weight_2_1, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 102 'getelementptr' 'weight_2_1_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%weight_2_2_addr = getelementptr i32 %weight_2_2, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 103 'getelementptr' 'weight_2_2_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%weight_2_3_addr = getelementptr i32 %weight_2_3, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 104 'getelementptr' 'weight_2_3_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%weight_2_4_addr = getelementptr i32 %weight_2_4, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 105 'getelementptr' 'weight_2_4_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%weight_3_0_addr = getelementptr i32 %weight_3_0, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 106 'getelementptr' 'weight_3_0_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%weight_3_1_addr = getelementptr i32 %weight_3_1, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 107 'getelementptr' 'weight_3_1_addr' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.64ns)   --->   "%weight_0_0_load = load i12 %weight_0_0_addr" [cnn.cpp:332]   --->   Operation 108 'load' 'weight_0_0_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 109 [2/2] (1.64ns)   --->   "%weight_0_1_load = load i12 %weight_0_1_addr" [cnn.cpp:332]   --->   Operation 109 'load' 'weight_0_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 110 [2/2] (1.64ns)   --->   "%weight_0_3_load = load i12 %weight_0_3_addr" [cnn.cpp:332]   --->   Operation 110 'load' 'weight_0_3_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 111 [2/2] (1.64ns)   --->   "%weight_0_4_load = load i12 %weight_0_4_addr" [cnn.cpp:332]   --->   Operation 111 'load' 'weight_0_4_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 112 [2/2] (1.64ns)   --->   "%weight_1_1_load = load i12 %weight_1_1_addr" [cnn.cpp:332]   --->   Operation 112 'load' 'weight_1_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 113 [2/2] (1.64ns)   --->   "%weight_1_2_load = load i12 %weight_1_2_addr" [cnn.cpp:332]   --->   Operation 113 'load' 'weight_1_2_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 114 [2/2] (1.64ns)   --->   "%weight_1_3_load = load i12 %weight_1_3_addr" [cnn.cpp:332]   --->   Operation 114 'load' 'weight_1_3_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 115 [2/2] (1.64ns)   --->   "%weight_1_4_load = load i12 %weight_1_4_addr" [cnn.cpp:332]   --->   Operation 115 'load' 'weight_1_4_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 116 [2/2] (1.64ns)   --->   "%weight_2_0_load = load i12 %weight_2_0_addr" [cnn.cpp:332]   --->   Operation 116 'load' 'weight_2_0_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 117 [2/2] (1.64ns)   --->   "%weight_2_1_load = load i12 %weight_2_1_addr" [cnn.cpp:332]   --->   Operation 117 'load' 'weight_2_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 118 [2/2] (1.64ns)   --->   "%weight_2_2_load = load i12 %weight_2_2_addr" [cnn.cpp:332]   --->   Operation 118 'load' 'weight_2_2_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 119 [2/2] (1.64ns)   --->   "%weight_2_3_load = load i12 %weight_2_3_addr" [cnn.cpp:332]   --->   Operation 119 'load' 'weight_2_3_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 120 [2/2] (1.64ns)   --->   "%weight_2_4_load = load i12 %weight_2_4_addr" [cnn.cpp:332]   --->   Operation 120 'load' 'weight_2_4_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 121 [2/2] (1.64ns)   --->   "%weight_3_0_load = load i12 %weight_3_0_addr" [cnn.cpp:332]   --->   Operation 121 'load' 'weight_3_0_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 122 [2/2] (1.64ns)   --->   "%weight_3_1_load = load i12 %weight_3_1_addr" [cnn.cpp:332]   --->   Operation 122 'load' 'weight_3_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i8 %select_ln329_1" [cnn.cpp:329]   --->   Operation 123 'trunc' 'trunc_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln329_1, i32 2, i32 7" [cnn.cpp:329]   --->   Operation 124 'partselect' 'lshr_ln' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln329_2)   --->   "%tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329_3, i32 2, i32 7" [cnn.cpp:329]   --->   Operation 125 'partselect' 'tmp_29' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln329_4 = add i8 %h_load, i8 1" [cnn.cpp:329]   --->   Operation 126 'add' 'add_ln329_4' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln329_2)   --->   "%tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329_4, i32 2, i32 7" [cnn.cpp:329]   --->   Operation 127 'partselect' 'tmp_30' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln329_2)   --->   "%select_ln328_2 = select i1 %icmp_ln329, i6 0, i6 %tmp_30" [cnn.cpp:328]   --->   Operation 128 'select' 'select_ln328_2' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln329_2 = select i1 %and_ln328, i6 %tmp_29, i6 %select_ln328_2" [cnn.cpp:329]   --->   Operation 129 'select' 'select_ln329_2' <Predicate = (!icmp_ln328)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i8 %select_ln329" [cnn.cpp:331]   --->   Operation 130 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln329, i32 4, i32 7" [cnn.cpp:331]   --->   Operation 131 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.67ns)   --->   "%switch_ln350 = switch i4 %trunc_ln331, void %arrayidx20226.case.15, i4 0, void %arrayidx20226.case.0, i4 1, void %arrayidx20226.case.1, i4 2, void %arrayidx20226.case.2, i4 3, void %arrayidx20226.case.3, i4 4, void %arrayidx20226.case.4, i4 5, void %arrayidx20226.case.5, i4 6, void %arrayidx20226.case.6, i4 7, void %arrayidx20226.case.7, i4 8, void %arrayidx20226.case.8, i4 9, void %arrayidx20226.case.9, i4 10, void %arrayidx20226.case.10, i4 11, void %arrayidx20226.case.11, i4 12, void %arrayidx20226.case.12, i4 13, void %arrayidx20226.case.13, i4 14, void %arrayidx20226.case.14" [cnn.cpp:350]   --->   Operation 132 'switch' 'switch_ln350' <Predicate = (!icmp_ln328)> <Delay = 0.67>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 133 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 14)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 134 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 13)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 135 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 12)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 136 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 11)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 137 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 10)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 138 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 9)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 139 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 8)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 140 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 7)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 141 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 6)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 142 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 5)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 143 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 4)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 144 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 3)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 145 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 146 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 147 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 0)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx20226.exit" [cnn.cpp:350]   --->   Operation 148 'br' 'br_ln350' <Predicate = (!icmp_ln328 & trunc_ln331 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 149 [1/2] (1.64ns)   --->   "%weight_0_0_load = load i12 %weight_0_0_addr" [cnn.cpp:332]   --->   Operation 149 'load' 'weight_0_0_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 150 [1/2] (1.64ns)   --->   "%weight_0_1_load = load i12 %weight_0_1_addr" [cnn.cpp:332]   --->   Operation 150 'load' 'weight_0_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 151 [1/2] (1.64ns)   --->   "%weight_0_3_load = load i12 %weight_0_3_addr" [cnn.cpp:332]   --->   Operation 151 'load' 'weight_0_3_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 152 [1/2] (1.64ns)   --->   "%weight_0_4_load = load i12 %weight_0_4_addr" [cnn.cpp:332]   --->   Operation 152 'load' 'weight_0_4_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 153 [1/2] (1.64ns)   --->   "%weight_1_1_load = load i12 %weight_1_1_addr" [cnn.cpp:332]   --->   Operation 153 'load' 'weight_1_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 154 [1/2] (1.64ns)   --->   "%weight_1_2_load = load i12 %weight_1_2_addr" [cnn.cpp:332]   --->   Operation 154 'load' 'weight_1_2_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 155 [1/2] (1.64ns)   --->   "%weight_1_3_load = load i12 %weight_1_3_addr" [cnn.cpp:332]   --->   Operation 155 'load' 'weight_1_3_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 156 [1/2] (1.64ns)   --->   "%weight_1_4_load = load i12 %weight_1_4_addr" [cnn.cpp:332]   --->   Operation 156 'load' 'weight_1_4_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 157 [1/2] (1.64ns)   --->   "%weight_2_0_load = load i12 %weight_2_0_addr" [cnn.cpp:332]   --->   Operation 157 'load' 'weight_2_0_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 158 [1/2] (1.64ns)   --->   "%weight_2_1_load = load i12 %weight_2_1_addr" [cnn.cpp:332]   --->   Operation 158 'load' 'weight_2_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 159 [1/2] (1.64ns)   --->   "%weight_2_2_load = load i12 %weight_2_2_addr" [cnn.cpp:332]   --->   Operation 159 'load' 'weight_2_2_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 160 [1/2] (1.64ns)   --->   "%weight_2_3_load = load i12 %weight_2_3_addr" [cnn.cpp:332]   --->   Operation 160 'load' 'weight_2_3_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 161 [1/2] (1.64ns)   --->   "%weight_2_4_load = load i12 %weight_2_4_addr" [cnn.cpp:332]   --->   Operation 161 'load' 'weight_2_4_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 162 [1/2] (1.64ns)   --->   "%weight_3_0_load = load i12 %weight_3_0_addr" [cnn.cpp:332]   --->   Operation 162 'load' 'weight_3_0_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 163 [1/2] (1.64ns)   --->   "%weight_3_1_load = load i12 %weight_3_1_addr" [cnn.cpp:332]   --->   Operation 163 'load' 'weight_3_1_load' <Predicate = (!icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln329_1 = add i8 %select_ln329_1, i8 2" [cnn.cpp:329]   --->   Operation 164 'add' 'add_ln329_1' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i6 %lshr_ln" [cnn.cpp:346]   --->   Operation 165 'zext' 'zext_ln346' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.46ns)   --->   "%mul_ln346 = mul i14 %zext_ln346, i14 228" [cnn.cpp:346]   --->   Operation 166 'mul' 'mul_ln346' <Predicate = (!icmp_ln328)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i6 %select_ln329_2" [cnn.cpp:346]   --->   Operation 167 'zext' 'zext_ln346_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.46ns)   --->   "%mul_ln346_1 = mul i14 %zext_ln346_1, i14 228" [cnn.cpp:346]   --->   Operation 168 'mul' 'mul_ln346_1' <Predicate = (!icmp_ln328)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329_1, i32 2, i32 7" [cnn.cpp:329]   --->   Operation 169 'partselect' 'tmp_31' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i6 %tmp_31" [cnn.cpp:346]   --->   Operation 170 'zext' 'zext_ln346_2' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.46ns)   --->   "%mul_ln346_2 = mul i14 %zext_ln346_2, i14 228" [cnn.cpp:346]   --->   Operation 171 'mul' 'mul_ln346_2' <Predicate = (!icmp_ln328)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.78ns)   --->   "%add_ln329_5 = add i16 %indvar_flatten_load, i16 1" [cnn.cpp:329]   --->   Operation 172 'add' 'add_ln329_5' <Predicate = (!icmp_ln328 & !icmp_ln329)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.24ns)   --->   "%select_ln329_3 = select i1 %icmp_ln329, i16 1, i16 %add_ln329_5" [cnn.cpp:329]   --->   Operation 173 'select' 'select_ln329_3' <Predicate = (!icmp_ln328)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.38ns)   --->   "%store_ln328 = store i20 %add_ln328_1, i20 %indvar_flatten14" [cnn.cpp:328]   --->   Operation 174 'store' 'store_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln328 = store i5 %select_ln328_1, i5 %i1" [cnn.cpp:328]   --->   Operation 175 'store' 'store_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 176 [1/1] (0.38ns)   --->   "%store_ln329 = store i16 %select_ln329_3, i16 %indvar_flatten" [cnn.cpp:329]   --->   Operation 176 'store' 'store_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln329 = store i8 %select_ln329_1, i8 %h" [cnn.cpp:329]   --->   Operation 177 'store' 'store_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.71>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln328_1, i8 0" [cnn.cpp:332]   --->   Operation 178 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i13 %tmp_24" [cnn.cpp:332]   --->   Operation 179 'zext' 'zext_ln332' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln328_1, i5 0" [cnn.cpp:332]   --->   Operation 180 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln332_1 = zext i10 %tmp_25" [cnn.cpp:332]   --->   Operation 181 'zext' 'zext_ln332_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.75ns)   --->   "%sub_ln332 = sub i14 %zext_ln332, i14 %zext_ln332_1" [cnn.cpp:332]   --->   Operation 182 'sub' 'sub_ln332' <Predicate = (!icmp_ln328)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%sub_ln332_cast = sext i14 %sub_ln332" [cnn.cpp:332]   --->   Operation 183 'sext' 'sub_ln332_cast' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln332_2 = zext i8 %select_ln329_1" [cnn.cpp:332]   --->   Operation 184 'zext' 'zext_ln332_2' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.76ns)   --->   "%add_ln332 = add i15 %sub_ln332_cast, i15 %zext_ln332_2" [cnn.cpp:332]   --->   Operation 185 'add' 'add_ln332' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln332_1 = trunc i15 %add_ln332" [cnn.cpp:332]   --->   Operation 186 'trunc' 'trunc_ln332_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln332_1, i4 0" [cnn.cpp:332]   --->   Operation 187 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln332, i1 0" [cnn.cpp:332]   --->   Operation 188 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln332_1 = sub i16 %tmp_27, i16 %tmp_28" [cnn.cpp:332]   --->   Operation 189 'sub' 'sub_ln332_1' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln329 = add i8 %select_ln329_1, i8 3" [cnn.cpp:329]   --->   Operation 190 'add' 'add_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329, i32 2, i32 7" [cnn.cpp:329]   --->   Operation 191 'partselect' 'tmp_32' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i6 %tmp_32" [cnn.cpp:346]   --->   Operation 192 'zext' 'zext_ln346_3' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (1.46ns)   --->   "%mul_ln346_3 = mul i14 %zext_ln346_3, i14 228" [cnn.cpp:346]   --->   Operation 193 'mul' 'mul_ln346_3' <Predicate = (!icmp_ln328)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.70ns)   --->   "%add_ln331 = add i6 %lshr_ln, i6 1" [cnn.cpp:331]   --->   Operation 194 'add' 'add_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln346_4 = zext i6 %add_ln331" [cnn.cpp:346]   --->   Operation 195 'zext' 'zext_ln346_4' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.46ns)   --->   "%mul_ln346_4 = mul i14 %zext_ln346_4, i14 228" [cnn.cpp:346]   --->   Operation 196 'mul' 'mul_ln346_4' <Predicate = (!icmp_ln328)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln346_5 = zext i8 %select_ln329" [cnn.cpp:346]   --->   Operation 197 'zext' 'zext_ln346_5' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.76ns)   --->   "%add_ln346_4 = add i14 %mul_ln346, i14 %zext_ln346_5" [cnn.cpp:346]   --->   Operation 198 'add' 'add_ln346_4' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln346_6 = zext i14 %add_ln346_4" [cnn.cpp:346]   --->   Operation 199 'zext' 'zext_ln346_6' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_6" [cnn.cpp:346]   --->   Operation 200 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.76ns)   --->   "%add_ln346_6 = add i14 %mul_ln346_2, i14 %zext_ln346_5" [cnn.cpp:346]   --->   Operation 201 'add' 'add_ln346_6' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln346_8 = zext i14 %add_ln346_6" [cnn.cpp:346]   --->   Operation 202 'zext' 'zext_ln346_8' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_8" [cnn.cpp:346]   --->   Operation 203 'getelementptr' 'input_0_addr_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_6" [cnn.cpp:346]   --->   Operation 204 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%input_1_addr_13 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_8" [cnn.cpp:346]   --->   Operation 205 'getelementptr' 'input_1_addr_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_6" [cnn.cpp:346]   --->   Operation 206 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%input_2_addr_13 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_8" [cnn.cpp:346]   --->   Operation 207 'getelementptr' 'input_2_addr_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_6" [cnn.cpp:346]   --->   Operation 208 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%input_3_addr_13 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_8" [cnn.cpp:346]   --->   Operation 209 'getelementptr' 'input_3_addr_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln332_3 = zext i4 %lshr_ln1" [cnn.cpp:332]   --->   Operation 210 'zext' 'zext_ln332_3' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln332_1 = add i16 %sub_ln332_1, i16 %zext_ln332_3" [cnn.cpp:332]   --->   Operation 211 'add' 'add_ln332_1' <Predicate = (!icmp_ln328)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [2/2] (1.24ns)   --->   "%input_0_load = load i14 %input_0_addr" [cnn.cpp:346]   --->   Operation 212 'load' 'input_0_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 213 [2/2] (1.24ns)   --->   "%input_1_load = load i14 %input_1_addr" [cnn.cpp:346]   --->   Operation 213 'load' 'input_1_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 214 [2/2] (1.24ns)   --->   "%input_2_load = load i14 %input_2_addr" [cnn.cpp:346]   --->   Operation 214 'load' 'input_2_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 215 [2/2] (1.24ns)   --->   "%input_3_load = load i14 %input_3_addr" [cnn.cpp:346]   --->   Operation 215 'load' 'input_3_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln346 = add i8 %select_ln329, i8 1" [cnn.cpp:346]   --->   Operation 216 'add' 'add_ln346' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln346_11 = zext i8 %add_ln346" [cnn.cpp:346]   --->   Operation 217 'zext' 'zext_ln346_11' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.76ns)   --->   "%add_ln346_9 = add i14 %mul_ln346, i14 %zext_ln346_11" [cnn.cpp:346]   --->   Operation 218 'add' 'add_ln346_9' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln346_12 = zext i14 %add_ln346_9" [cnn.cpp:346]   --->   Operation 219 'zext' 'zext_ln346_12' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_12" [cnn.cpp:346]   --->   Operation 220 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.76ns)   --->   "%add_ln346_10 = add i14 %mul_ln346_1, i14 %zext_ln346_11" [cnn.cpp:346]   --->   Operation 221 'add' 'add_ln346_10' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln346_13 = zext i14 %add_ln346_10" [cnn.cpp:346]   --->   Operation 222 'zext' 'zext_ln346_13' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_13" [cnn.cpp:346]   --->   Operation 223 'getelementptr' 'input_0_addr_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.76ns)   --->   "%add_ln346_11 = add i14 %mul_ln346_2, i14 %zext_ln346_11" [cnn.cpp:346]   --->   Operation 224 'add' 'add_ln346_11' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln346_14 = zext i14 %add_ln346_11" [cnn.cpp:346]   --->   Operation 225 'zext' 'zext_ln346_14' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_14" [cnn.cpp:346]   --->   Operation 226 'getelementptr' 'input_0_addr_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_12" [cnn.cpp:346]   --->   Operation 227 'getelementptr' 'input_1_addr_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%input_1_addr_9 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_13" [cnn.cpp:346]   --->   Operation 228 'getelementptr' 'input_1_addr_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%input_1_addr_14 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_14" [cnn.cpp:346]   --->   Operation 229 'getelementptr' 'input_1_addr_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%input_2_addr_4 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_12" [cnn.cpp:346]   --->   Operation 230 'getelementptr' 'input_2_addr_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%input_2_addr_9 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_13" [cnn.cpp:346]   --->   Operation 231 'getelementptr' 'input_2_addr_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%input_2_addr_14 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_14" [cnn.cpp:346]   --->   Operation 232 'getelementptr' 'input_2_addr_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%input_3_addr_4 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_12" [cnn.cpp:346]   --->   Operation 233 'getelementptr' 'input_3_addr_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%input_3_addr_9 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_13" [cnn.cpp:346]   --->   Operation 234 'getelementptr' 'input_3_addr_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%input_3_addr_14 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_14" [cnn.cpp:346]   --->   Operation 235 'getelementptr' 'input_3_addr_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_4 : Operation 236 [2/2] (1.24ns)   --->   "%input_0_load_1 = load i14 %input_0_addr_4" [cnn.cpp:346]   --->   Operation 236 'load' 'input_0_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 237 [2/2] (1.24ns)   --->   "%input_1_load_1 = load i14 %input_1_addr_4" [cnn.cpp:346]   --->   Operation 237 'load' 'input_1_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 238 [2/2] (1.24ns)   --->   "%input_2_load_1 = load i14 %input_2_addr_4" [cnn.cpp:346]   --->   Operation 238 'load' 'input_2_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 239 [2/2] (1.24ns)   --->   "%input_3_load_1 = load i14 %input_3_addr_4" [cnn.cpp:346]   --->   Operation 239 'load' 'input_3_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln346_1 = add i8 %select_ln329, i8 2" [cnn.cpp:346]   --->   Operation 240 'add' 'add_ln346_1' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln346_17 = zext i8 %add_ln346_1" [cnn.cpp:346]   --->   Operation 241 'zext' 'zext_ln346_17' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.76ns)   --->   "%add_ln346_15 = add i14 %mul_ln346_1, i14 %zext_ln346_17" [cnn.cpp:346]   --->   Operation 242 'add' 'add_ln346_15' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln346_19 = zext i14 %add_ln346_15" [cnn.cpp:346]   --->   Operation 243 'zext' 'zext_ln346_19' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_19" [cnn.cpp:346]   --->   Operation 244 'getelementptr' 'input_0_addr_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%input_1_addr_10 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_19" [cnn.cpp:346]   --->   Operation 245 'getelementptr' 'input_1_addr_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%input_2_addr_10 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_19" [cnn.cpp:346]   --->   Operation 246 'getelementptr' 'input_2_addr_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%input_3_addr_10 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_19" [cnn.cpp:346]   --->   Operation 247 'getelementptr' 'input_3_addr_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_4 : Operation 248 [2/2] (1.24ns)   --->   "%input_0_load_6 = load i14 %input_0_addr_9" [cnn.cpp:346]   --->   Operation 248 'load' 'input_0_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 249 [2/2] (1.24ns)   --->   "%input_1_load_6 = load i14 %input_1_addr_9" [cnn.cpp:346]   --->   Operation 249 'load' 'input_1_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 250 [2/2] (1.24ns)   --->   "%input_2_load_6 = load i14 %input_2_addr_9" [cnn.cpp:346]   --->   Operation 250 'load' 'input_2_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 251 [2/2] (1.24ns)   --->   "%input_3_load_6 = load i14 %input_3_addr_9" [cnn.cpp:346]   --->   Operation 251 'load' 'input_3_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 252 [2/2] (1.24ns)   --->   "%input_0_load_7 = load i14 %input_0_addr_10" [cnn.cpp:346]   --->   Operation 252 'load' 'input_0_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 253 [2/2] (1.24ns)   --->   "%input_1_load_7 = load i14 %input_1_addr_10" [cnn.cpp:346]   --->   Operation 253 'load' 'input_1_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 254 [2/2] (1.24ns)   --->   "%input_2_load_7 = load i14 %input_2_addr_10" [cnn.cpp:346]   --->   Operation 254 'load' 'input_2_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 255 [2/2] (1.24ns)   --->   "%input_3_load_7 = load i14 %input_3_addr_10" [cnn.cpp:346]   --->   Operation 255 'load' 'input_3_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 256 [2/2] (1.24ns)   --->   "%input_0_load_10 = load i14 %input_0_addr_13" [cnn.cpp:346]   --->   Operation 256 'load' 'input_0_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 257 [2/2] (1.24ns)   --->   "%input_1_load_10 = load i14 %input_1_addr_13" [cnn.cpp:346]   --->   Operation 257 'load' 'input_1_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 258 [2/2] (1.24ns)   --->   "%input_2_load_10 = load i14 %input_2_addr_13" [cnn.cpp:346]   --->   Operation 258 'load' 'input_2_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 259 [2/2] (1.24ns)   --->   "%input_3_load_10 = load i14 %input_3_addr_13" [cnn.cpp:346]   --->   Operation 259 'load' 'input_3_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 260 [2/2] (1.24ns)   --->   "%input_0_load_11 = load i14 %input_0_addr_14" [cnn.cpp:346]   --->   Operation 260 'load' 'input_0_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 261 [2/2] (1.24ns)   --->   "%input_1_load_11 = load i14 %input_1_addr_14" [cnn.cpp:346]   --->   Operation 261 'load' 'input_1_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 262 [2/2] (1.24ns)   --->   "%input_2_load_11 = load i14 %input_2_addr_14" [cnn.cpp:346]   --->   Operation 262 'load' 'input_2_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 263 [2/2] (1.24ns)   --->   "%input_3_load_11 = load i14 %input_3_addr_14" [cnn.cpp:346]   --->   Operation 263 'load' 'input_3_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 264 [1/1] (0.38ns)   --->   "%store_ln331 = store i8 %add_ln346, i8 %w" [cnn.cpp:331]   --->   Operation 264 'store' 'store_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln331 = br void %VITIS_LOOP_334_6" [cnn.cpp:331]   --->   Operation 265 'br' 'br_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.71>
ST_5 : Operation 266 [1/1] (0.76ns)   --->   "%add_ln346_7 = add i14 %mul_ln346_3, i14 %zext_ln346_5" [cnn.cpp:346]   --->   Operation 266 'add' 'add_ln346_7' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln346_9 = zext i14 %add_ln346_7" [cnn.cpp:346]   --->   Operation 267 'zext' 'zext_ln346_9' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%input_0_addr_18 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_9" [cnn.cpp:346]   --->   Operation 268 'getelementptr' 'input_0_addr_18' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%input_1_addr_18 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_9" [cnn.cpp:346]   --->   Operation 269 'getelementptr' 'input_1_addr_18' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%input_2_addr_18 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_9" [cnn.cpp:346]   --->   Operation 270 'getelementptr' 'input_2_addr_18' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%input_3_addr_18 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_9" [cnn.cpp:346]   --->   Operation 271 'getelementptr' 'input_3_addr_18' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 272 [1/2] (1.24ns)   --->   "%input_0_load = load i14 %input_0_addr" [cnn.cpp:346]   --->   Operation 272 'load' 'input_0_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 273 [1/2] (1.24ns)   --->   "%input_1_load = load i14 %input_1_addr" [cnn.cpp:346]   --->   Operation 273 'load' 'input_1_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 274 [1/2] (1.24ns)   --->   "%input_2_load = load i14 %input_2_addr" [cnn.cpp:346]   --->   Operation 274 'load' 'input_2_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 275 [1/2] (1.24ns)   --->   "%input_3_load = load i14 %input_3_addr" [cnn.cpp:346]   --->   Operation 275 'load' 'input_3_load' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 276 [1/1] (0.45ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load, i2 1, i32 %input_1_load, i2 2, i32 %input_2_load, i2 3, i32 %input_3_load, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 276 'sparsemux' 'tmp' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.76ns)   --->   "%add_ln346_12 = add i14 %mul_ln346_3, i14 %zext_ln346_11" [cnn.cpp:346]   --->   Operation 277 'add' 'add_ln346_12' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln346_15 = zext i14 %add_ln346_12" [cnn.cpp:346]   --->   Operation 278 'zext' 'zext_ln346_15' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%input_0_addr_19 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_15" [cnn.cpp:346]   --->   Operation 279 'getelementptr' 'input_0_addr_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%input_1_addr_19 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_15" [cnn.cpp:346]   --->   Operation 280 'getelementptr' 'input_1_addr_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%input_2_addr_19 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_15" [cnn.cpp:346]   --->   Operation 281 'getelementptr' 'input_2_addr_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%input_3_addr_19 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_15" [cnn.cpp:346]   --->   Operation 282 'getelementptr' 'input_3_addr_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 283 [1/2] (1.24ns)   --->   "%input_0_load_1 = load i14 %input_0_addr_4" [cnn.cpp:346]   --->   Operation 283 'load' 'input_0_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 284 [1/2] (1.24ns)   --->   "%input_1_load_1 = load i14 %input_1_addr_4" [cnn.cpp:346]   --->   Operation 284 'load' 'input_1_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 285 [1/2] (1.24ns)   --->   "%input_2_load_1 = load i14 %input_2_addr_4" [cnn.cpp:346]   --->   Operation 285 'load' 'input_2_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 286 [1/2] (1.24ns)   --->   "%input_3_load_1 = load i14 %input_3_addr_4" [cnn.cpp:346]   --->   Operation 286 'load' 'input_3_load_1' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 287 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_1, i2 1, i32 %input_1_load_1, i2 2, i32 %input_2_load_1, i2 3, i32 %input_3_load_1, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 287 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.76ns)   --->   "%add_ln346_16 = add i14 %mul_ln346_2, i14 %zext_ln346_17" [cnn.cpp:346]   --->   Operation 288 'add' 'add_ln346_16' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln346_20 = zext i14 %add_ln346_16" [cnn.cpp:346]   --->   Operation 289 'zext' 'zext_ln346_20' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%input_0_addr_15 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_20" [cnn.cpp:346]   --->   Operation 290 'getelementptr' 'input_0_addr_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%input_1_addr_15 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_20" [cnn.cpp:346]   --->   Operation 291 'getelementptr' 'input_1_addr_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%input_2_addr_15 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_20" [cnn.cpp:346]   --->   Operation 292 'getelementptr' 'input_2_addr_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%input_3_addr_15 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_20" [cnn.cpp:346]   --->   Operation 293 'getelementptr' 'input_3_addr_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.70ns)   --->   "%add_ln346_2 = add i8 %select_ln329, i8 3" [cnn.cpp:346]   --->   Operation 294 'add' 'add_ln346_2' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln346_23 = zext i8 %add_ln346_2" [cnn.cpp:346]   --->   Operation 295 'zext' 'zext_ln346_23' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.76ns)   --->   "%add_ln346_19 = add i14 %mul_ln346, i14 %zext_ln346_23" [cnn.cpp:346]   --->   Operation 296 'add' 'add_ln346_19' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln346_24 = zext i14 %add_ln346_19" [cnn.cpp:346]   --->   Operation 297 'zext' 'zext_ln346_24' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_24" [cnn.cpp:346]   --->   Operation 298 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.76ns)   --->   "%add_ln346_20 = add i14 %mul_ln346_1, i14 %zext_ln346_23" [cnn.cpp:346]   --->   Operation 299 'add' 'add_ln346_20' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln346_25 = zext i14 %add_ln346_20" [cnn.cpp:346]   --->   Operation 300 'zext' 'zext_ln346_25' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_25" [cnn.cpp:346]   --->   Operation 301 'getelementptr' 'input_0_addr_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.76ns)   --->   "%add_ln346_21 = add i14 %mul_ln346_2, i14 %zext_ln346_23" [cnn.cpp:346]   --->   Operation 302 'add' 'add_ln346_21' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln346_26 = zext i14 %add_ln346_21" [cnn.cpp:346]   --->   Operation 303 'zext' 'zext_ln346_26' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%input_0_addr_16 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_26" [cnn.cpp:346]   --->   Operation 304 'getelementptr' 'input_0_addr_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%input_1_addr_6 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_24" [cnn.cpp:346]   --->   Operation 305 'getelementptr' 'input_1_addr_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%input_1_addr_11 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_25" [cnn.cpp:346]   --->   Operation 306 'getelementptr' 'input_1_addr_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%input_1_addr_16 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_26" [cnn.cpp:346]   --->   Operation 307 'getelementptr' 'input_1_addr_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%input_2_addr_6 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_24" [cnn.cpp:346]   --->   Operation 308 'getelementptr' 'input_2_addr_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%input_2_addr_11 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_25" [cnn.cpp:346]   --->   Operation 309 'getelementptr' 'input_2_addr_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%input_2_addr_16 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_26" [cnn.cpp:346]   --->   Operation 310 'getelementptr' 'input_2_addr_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%input_3_addr_6 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_24" [cnn.cpp:346]   --->   Operation 311 'getelementptr' 'input_3_addr_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%input_3_addr_11 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_25" [cnn.cpp:346]   --->   Operation 312 'getelementptr' 'input_3_addr_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%input_3_addr_16 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_26" [cnn.cpp:346]   --->   Operation 313 'getelementptr' 'input_3_addr_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 314 [2/2] (1.24ns)   --->   "%input_0_load_3 = load i14 %input_0_addr_6" [cnn.cpp:346]   --->   Operation 314 'load' 'input_0_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 315 [2/2] (1.24ns)   --->   "%input_1_load_3 = load i14 %input_1_addr_6" [cnn.cpp:346]   --->   Operation 315 'load' 'input_1_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 316 [2/2] (1.24ns)   --->   "%input_2_load_3 = load i14 %input_2_addr_6" [cnn.cpp:346]   --->   Operation 316 'load' 'input_2_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 317 [2/2] (1.24ns)   --->   "%input_3_load_3 = load i14 %input_3_addr_6" [cnn.cpp:346]   --->   Operation 317 'load' 'input_3_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 318 [1/1] (0.70ns)   --->   "%add_ln346_3 = add i8 %select_ln329, i8 4" [cnn.cpp:346]   --->   Operation 318 'add' 'add_ln346_3' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln346_29 = zext i8 %add_ln346_3" [cnn.cpp:346]   --->   Operation 319 'zext' 'zext_ln346_29' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.76ns)   --->   "%add_ln346_24 = add i14 %mul_ln346, i14 %zext_ln346_29" [cnn.cpp:346]   --->   Operation 320 'add' 'add_ln346_24' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln346_30 = zext i14 %add_ln346_24" [cnn.cpp:346]   --->   Operation 321 'zext' 'zext_ln346_30' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_30" [cnn.cpp:346]   --->   Operation 322 'getelementptr' 'input_0_addr_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.76ns)   --->   "%add_ln346_25 = add i14 %mul_ln346_1, i14 %zext_ln346_29" [cnn.cpp:346]   --->   Operation 323 'add' 'add_ln346_25' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln346_31 = zext i14 %add_ln346_25" [cnn.cpp:346]   --->   Operation 324 'zext' 'zext_ln346_31' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_31" [cnn.cpp:346]   --->   Operation 325 'getelementptr' 'input_0_addr_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%input_1_addr_7 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_30" [cnn.cpp:346]   --->   Operation 326 'getelementptr' 'input_1_addr_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%input_1_addr_12 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_31" [cnn.cpp:346]   --->   Operation 327 'getelementptr' 'input_1_addr_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%input_2_addr_7 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_30" [cnn.cpp:346]   --->   Operation 328 'getelementptr' 'input_2_addr_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%input_2_addr_12 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_31" [cnn.cpp:346]   --->   Operation 329 'getelementptr' 'input_2_addr_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%input_3_addr_7 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_30" [cnn.cpp:346]   --->   Operation 330 'getelementptr' 'input_3_addr_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%input_3_addr_12 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_31" [cnn.cpp:346]   --->   Operation 331 'getelementptr' 'input_3_addr_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_5 : Operation 332 [2/2] (1.24ns)   --->   "%input_0_load_4 = load i14 %input_0_addr_7" [cnn.cpp:346]   --->   Operation 332 'load' 'input_0_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 333 [2/2] (1.24ns)   --->   "%input_1_load_4 = load i14 %input_1_addr_7" [cnn.cpp:346]   --->   Operation 333 'load' 'input_1_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 334 [2/2] (1.24ns)   --->   "%input_2_load_4 = load i14 %input_2_addr_7" [cnn.cpp:346]   --->   Operation 334 'load' 'input_2_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 335 [2/2] (1.24ns)   --->   "%input_3_load_4 = load i14 %input_3_addr_7" [cnn.cpp:346]   --->   Operation 335 'load' 'input_3_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 336 [1/2] (1.24ns)   --->   "%input_0_load_6 = load i14 %input_0_addr_9" [cnn.cpp:346]   --->   Operation 336 'load' 'input_0_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 337 [1/2] (1.24ns)   --->   "%input_1_load_6 = load i14 %input_1_addr_9" [cnn.cpp:346]   --->   Operation 337 'load' 'input_1_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 338 [1/2] (1.24ns)   --->   "%input_2_load_6 = load i14 %input_2_addr_9" [cnn.cpp:346]   --->   Operation 338 'load' 'input_2_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 339 [1/2] (1.24ns)   --->   "%input_3_load_6 = load i14 %input_3_addr_9" [cnn.cpp:346]   --->   Operation 339 'load' 'input_3_load_6' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 340 [1/1] (0.45ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_6, i2 0, i32 %input_1_load_6, i2 1, i32 %input_2_load_6, i2 2, i32 %input_3_load_6, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 340 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/2] (1.24ns)   --->   "%input_0_load_7 = load i14 %input_0_addr_10" [cnn.cpp:346]   --->   Operation 341 'load' 'input_0_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 342 [1/2] (1.24ns)   --->   "%input_1_load_7 = load i14 %input_1_addr_10" [cnn.cpp:346]   --->   Operation 342 'load' 'input_1_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 343 [1/2] (1.24ns)   --->   "%input_2_load_7 = load i14 %input_2_addr_10" [cnn.cpp:346]   --->   Operation 343 'load' 'input_2_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 344 [1/2] (1.24ns)   --->   "%input_3_load_7 = load i14 %input_3_addr_10" [cnn.cpp:346]   --->   Operation 344 'load' 'input_3_load_7' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 345 [1/1] (0.45ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_7, i2 0, i32 %input_1_load_7, i2 1, i32 %input_2_load_7, i2 2, i32 %input_3_load_7, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 345 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [2/2] (1.24ns)   --->   "%input_0_load_8 = load i14 %input_0_addr_11" [cnn.cpp:346]   --->   Operation 346 'load' 'input_0_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 347 [2/2] (1.24ns)   --->   "%input_1_load_8 = load i14 %input_1_addr_11" [cnn.cpp:346]   --->   Operation 347 'load' 'input_1_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 348 [2/2] (1.24ns)   --->   "%input_2_load_8 = load i14 %input_2_addr_11" [cnn.cpp:346]   --->   Operation 348 'load' 'input_2_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 349 [2/2] (1.24ns)   --->   "%input_3_load_8 = load i14 %input_3_addr_11" [cnn.cpp:346]   --->   Operation 349 'load' 'input_3_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 350 [2/2] (1.24ns)   --->   "%input_0_load_9 = load i14 %input_0_addr_12" [cnn.cpp:346]   --->   Operation 350 'load' 'input_0_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 351 [2/2] (1.24ns)   --->   "%input_1_load_9 = load i14 %input_1_addr_12" [cnn.cpp:346]   --->   Operation 351 'load' 'input_1_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 352 [2/2] (1.24ns)   --->   "%input_2_load_9 = load i14 %input_2_addr_12" [cnn.cpp:346]   --->   Operation 352 'load' 'input_2_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 353 [2/2] (1.24ns)   --->   "%input_3_load_9 = load i14 %input_3_addr_12" [cnn.cpp:346]   --->   Operation 353 'load' 'input_3_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 354 [1/2] (1.24ns)   --->   "%input_0_load_10 = load i14 %input_0_addr_13" [cnn.cpp:346]   --->   Operation 354 'load' 'input_0_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 355 [1/2] (1.24ns)   --->   "%input_1_load_10 = load i14 %input_1_addr_13" [cnn.cpp:346]   --->   Operation 355 'load' 'input_1_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 356 [1/2] (1.24ns)   --->   "%input_2_load_10 = load i14 %input_2_addr_13" [cnn.cpp:346]   --->   Operation 356 'load' 'input_2_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 357 [1/2] (1.24ns)   --->   "%input_3_load_10 = load i14 %input_3_addr_13" [cnn.cpp:346]   --->   Operation 357 'load' 'input_3_load_10' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 358 [1/1] (0.45ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_10, i2 3, i32 %input_1_load_10, i2 0, i32 %input_2_load_10, i2 1, i32 %input_3_load_10, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 358 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/2] (1.24ns)   --->   "%input_0_load_11 = load i14 %input_0_addr_14" [cnn.cpp:346]   --->   Operation 359 'load' 'input_0_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 360 [1/2] (1.24ns)   --->   "%input_1_load_11 = load i14 %input_1_addr_14" [cnn.cpp:346]   --->   Operation 360 'load' 'input_1_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 361 [1/2] (1.24ns)   --->   "%input_2_load_11 = load i14 %input_2_addr_14" [cnn.cpp:346]   --->   Operation 361 'load' 'input_2_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 362 [1/2] (1.24ns)   --->   "%input_3_load_11 = load i14 %input_3_addr_14" [cnn.cpp:346]   --->   Operation 362 'load' 'input_3_load_11' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 363 [1/1] (0.45ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_11, i2 3, i32 %input_1_load_11, i2 0, i32 %input_2_load_11, i2 1, i32 %input_3_load_11, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 363 'sparsemux' 'tmp_10' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [2/2] (1.24ns)   --->   "%input_0_load_12 = load i14 %input_0_addr_15" [cnn.cpp:346]   --->   Operation 364 'load' 'input_0_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 365 [2/2] (1.24ns)   --->   "%input_1_load_12 = load i14 %input_1_addr_15" [cnn.cpp:346]   --->   Operation 365 'load' 'input_1_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 366 [2/2] (1.24ns)   --->   "%input_2_load_12 = load i14 %input_2_addr_15" [cnn.cpp:346]   --->   Operation 366 'load' 'input_2_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 367 [2/2] (1.24ns)   --->   "%input_3_load_12 = load i14 %input_3_addr_15" [cnn.cpp:346]   --->   Operation 367 'load' 'input_3_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 368 [2/2] (1.24ns)   --->   "%input_0_load_13 = load i14 %input_0_addr_16" [cnn.cpp:346]   --->   Operation 368 'load' 'input_0_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 369 [2/2] (1.24ns)   --->   "%input_1_load_13 = load i14 %input_1_addr_16" [cnn.cpp:346]   --->   Operation 369 'load' 'input_1_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 370 [2/2] (1.24ns)   --->   "%input_2_load_13 = load i14 %input_2_addr_16" [cnn.cpp:346]   --->   Operation 370 'load' 'input_2_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 371 [2/2] (1.24ns)   --->   "%input_3_load_13 = load i14 %input_3_addr_16" [cnn.cpp:346]   --->   Operation 371 'load' 'input_3_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 372 [2/2] (1.24ns)   --->   "%input_0_load_15 = load i14 %input_0_addr_18" [cnn.cpp:346]   --->   Operation 372 'load' 'input_0_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 373 [2/2] (1.24ns)   --->   "%input_1_load_15 = load i14 %input_1_addr_18" [cnn.cpp:346]   --->   Operation 373 'load' 'input_1_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 374 [2/2] (1.24ns)   --->   "%input_2_load_15 = load i14 %input_2_addr_18" [cnn.cpp:346]   --->   Operation 374 'load' 'input_2_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 375 [2/2] (1.24ns)   --->   "%input_3_load_15 = load i14 %input_3_addr_18" [cnn.cpp:346]   --->   Operation 375 'load' 'input_3_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 376 [2/2] (1.24ns)   --->   "%input_0_load_16 = load i14 %input_0_addr_19" [cnn.cpp:346]   --->   Operation 376 'load' 'input_0_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 377 [2/2] (1.24ns)   --->   "%input_1_load_16 = load i14 %input_1_addr_19" [cnn.cpp:346]   --->   Operation 377 'load' 'input_1_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 378 [2/2] (1.24ns)   --->   "%input_2_load_16 = load i14 %input_2_addr_19" [cnn.cpp:346]   --->   Operation 378 'load' 'input_2_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 379 [2/2] (1.24ns)   --->   "%input_3_load_16 = load i14 %input_3_addr_19" [cnn.cpp:346]   --->   Operation 379 'load' 'input_3_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 380 [1/1] (0.76ns)   --->   "%add_ln346_5 = add i14 %mul_ln346_1, i14 %zext_ln346_5" [cnn.cpp:346]   --->   Operation 380 'add' 'add_ln346_5' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln346_7 = zext i14 %add_ln346_5" [cnn.cpp:346]   --->   Operation 381 'zext' 'zext_ln346_7' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_7" [cnn.cpp:346]   --->   Operation 382 'getelementptr' 'input_0_addr_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.76ns)   --->   "%add_ln346_8 = add i14 %mul_ln346_4, i14 %zext_ln346_5" [cnn.cpp:346]   --->   Operation 383 'add' 'add_ln346_8' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%input_1_addr_8 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_7" [cnn.cpp:346]   --->   Operation 384 'getelementptr' 'input_1_addr_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%input_2_addr_8 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_7" [cnn.cpp:346]   --->   Operation 385 'getelementptr' 'input_2_addr_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%input_3_addr_8 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_7" [cnn.cpp:346]   --->   Operation 386 'getelementptr' 'input_3_addr_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_6 : Operation 387 [4/4] (2.32ns)   --->   "%mul = fmul i32 %weight_0_0_load, i32 %tmp" [cnn.cpp:346]   --->   Operation 387 'fmul' 'mul' <Predicate = (!icmp_ln328)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.76ns)   --->   "%add_ln346_13 = add i14 %mul_ln346_4, i14 %zext_ln346_11" [cnn.cpp:346]   --->   Operation 388 'add' 'add_ln346_13' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln346_16 = zext i14 %add_ln346_13" [cnn.cpp:346]   --->   Operation 389 'zext' 'zext_ln346_16' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%input_0_addr_24 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_16" [cnn.cpp:346]   --->   Operation 390 'getelementptr' 'input_0_addr_24' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%input_1_addr_24 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_16" [cnn.cpp:346]   --->   Operation 391 'getelementptr' 'input_1_addr_24' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%input_2_addr_24 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_16" [cnn.cpp:346]   --->   Operation 392 'getelementptr' 'input_2_addr_24' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%input_3_addr_24 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_16" [cnn.cpp:346]   --->   Operation 393 'getelementptr' 'input_3_addr_24' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_6 : Operation 394 [4/4] (2.32ns)   --->   "%mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s" [cnn.cpp:346]   --->   Operation 394 'fmul' 'mul44_s' <Predicate = (!icmp_ln328)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.76ns)   --->   "%add_ln346_14 = add i14 %mul_ln346, i14 %zext_ln346_17" [cnn.cpp:346]   --->   Operation 395 'add' 'add_ln346_14' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.76ns)   --->   "%add_ln346_17 = add i14 %mul_ln346_3, i14 %zext_ln346_17" [cnn.cpp:346]   --->   Operation 396 'add' 'add_ln346_17' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln346_21 = zext i14 %add_ln346_17" [cnn.cpp:346]   --->   Operation 397 'zext' 'zext_ln346_21' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%input_0_addr_20 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_21" [cnn.cpp:346]   --->   Operation 398 'getelementptr' 'input_0_addr_20' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.76ns)   --->   "%add_ln346_18 = add i14 %mul_ln346_4, i14 %zext_ln346_17" [cnn.cpp:346]   --->   Operation 399 'add' 'add_ln346_18' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%input_1_addr_20 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_21" [cnn.cpp:346]   --->   Operation 400 'getelementptr' 'input_1_addr_20' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%input_2_addr_20 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_21" [cnn.cpp:346]   --->   Operation 401 'getelementptr' 'input_2_addr_20' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%input_3_addr_20 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_21" [cnn.cpp:346]   --->   Operation 402 'getelementptr' 'input_3_addr_20' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.76ns)   --->   "%add_ln346_22 = add i14 %mul_ln346_3, i14 %zext_ln346_23" [cnn.cpp:346]   --->   Operation 403 'add' 'add_ln346_22' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.76ns)   --->   "%add_ln346_23 = add i14 %mul_ln346_4, i14 %zext_ln346_23" [cnn.cpp:346]   --->   Operation 404 'add' 'add_ln346_23' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln346_28 = zext i14 %add_ln346_23" [cnn.cpp:346]   --->   Operation 405 'zext' 'zext_ln346_28' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%input_0_addr_26 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_28" [cnn.cpp:346]   --->   Operation 406 'getelementptr' 'input_0_addr_26' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%input_1_addr_26 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_28" [cnn.cpp:346]   --->   Operation 407 'getelementptr' 'input_1_addr_26' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%input_2_addr_26 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_28" [cnn.cpp:346]   --->   Operation 408 'getelementptr' 'input_2_addr_26' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%input_3_addr_26 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_28" [cnn.cpp:346]   --->   Operation 409 'getelementptr' 'input_3_addr_26' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_6 : Operation 410 [1/2] (1.24ns)   --->   "%input_0_load_3 = load i14 %input_0_addr_6" [cnn.cpp:346]   --->   Operation 410 'load' 'input_0_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 411 [1/2] (1.24ns)   --->   "%input_1_load_3 = load i14 %input_1_addr_6" [cnn.cpp:346]   --->   Operation 411 'load' 'input_1_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 412 [1/2] (1.24ns)   --->   "%input_2_load_3 = load i14 %input_2_addr_6" [cnn.cpp:346]   --->   Operation 412 'load' 'input_2_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 413 [1/2] (1.24ns)   --->   "%input_3_load_3 = load i14 %input_3_addr_6" [cnn.cpp:346]   --->   Operation 413 'load' 'input_3_load_3' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 414 [1/1] (0.45ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_3, i2 1, i32 %input_1_load_3, i2 2, i32 %input_2_load_3, i2 3, i32 %input_3_load_3, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 414 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.76ns)   --->   "%add_ln346_26 = add i14 %mul_ln346_2, i14 %zext_ln346_29" [cnn.cpp:346]   --->   Operation 415 'add' 'add_ln346_26' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln346_32 = zext i14 %add_ln346_26" [cnn.cpp:346]   --->   Operation 416 'zext' 'zext_ln346_32' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%input_0_addr_17 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_32" [cnn.cpp:346]   --->   Operation 417 'getelementptr' 'input_0_addr_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.76ns)   --->   "%add_ln346_27 = add i14 %mul_ln346_3, i14 %zext_ln346_29" [cnn.cpp:346]   --->   Operation 418 'add' 'add_ln346_27' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln346_33 = zext i14 %add_ln346_27" [cnn.cpp:346]   --->   Operation 419 'zext' 'zext_ln346_33' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%input_0_addr_22 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_33" [cnn.cpp:346]   --->   Operation 420 'getelementptr' 'input_0_addr_22' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.76ns)   --->   "%add_ln346_28 = add i14 %mul_ln346_4, i14 %zext_ln346_29" [cnn.cpp:346]   --->   Operation 421 'add' 'add_ln346_28' <Predicate = (!icmp_ln328)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%input_1_addr_17 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_32" [cnn.cpp:346]   --->   Operation 422 'getelementptr' 'input_1_addr_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%input_1_addr_22 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_33" [cnn.cpp:346]   --->   Operation 423 'getelementptr' 'input_1_addr_22' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%input_2_addr_17 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_32" [cnn.cpp:346]   --->   Operation 424 'getelementptr' 'input_2_addr_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%input_2_addr_22 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_33" [cnn.cpp:346]   --->   Operation 425 'getelementptr' 'input_2_addr_22' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%input_3_addr_17 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_32" [cnn.cpp:346]   --->   Operation 426 'getelementptr' 'input_3_addr_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%input_3_addr_22 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_33" [cnn.cpp:346]   --->   Operation 427 'getelementptr' 'input_3_addr_22' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 0.00>
ST_6 : Operation 428 [1/2] (1.24ns)   --->   "%input_0_load_4 = load i14 %input_0_addr_7" [cnn.cpp:346]   --->   Operation 428 'load' 'input_0_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 429 [1/2] (1.24ns)   --->   "%input_1_load_4 = load i14 %input_1_addr_7" [cnn.cpp:346]   --->   Operation 429 'load' 'input_1_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 430 [1/2] (1.24ns)   --->   "%input_2_load_4 = load i14 %input_2_addr_7" [cnn.cpp:346]   --->   Operation 430 'load' 'input_2_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 431 [1/2] (1.24ns)   --->   "%input_3_load_4 = load i14 %input_3_addr_7" [cnn.cpp:346]   --->   Operation 431 'load' 'input_3_load_4' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 432 [1/1] (0.45ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_4, i2 1, i32 %input_1_load_4, i2 2, i32 %input_2_load_4, i2 3, i32 %input_3_load_4, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 432 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [2/2] (1.24ns)   --->   "%input_0_load_5 = load i14 %input_0_addr_8" [cnn.cpp:346]   --->   Operation 433 'load' 'input_0_load_5' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 434 [2/2] (1.24ns)   --->   "%input_1_load_5 = load i14 %input_1_addr_8" [cnn.cpp:346]   --->   Operation 434 'load' 'input_1_load_5' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 435 [2/2] (1.24ns)   --->   "%input_2_load_5 = load i14 %input_2_addr_8" [cnn.cpp:346]   --->   Operation 435 'load' 'input_2_load_5' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 436 [2/2] (1.24ns)   --->   "%input_3_load_5 = load i14 %input_3_addr_8" [cnn.cpp:346]   --->   Operation 436 'load' 'input_3_load_5' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 437 [4/4] (2.32ns)   --->   "%mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5" [cnn.cpp:346]   --->   Operation 437 'fmul' 'mul44_1_1' <Predicate = (!icmp_ln328)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [4/4] (2.32ns)   --->   "%mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6" [cnn.cpp:346]   --->   Operation 438 'fmul' 'mul44_1_2' <Predicate = (!icmp_ln328)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/2] (1.24ns)   --->   "%input_0_load_8 = load i14 %input_0_addr_11" [cnn.cpp:346]   --->   Operation 439 'load' 'input_0_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 440 [1/2] (1.24ns)   --->   "%input_1_load_8 = load i14 %input_1_addr_11" [cnn.cpp:346]   --->   Operation 440 'load' 'input_1_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 441 [1/2] (1.24ns)   --->   "%input_2_load_8 = load i14 %input_2_addr_11" [cnn.cpp:346]   --->   Operation 441 'load' 'input_2_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 442 [1/2] (1.24ns)   --->   "%input_3_load_8 = load i14 %input_3_addr_11" [cnn.cpp:346]   --->   Operation 442 'load' 'input_3_load_8' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 443 [1/1] (0.45ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_8, i2 0, i32 %input_1_load_8, i2 1, i32 %input_2_load_8, i2 2, i32 %input_3_load_8, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 443 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 444 [1/2] (1.24ns)   --->   "%input_0_load_9 = load i14 %input_0_addr_12" [cnn.cpp:346]   --->   Operation 444 'load' 'input_0_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 445 [1/2] (1.24ns)   --->   "%input_1_load_9 = load i14 %input_1_addr_12" [cnn.cpp:346]   --->   Operation 445 'load' 'input_1_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 446 [1/2] (1.24ns)   --->   "%input_2_load_9 = load i14 %input_2_addr_12" [cnn.cpp:346]   --->   Operation 446 'load' 'input_2_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 447 [1/2] (1.24ns)   --->   "%input_3_load_9 = load i14 %input_3_addr_12" [cnn.cpp:346]   --->   Operation 447 'load' 'input_3_load_9' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 448 [1/1] (0.45ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_9, i2 0, i32 %input_1_load_9, i2 1, i32 %input_2_load_9, i2 2, i32 %input_3_load_9, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 448 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 449 [4/4] (2.32ns)   --->   "%mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9" [cnn.cpp:346]   --->   Operation 449 'fmul' 'mul44_2' <Predicate = (!icmp_ln328)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/2] (1.24ns)   --->   "%input_0_load_12 = load i14 %input_0_addr_15" [cnn.cpp:346]   --->   Operation 450 'load' 'input_0_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 451 [1/2] (1.24ns)   --->   "%input_1_load_12 = load i14 %input_1_addr_15" [cnn.cpp:346]   --->   Operation 451 'load' 'input_1_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 452 [1/2] (1.24ns)   --->   "%input_2_load_12 = load i14 %input_2_addr_15" [cnn.cpp:346]   --->   Operation 452 'load' 'input_2_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 453 [1/2] (1.24ns)   --->   "%input_3_load_12 = load i14 %input_3_addr_15" [cnn.cpp:346]   --->   Operation 453 'load' 'input_3_load_12' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 454 [1/1] (0.45ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_12, i2 3, i32 %input_1_load_12, i2 0, i32 %input_2_load_12, i2 1, i32 %input_3_load_12, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 454 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/2] (1.24ns)   --->   "%input_0_load_13 = load i14 %input_0_addr_16" [cnn.cpp:346]   --->   Operation 455 'load' 'input_0_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 456 [1/2] (1.24ns)   --->   "%input_1_load_13 = load i14 %input_1_addr_16" [cnn.cpp:346]   --->   Operation 456 'load' 'input_1_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 457 [1/2] (1.24ns)   --->   "%input_2_load_13 = load i14 %input_2_addr_16" [cnn.cpp:346]   --->   Operation 457 'load' 'input_2_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 458 [1/2] (1.24ns)   --->   "%input_3_load_13 = load i14 %input_3_addr_16" [cnn.cpp:346]   --->   Operation 458 'load' 'input_3_load_13' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 459 [1/1] (0.45ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_13, i2 3, i32 %input_1_load_13, i2 0, i32 %input_2_load_13, i2 1, i32 %input_3_load_13, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 459 'sparsemux' 'tmp_12' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [2/2] (1.24ns)   --->   "%input_0_load_14 = load i14 %input_0_addr_17" [cnn.cpp:346]   --->   Operation 460 'load' 'input_0_load_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 461 [2/2] (1.24ns)   --->   "%input_1_load_14 = load i14 %input_1_addr_17" [cnn.cpp:346]   --->   Operation 461 'load' 'input_1_load_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 462 [2/2] (1.24ns)   --->   "%input_2_load_14 = load i14 %input_2_addr_17" [cnn.cpp:346]   --->   Operation 462 'load' 'input_2_load_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 463 [2/2] (1.24ns)   --->   "%input_3_load_14 = load i14 %input_3_addr_17" [cnn.cpp:346]   --->   Operation 463 'load' 'input_3_load_14' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 464 [1/2] (1.24ns)   --->   "%input_0_load_15 = load i14 %input_0_addr_18" [cnn.cpp:346]   --->   Operation 464 'load' 'input_0_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 465 [1/2] (1.24ns)   --->   "%input_1_load_15 = load i14 %input_1_addr_18" [cnn.cpp:346]   --->   Operation 465 'load' 'input_1_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 466 [1/2] (1.24ns)   --->   "%input_2_load_15 = load i14 %input_2_addr_18" [cnn.cpp:346]   --->   Operation 466 'load' 'input_2_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 467 [1/2] (1.24ns)   --->   "%input_3_load_15 = load i14 %input_3_addr_18" [cnn.cpp:346]   --->   Operation 467 'load' 'input_3_load_15' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 468 [1/1] (0.45ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_15, i2 2, i32 %input_1_load_15, i2 3, i32 %input_2_load_15, i2 0, i32 %input_3_load_15, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 468 'sparsemux' 'tmp_14' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [1/2] (1.24ns)   --->   "%input_0_load_16 = load i14 %input_0_addr_19" [cnn.cpp:346]   --->   Operation 469 'load' 'input_0_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 470 [1/2] (1.24ns)   --->   "%input_1_load_16 = load i14 %input_1_addr_19" [cnn.cpp:346]   --->   Operation 470 'load' 'input_1_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 471 [1/2] (1.24ns)   --->   "%input_2_load_16 = load i14 %input_2_addr_19" [cnn.cpp:346]   --->   Operation 471 'load' 'input_2_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 472 [1/2] (1.24ns)   --->   "%input_3_load_16 = load i14 %input_3_addr_19" [cnn.cpp:346]   --->   Operation 472 'load' 'input_3_load_16' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 473 [1/1] (0.45ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_16, i2 2, i32 %input_1_load_16, i2 3, i32 %input_2_load_16, i2 0, i32 %input_3_load_16, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 473 'sparsemux' 'tmp_15' <Predicate = (!icmp_ln328)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [2/2] (1.24ns)   --->   "%input_0_load_17 = load i14 %input_0_addr_20" [cnn.cpp:346]   --->   Operation 474 'load' 'input_0_load_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 475 [2/2] (1.24ns)   --->   "%input_1_load_17 = load i14 %input_1_addr_20" [cnn.cpp:346]   --->   Operation 475 'load' 'input_1_load_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 476 [2/2] (1.24ns)   --->   "%input_2_load_17 = load i14 %input_2_addr_20" [cnn.cpp:346]   --->   Operation 476 'load' 'input_2_load_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 477 [2/2] (1.24ns)   --->   "%input_3_load_17 = load i14 %input_3_addr_20" [cnn.cpp:346]   --->   Operation 477 'load' 'input_3_load_17' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 478 [2/2] (1.24ns)   --->   "%input_0_load_19 = load i14 %input_0_addr_22" [cnn.cpp:346]   --->   Operation 478 'load' 'input_0_load_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 479 [2/2] (1.24ns)   --->   "%input_1_load_19 = load i14 %input_1_addr_22" [cnn.cpp:346]   --->   Operation 479 'load' 'input_1_load_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 480 [2/2] (1.24ns)   --->   "%input_2_load_19 = load i14 %input_2_addr_22" [cnn.cpp:346]   --->   Operation 480 'load' 'input_2_load_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 481 [2/2] (1.24ns)   --->   "%input_3_load_19 = load i14 %input_3_addr_22" [cnn.cpp:346]   --->   Operation 481 'load' 'input_3_load_19' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 482 [2/2] (1.24ns)   --->   "%input_0_load_21 = load i14 %input_0_addr_24" [cnn.cpp:346]   --->   Operation 482 'load' 'input_0_load_21' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 483 [2/2] (1.24ns)   --->   "%input_1_load_21 = load i14 %input_1_addr_24" [cnn.cpp:346]   --->   Operation 483 'load' 'input_1_load_21' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 484 [2/2] (1.24ns)   --->   "%input_2_load_21 = load i14 %input_2_addr_24" [cnn.cpp:346]   --->   Operation 484 'load' 'input_2_load_21' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 485 [2/2] (1.24ns)   --->   "%input_3_load_21 = load i14 %input_3_addr_24" [cnn.cpp:346]   --->   Operation 485 'load' 'input_3_load_21' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 486 [2/2] (1.24ns)   --->   "%input_0_load_23 = load i14 %input_0_addr_26" [cnn.cpp:346]   --->   Operation 486 'load' 'input_0_load_23' <Predicate = (!icmp_ln328 & trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 487 [2/2] (1.24ns)   --->   "%input_1_load_23 = load i14 %input_1_addr_26" [cnn.cpp:346]   --->   Operation 487 'load' 'input_1_load_23' <Predicate = (!icmp_ln328 & trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 488 [2/2] (1.24ns)   --->   "%input_2_load_23 = load i14 %input_2_addr_26" [cnn.cpp:346]   --->   Operation 488 'load' 'input_2_load_23' <Predicate = (!icmp_ln328 & trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 489 [2/2] (1.24ns)   --->   "%input_3_load_23 = load i14 %input_3_addr_26" [cnn.cpp:346]   --->   Operation 489 'load' 'input_3_load_23' <Predicate = (!icmp_ln328 & trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%weight_0_2_addr = getelementptr i32 %weight_0_2, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 490 'getelementptr' 'weight_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%weight_1_0_addr = getelementptr i32 %weight_1_0, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 491 'getelementptr' 'weight_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%weight_3_2_addr = getelementptr i32 %weight_3_2, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 492 'getelementptr' 'weight_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%weight_3_3_addr = getelementptr i32 %weight_3_3, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 493 'getelementptr' 'weight_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%weight_3_4_addr = getelementptr i32 %weight_3_4, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 494 'getelementptr' 'weight_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%weight_4_0_addr = getelementptr i32 %weight_4_0, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 495 'getelementptr' 'weight_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%weight_4_1_addr = getelementptr i32 %weight_4_1, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 496 'getelementptr' 'weight_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%weight_4_2_addr = getelementptr i32 %weight_4_2, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 497 'getelementptr' 'weight_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%weight_4_3_addr = getelementptr i32 %weight_4_3, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 498 'getelementptr' 'weight_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%weight_4_4_addr = getelementptr i32 %weight_4_4, i64 0, i64 %p_cast4" [cnn.cpp:332]   --->   Operation 499 'getelementptr' 'weight_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 500 [2/2] (1.64ns)   --->   "%weight_0_2_load = load i12 %weight_0_2_addr" [cnn.cpp:332]   --->   Operation 500 'load' 'weight_0_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 501 [2/2] (1.64ns)   --->   "%weight_1_0_load = load i12 %weight_1_0_addr" [cnn.cpp:332]   --->   Operation 501 'load' 'weight_1_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 502 [2/2] (1.64ns)   --->   "%weight_3_2_load = load i12 %weight_3_2_addr" [cnn.cpp:332]   --->   Operation 502 'load' 'weight_3_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 503 [2/2] (1.64ns)   --->   "%weight_3_3_load = load i12 %weight_3_3_addr" [cnn.cpp:332]   --->   Operation 503 'load' 'weight_3_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 504 [2/2] (1.64ns)   --->   "%weight_3_4_load = load i12 %weight_3_4_addr" [cnn.cpp:332]   --->   Operation 504 'load' 'weight_3_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 505 [2/2] (1.64ns)   --->   "%weight_4_0_load = load i12 %weight_4_0_addr" [cnn.cpp:332]   --->   Operation 505 'load' 'weight_4_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 506 [2/2] (1.64ns)   --->   "%weight_4_1_load = load i12 %weight_4_1_addr" [cnn.cpp:332]   --->   Operation 506 'load' 'weight_4_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 507 [2/2] (1.64ns)   --->   "%weight_4_2_load = load i12 %weight_4_2_addr" [cnn.cpp:332]   --->   Operation 507 'load' 'weight_4_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 508 [2/2] (1.64ns)   --->   "%weight_4_3_load = load i12 %weight_4_3_addr" [cnn.cpp:332]   --->   Operation 508 'load' 'weight_4_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 509 [2/2] (1.64ns)   --->   "%weight_4_4_load = load i12 %weight_4_4_addr" [cnn.cpp:332]   --->   Operation 509 'load' 'weight_4_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 510 [3/4] (2.32ns)   --->   "%mul = fmul i32 %weight_0_0_load, i32 %tmp" [cnn.cpp:346]   --->   Operation 510 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [3/4] (2.32ns)   --->   "%mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s" [cnn.cpp:346]   --->   Operation 511 'fmul' 'mul44_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln346_18 = zext i14 %add_ln346_14" [cnn.cpp:346]   --->   Operation 512 'zext' 'zext_ln346_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_18" [cnn.cpp:346]   --->   Operation 513 'getelementptr' 'input_0_addr_5' <Predicate = (trunc_ln329 == 0)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_18" [cnn.cpp:346]   --->   Operation 514 'getelementptr' 'input_1_addr_5' <Predicate = (trunc_ln329 == 1)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%input_2_addr_5 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_18" [cnn.cpp:346]   --->   Operation 515 'getelementptr' 'input_2_addr_5' <Predicate = (trunc_ln329 == 2)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%input_3_addr_5 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_18" [cnn.cpp:346]   --->   Operation 516 'getelementptr' 'input_3_addr_5' <Predicate = (trunc_ln329 == 3)> <Delay = 0.00>
ST_7 : Operation 517 [2/2] (1.24ns)   --->   "%input_0_load_2 = load i14 %input_0_addr_5" [cnn.cpp:346]   --->   Operation 517 'load' 'input_0_load_2' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 518 [2/2] (1.24ns)   --->   "%input_1_load_2 = load i14 %input_1_addr_5" [cnn.cpp:346]   --->   Operation 518 'load' 'input_1_load_2' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 519 [2/2] (1.24ns)   --->   "%input_2_load_2 = load i14 %input_2_addr_5" [cnn.cpp:346]   --->   Operation 519 'load' 'input_2_load_2' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 520 [2/2] (1.24ns)   --->   "%input_3_load_2 = load i14 %input_3_addr_5" [cnn.cpp:346]   --->   Operation 520 'load' 'input_3_load_2' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln346_27 = zext i14 %add_ln346_22" [cnn.cpp:346]   --->   Operation 521 'zext' 'zext_ln346_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%input_0_addr_21 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_27" [cnn.cpp:346]   --->   Operation 522 'getelementptr' 'input_0_addr_21' <Predicate = (trunc_ln329 == 1)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%input_1_addr_21 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_27" [cnn.cpp:346]   --->   Operation 523 'getelementptr' 'input_1_addr_21' <Predicate = (trunc_ln329 == 2)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%input_2_addr_21 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_27" [cnn.cpp:346]   --->   Operation 524 'getelementptr' 'input_2_addr_21' <Predicate = (trunc_ln329 == 3)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%input_3_addr_21 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_27" [cnn.cpp:346]   --->   Operation 525 'getelementptr' 'input_3_addr_21' <Predicate = (trunc_ln329 == 0)> <Delay = 0.00>
ST_7 : Operation 526 [4/4] (2.32ns)   --->   "%mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2" [cnn.cpp:346]   --->   Operation 526 'fmul' 'mul44_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln346_34 = zext i14 %add_ln346_28" [cnn.cpp:346]   --->   Operation 527 'zext' 'zext_ln346_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%input_0_addr_27 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_34" [cnn.cpp:346]   --->   Operation 528 'getelementptr' 'input_0_addr_27' <Predicate = (trunc_ln329 == 0)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%input_1_addr_27 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_34" [cnn.cpp:346]   --->   Operation 529 'getelementptr' 'input_1_addr_27' <Predicate = (trunc_ln329 == 1)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%input_2_addr_27 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_34" [cnn.cpp:346]   --->   Operation 530 'getelementptr' 'input_2_addr_27' <Predicate = (trunc_ln329 == 2)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%input_3_addr_27 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_34" [cnn.cpp:346]   --->   Operation 531 'getelementptr' 'input_3_addr_27' <Predicate = (trunc_ln329 == 3)> <Delay = 0.00>
ST_7 : Operation 532 [4/4] (2.32ns)   --->   "%mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3" [cnn.cpp:346]   --->   Operation 532 'fmul' 'mul44_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/2] (1.24ns)   --->   "%input_0_load_5 = load i14 %input_0_addr_8" [cnn.cpp:346]   --->   Operation 533 'load' 'input_0_load_5' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 534 [1/2] (1.24ns)   --->   "%input_1_load_5 = load i14 %input_1_addr_8" [cnn.cpp:346]   --->   Operation 534 'load' 'input_1_load_5' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 535 [1/2] (1.24ns)   --->   "%input_2_load_5 = load i14 %input_2_addr_8" [cnn.cpp:346]   --->   Operation 535 'load' 'input_2_load_5' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 536 [1/2] (1.24ns)   --->   "%input_3_load_5 = load i14 %input_3_addr_8" [cnn.cpp:346]   --->   Operation 536 'load' 'input_3_load_5' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 537 [1/1] (0.45ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_5, i2 0, i32 %input_1_load_5, i2 1, i32 %input_2_load_5, i2 2, i32 %input_3_load_5, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 537 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [3/4] (2.32ns)   --->   "%mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5" [cnn.cpp:346]   --->   Operation 538 'fmul' 'mul44_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [3/4] (2.32ns)   --->   "%mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6" [cnn.cpp:346]   --->   Operation 539 'fmul' 'mul44_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [4/4] (2.32ns)   --->   "%mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7" [cnn.cpp:346]   --->   Operation 540 'fmul' 'mul44_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [4/4] (2.32ns)   --->   "%mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8" [cnn.cpp:346]   --->   Operation 541 'fmul' 'mul44_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [3/4] (2.32ns)   --->   "%mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9" [cnn.cpp:346]   --->   Operation 542 'fmul' 'mul44_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [4/4] (2.32ns)   --->   "%mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10" [cnn.cpp:346]   --->   Operation 543 'fmul' 'mul44_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/2] (1.24ns)   --->   "%input_0_load_14 = load i14 %input_0_addr_17" [cnn.cpp:346]   --->   Operation 544 'load' 'input_0_load_14' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 545 [1/2] (1.24ns)   --->   "%input_1_load_14 = load i14 %input_1_addr_17" [cnn.cpp:346]   --->   Operation 545 'load' 'input_1_load_14' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 546 [1/2] (1.24ns)   --->   "%input_2_load_14 = load i14 %input_2_addr_17" [cnn.cpp:346]   --->   Operation 546 'load' 'input_2_load_14' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 547 [1/2] (1.24ns)   --->   "%input_3_load_14 = load i14 %input_3_addr_17" [cnn.cpp:346]   --->   Operation 547 'load' 'input_3_load_14' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 548 [1/1] (0.45ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_14, i2 3, i32 %input_1_load_14, i2 0, i32 %input_2_load_14, i2 1, i32 %input_3_load_14, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 548 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/2] (1.24ns)   --->   "%input_0_load_17 = load i14 %input_0_addr_20" [cnn.cpp:346]   --->   Operation 549 'load' 'input_0_load_17' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 550 [1/2] (1.24ns)   --->   "%input_1_load_17 = load i14 %input_1_addr_20" [cnn.cpp:346]   --->   Operation 550 'load' 'input_1_load_17' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 551 [1/2] (1.24ns)   --->   "%input_2_load_17 = load i14 %input_2_addr_20" [cnn.cpp:346]   --->   Operation 551 'load' 'input_2_load_17' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 552 [1/2] (1.24ns)   --->   "%input_3_load_17 = load i14 %input_3_addr_20" [cnn.cpp:346]   --->   Operation 552 'load' 'input_3_load_17' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 553 [1/1] (0.45ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_17, i2 2, i32 %input_1_load_17, i2 3, i32 %input_2_load_17, i2 0, i32 %input_3_load_17, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 553 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [2/2] (1.24ns)   --->   "%input_0_load_18 = load i14 %input_0_addr_21" [cnn.cpp:346]   --->   Operation 554 'load' 'input_0_load_18' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 555 [2/2] (1.24ns)   --->   "%input_1_load_18 = load i14 %input_1_addr_21" [cnn.cpp:346]   --->   Operation 555 'load' 'input_1_load_18' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 556 [2/2] (1.24ns)   --->   "%input_2_load_18 = load i14 %input_2_addr_21" [cnn.cpp:346]   --->   Operation 556 'load' 'input_2_load_18' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 557 [2/2] (1.24ns)   --->   "%input_3_load_18 = load i14 %input_3_addr_21" [cnn.cpp:346]   --->   Operation 557 'load' 'input_3_load_18' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 558 [1/2] (1.24ns)   --->   "%input_0_load_19 = load i14 %input_0_addr_22" [cnn.cpp:346]   --->   Operation 558 'load' 'input_0_load_19' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 559 [1/2] (1.24ns)   --->   "%input_1_load_19 = load i14 %input_1_addr_22" [cnn.cpp:346]   --->   Operation 559 'load' 'input_1_load_19' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 560 [1/2] (1.24ns)   --->   "%input_2_load_19 = load i14 %input_2_addr_22" [cnn.cpp:346]   --->   Operation 560 'load' 'input_2_load_19' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 561 [1/2] (1.24ns)   --->   "%input_3_load_19 = load i14 %input_3_addr_22" [cnn.cpp:346]   --->   Operation 561 'load' 'input_3_load_19' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 562 [1/1] (0.45ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_19, i2 2, i32 %input_1_load_19, i2 3, i32 %input_2_load_19, i2 0, i32 %input_3_load_19, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 562 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [1/2] (1.24ns)   --->   "%input_0_load_21 = load i14 %input_0_addr_24" [cnn.cpp:346]   --->   Operation 563 'load' 'input_0_load_21' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 564 [1/2] (1.24ns)   --->   "%input_1_load_21 = load i14 %input_1_addr_24" [cnn.cpp:346]   --->   Operation 564 'load' 'input_1_load_21' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 565 [1/2] (1.24ns)   --->   "%input_2_load_21 = load i14 %input_2_addr_24" [cnn.cpp:346]   --->   Operation 565 'load' 'input_2_load_21' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 566 [1/2] (1.24ns)   --->   "%input_3_load_21 = load i14 %input_3_addr_24" [cnn.cpp:346]   --->   Operation 566 'load' 'input_3_load_21' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 567 [1/1] (0.45ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_21, i2 1, i32 %input_1_load_21, i2 2, i32 %input_2_load_21, i2 3, i32 %input_3_load_21, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 567 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/2] (1.24ns)   --->   "%input_0_load_23 = load i14 %input_0_addr_26" [cnn.cpp:346]   --->   Operation 568 'load' 'input_0_load_23' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 569 [1/2] (1.24ns)   --->   "%input_1_load_23 = load i14 %input_1_addr_26" [cnn.cpp:346]   --->   Operation 569 'load' 'input_1_load_23' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 570 [1/2] (1.24ns)   --->   "%input_2_load_23 = load i14 %input_2_addr_26" [cnn.cpp:346]   --->   Operation 570 'load' 'input_2_load_23' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 571 [1/2] (1.24ns)   --->   "%input_3_load_23 = load i14 %input_3_addr_26" [cnn.cpp:346]   --->   Operation 571 'load' 'input_3_load_23' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 572 [1/1] (0.45ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_23, i2 1, i32 %input_1_load_23, i2 2, i32 %input_2_load_23, i2 3, i32 %input_3_load_23, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 572 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [2/2] (1.24ns)   --->   "%input_0_load_24 = load i14 %input_0_addr_27" [cnn.cpp:346]   --->   Operation 573 'load' 'input_0_load_24' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 574 [2/2] (1.24ns)   --->   "%input_1_load_24 = load i14 %input_1_addr_27" [cnn.cpp:346]   --->   Operation 574 'load' 'input_1_load_24' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 575 [2/2] (1.24ns)   --->   "%input_2_load_24 = load i14 %input_2_addr_27" [cnn.cpp:346]   --->   Operation 575 'load' 'input_2_load_24' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_7 : Operation 576 [2/2] (1.24ns)   --->   "%input_3_load_24 = load i14 %input_3_addr_27" [cnn.cpp:346]   --->   Operation 576 'load' 'input_3_load_24' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 577 [1/2] (1.64ns)   --->   "%weight_0_2_load = load i12 %weight_0_2_addr" [cnn.cpp:332]   --->   Operation 577 'load' 'weight_0_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 578 [1/2] (1.64ns)   --->   "%weight_1_0_load = load i12 %weight_1_0_addr" [cnn.cpp:332]   --->   Operation 578 'load' 'weight_1_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 579 [1/2] (1.64ns)   --->   "%weight_3_2_load = load i12 %weight_3_2_addr" [cnn.cpp:332]   --->   Operation 579 'load' 'weight_3_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 580 [1/2] (1.64ns)   --->   "%weight_3_3_load = load i12 %weight_3_3_addr" [cnn.cpp:332]   --->   Operation 580 'load' 'weight_3_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 581 [1/2] (1.64ns)   --->   "%weight_3_4_load = load i12 %weight_3_4_addr" [cnn.cpp:332]   --->   Operation 581 'load' 'weight_3_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 582 [1/2] (1.64ns)   --->   "%weight_4_0_load = load i12 %weight_4_0_addr" [cnn.cpp:332]   --->   Operation 582 'load' 'weight_4_0_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 583 [1/2] (1.64ns)   --->   "%weight_4_1_load = load i12 %weight_4_1_addr" [cnn.cpp:332]   --->   Operation 583 'load' 'weight_4_1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 584 [1/2] (1.64ns)   --->   "%weight_4_2_load = load i12 %weight_4_2_addr" [cnn.cpp:332]   --->   Operation 584 'load' 'weight_4_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 585 [1/2] (1.64ns)   --->   "%weight_4_3_load = load i12 %weight_4_3_addr" [cnn.cpp:332]   --->   Operation 585 'load' 'weight_4_3_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 586 [1/2] (1.64ns)   --->   "%weight_4_4_load = load i12 %weight_4_4_addr" [cnn.cpp:332]   --->   Operation 586 'load' 'weight_4_4_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln346_10 = zext i14 %add_ln346_8" [cnn.cpp:346]   --->   Operation 587 'zext' 'zext_ln346_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 588 [1/1] (0.00ns)   --->   "%input_0_addr_23 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_10" [cnn.cpp:346]   --->   Operation 588 'getelementptr' 'input_0_addr_23' <Predicate = (trunc_ln329 == 0)> <Delay = 0.00>
ST_8 : Operation 589 [1/1] (0.00ns)   --->   "%input_1_addr_23 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_10" [cnn.cpp:346]   --->   Operation 589 'getelementptr' 'input_1_addr_23' <Predicate = (trunc_ln329 == 1)> <Delay = 0.00>
ST_8 : Operation 590 [1/1] (0.00ns)   --->   "%input_2_addr_23 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_10" [cnn.cpp:346]   --->   Operation 590 'getelementptr' 'input_2_addr_23' <Predicate = (trunc_ln329 == 2)> <Delay = 0.00>
ST_8 : Operation 591 [1/1] (0.00ns)   --->   "%input_3_addr_23 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_10" [cnn.cpp:346]   --->   Operation 591 'getelementptr' 'input_3_addr_23' <Predicate = (trunc_ln329 == 3)> <Delay = 0.00>
ST_8 : Operation 592 [2/4] (2.32ns)   --->   "%mul = fmul i32 %weight_0_0_load, i32 %tmp" [cnn.cpp:346]   --->   Operation 592 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 593 [2/4] (2.32ns)   --->   "%mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s" [cnn.cpp:346]   --->   Operation 593 'fmul' 'mul44_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln346_22 = zext i14 %add_ln346_18" [cnn.cpp:346]   --->   Operation 594 'zext' 'zext_ln346_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 595 [1/1] (0.00ns)   --->   "%input_0_addr_25 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_22" [cnn.cpp:346]   --->   Operation 595 'getelementptr' 'input_0_addr_25' <Predicate = (trunc_ln329 == 0)> <Delay = 0.00>
ST_8 : Operation 596 [1/1] (0.00ns)   --->   "%input_1_addr_25 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_22" [cnn.cpp:346]   --->   Operation 596 'getelementptr' 'input_1_addr_25' <Predicate = (trunc_ln329 == 1)> <Delay = 0.00>
ST_8 : Operation 597 [1/1] (0.00ns)   --->   "%input_2_addr_25 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_22" [cnn.cpp:346]   --->   Operation 597 'getelementptr' 'input_2_addr_25' <Predicate = (trunc_ln329 == 2)> <Delay = 0.00>
ST_8 : Operation 598 [1/1] (0.00ns)   --->   "%input_3_addr_25 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_22" [cnn.cpp:346]   --->   Operation 598 'getelementptr' 'input_3_addr_25' <Predicate = (trunc_ln329 == 3)> <Delay = 0.00>
ST_8 : Operation 599 [1/2] (1.24ns)   --->   "%input_0_load_2 = load i14 %input_0_addr_5" [cnn.cpp:346]   --->   Operation 599 'load' 'input_0_load_2' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 600 [1/2] (1.24ns)   --->   "%input_1_load_2 = load i14 %input_1_addr_5" [cnn.cpp:346]   --->   Operation 600 'load' 'input_1_load_2' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 601 [1/2] (1.24ns)   --->   "%input_2_load_2 = load i14 %input_2_addr_5" [cnn.cpp:346]   --->   Operation 601 'load' 'input_2_load_2' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 602 [1/2] (1.24ns)   --->   "%input_3_load_2 = load i14 %input_3_addr_5" [cnn.cpp:346]   --->   Operation 602 'load' 'input_3_load_2' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 603 [1/1] (0.45ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_2, i2 1, i32 %input_1_load_2, i2 2, i32 %input_2_load_2, i2 3, i32 %input_3_load_2, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 603 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 604 [3/4] (2.32ns)   --->   "%mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2" [cnn.cpp:346]   --->   Operation 604 'fmul' 'mul44_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 605 [3/4] (2.32ns)   --->   "%mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3" [cnn.cpp:346]   --->   Operation 605 'fmul' 'mul44_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 606 [2/4] (2.32ns)   --->   "%mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5" [cnn.cpp:346]   --->   Operation 606 'fmul' 'mul44_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 607 [2/4] (2.32ns)   --->   "%mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6" [cnn.cpp:346]   --->   Operation 607 'fmul' 'mul44_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 608 [3/4] (2.32ns)   --->   "%mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7" [cnn.cpp:346]   --->   Operation 608 'fmul' 'mul44_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 609 [3/4] (2.32ns)   --->   "%mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8" [cnn.cpp:346]   --->   Operation 609 'fmul' 'mul44_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 610 [2/4] (2.32ns)   --->   "%mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9" [cnn.cpp:346]   --->   Operation 610 'fmul' 'mul44_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 611 [3/4] (2.32ns)   --->   "%mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10" [cnn.cpp:346]   --->   Operation 611 'fmul' 'mul44_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 612 [4/4] (2.32ns)   --->   "%mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11" [cnn.cpp:346]   --->   Operation 612 'fmul' 'mul44_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 613 [4/4] (2.32ns)   --->   "%mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12" [cnn.cpp:346]   --->   Operation 613 'fmul' 'mul44_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 614 [4/4] (2.32ns)   --->   "%mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13" [cnn.cpp:346]   --->   Operation 614 'fmul' 'mul44_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 615 [4/4] (2.32ns)   --->   "%mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14" [cnn.cpp:346]   --->   Operation 615 'fmul' 'mul44_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 616 [4/4] (2.32ns)   --->   "%mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15" [cnn.cpp:346]   --->   Operation 616 'fmul' 'mul44_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 617 [1/2] (1.24ns)   --->   "%input_0_load_18 = load i14 %input_0_addr_21" [cnn.cpp:346]   --->   Operation 617 'load' 'input_0_load_18' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 618 [1/2] (1.24ns)   --->   "%input_1_load_18 = load i14 %input_1_addr_21" [cnn.cpp:346]   --->   Operation 618 'load' 'input_1_load_18' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 619 [1/2] (1.24ns)   --->   "%input_2_load_18 = load i14 %input_2_addr_21" [cnn.cpp:346]   --->   Operation 619 'load' 'input_2_load_18' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 620 [1/2] (1.24ns)   --->   "%input_3_load_18 = load i14 %input_3_addr_21" [cnn.cpp:346]   --->   Operation 620 'load' 'input_3_load_18' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 621 [1/1] (0.45ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_18, i2 2, i32 %input_1_load_18, i2 3, i32 %input_2_load_18, i2 0, i32 %input_3_load_18, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 621 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [2/2] (1.24ns)   --->   "%input_0_load_20 = load i14 %input_0_addr_23" [cnn.cpp:346]   --->   Operation 622 'load' 'input_0_load_20' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 623 [2/2] (1.24ns)   --->   "%input_1_load_20 = load i14 %input_1_addr_23" [cnn.cpp:346]   --->   Operation 623 'load' 'input_1_load_20' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 624 [2/2] (1.24ns)   --->   "%input_2_load_20 = load i14 %input_2_addr_23" [cnn.cpp:346]   --->   Operation 624 'load' 'input_2_load_20' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 625 [2/2] (1.24ns)   --->   "%input_3_load_20 = load i14 %input_3_addr_23" [cnn.cpp:346]   --->   Operation 625 'load' 'input_3_load_20' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 626 [2/2] (1.24ns)   --->   "%input_0_load_22 = load i14 %input_0_addr_25" [cnn.cpp:346]   --->   Operation 626 'load' 'input_0_load_22' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 627 [2/2] (1.24ns)   --->   "%input_1_load_22 = load i14 %input_1_addr_25" [cnn.cpp:346]   --->   Operation 627 'load' 'input_1_load_22' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 628 [2/2] (1.24ns)   --->   "%input_2_load_22 = load i14 %input_2_addr_25" [cnn.cpp:346]   --->   Operation 628 'load' 'input_2_load_22' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 629 [2/2] (1.24ns)   --->   "%input_3_load_22 = load i14 %input_3_addr_25" [cnn.cpp:346]   --->   Operation 629 'load' 'input_3_load_22' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 630 [1/2] (1.24ns)   --->   "%input_0_load_24 = load i14 %input_0_addr_27" [cnn.cpp:346]   --->   Operation 630 'load' 'input_0_load_24' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 631 [1/2] (1.24ns)   --->   "%input_1_load_24 = load i14 %input_1_addr_27" [cnn.cpp:346]   --->   Operation 631 'load' 'input_1_load_24' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 632 [1/2] (1.24ns)   --->   "%input_2_load_24 = load i14 %input_2_addr_27" [cnn.cpp:346]   --->   Operation 632 'load' 'input_2_load_24' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 633 [1/2] (1.24ns)   --->   "%input_3_load_24 = load i14 %input_3_addr_27" [cnn.cpp:346]   --->   Operation 633 'load' 'input_3_load_24' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_8 : Operation 634 [1/1] (0.45ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_24, i2 1, i32 %input_1_load_24, i2 2, i32 %input_2_load_24, i2 3, i32 %input_3_load_24, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 634 'sparsemux' 'tmp_23' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 635 [1/4] (2.32ns)   --->   "%mul = fmul i32 %weight_0_0_load, i32 %tmp" [cnn.cpp:346]   --->   Operation 635 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 636 [1/4] (2.32ns)   --->   "%mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s" [cnn.cpp:346]   --->   Operation 636 'fmul' 'mul44_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 637 [2/4] (2.32ns)   --->   "%mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2" [cnn.cpp:346]   --->   Operation 637 'fmul' 'mul44_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 638 [2/4] (2.32ns)   --->   "%mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3" [cnn.cpp:346]   --->   Operation 638 'fmul' 'mul44_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 639 [1/4] (2.32ns)   --->   "%mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5" [cnn.cpp:346]   --->   Operation 639 'fmul' 'mul44_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 640 [1/4] (2.32ns)   --->   "%mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6" [cnn.cpp:346]   --->   Operation 640 'fmul' 'mul44_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 641 [2/4] (2.32ns)   --->   "%mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7" [cnn.cpp:346]   --->   Operation 641 'fmul' 'mul44_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 642 [2/4] (2.32ns)   --->   "%mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8" [cnn.cpp:346]   --->   Operation 642 'fmul' 'mul44_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 643 [1/4] (2.32ns)   --->   "%mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9" [cnn.cpp:346]   --->   Operation 643 'fmul' 'mul44_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 644 [2/4] (2.32ns)   --->   "%mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10" [cnn.cpp:346]   --->   Operation 644 'fmul' 'mul44_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 645 [3/4] (2.32ns)   --->   "%mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11" [cnn.cpp:346]   --->   Operation 645 'fmul' 'mul44_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 646 [3/4] (2.32ns)   --->   "%mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12" [cnn.cpp:346]   --->   Operation 646 'fmul' 'mul44_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 647 [3/4] (2.32ns)   --->   "%mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13" [cnn.cpp:346]   --->   Operation 647 'fmul' 'mul44_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 648 [3/4] (2.32ns)   --->   "%mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14" [cnn.cpp:346]   --->   Operation 648 'fmul' 'mul44_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 649 [3/4] (2.32ns)   --->   "%mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15" [cnn.cpp:346]   --->   Operation 649 'fmul' 'mul44_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 650 [4/4] (2.32ns)   --->   "%mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16" [cnn.cpp:346]   --->   Operation 650 'fmul' 'mul44_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 651 [4/4] (2.32ns)   --->   "%mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18" [cnn.cpp:346]   --->   Operation 651 'fmul' 'mul44_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 652 [1/2] (1.24ns)   --->   "%input_0_load_20 = load i14 %input_0_addr_23" [cnn.cpp:346]   --->   Operation 652 'load' 'input_0_load_20' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 653 [1/2] (1.24ns)   --->   "%input_1_load_20 = load i14 %input_1_addr_23" [cnn.cpp:346]   --->   Operation 653 'load' 'input_1_load_20' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 654 [1/2] (1.24ns)   --->   "%input_2_load_20 = load i14 %input_2_addr_23" [cnn.cpp:346]   --->   Operation 654 'load' 'input_2_load_20' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 655 [1/2] (1.24ns)   --->   "%input_3_load_20 = load i14 %input_3_addr_23" [cnn.cpp:346]   --->   Operation 655 'load' 'input_3_load_20' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 656 [1/1] (0.45ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_20, i2 1, i32 %input_1_load_20, i2 2, i32 %input_2_load_20, i2 3, i32 %input_3_load_20, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 656 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 657 [4/4] (2.32ns)   --->   "%mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20" [cnn.cpp:346]   --->   Operation 657 'fmul' 'mul44_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 658 [1/2] (1.24ns)   --->   "%input_0_load_22 = load i14 %input_0_addr_25" [cnn.cpp:346]   --->   Operation 658 'load' 'input_0_load_22' <Predicate = (trunc_ln329 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 659 [1/2] (1.24ns)   --->   "%input_1_load_22 = load i14 %input_1_addr_25" [cnn.cpp:346]   --->   Operation 659 'load' 'input_1_load_22' <Predicate = (trunc_ln329 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 660 [1/2] (1.24ns)   --->   "%input_2_load_22 = load i14 %input_2_addr_25" [cnn.cpp:346]   --->   Operation 660 'load' 'input_2_load_22' <Predicate = (trunc_ln329 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 661 [1/2] (1.24ns)   --->   "%input_3_load_22 = load i14 %input_3_addr_25" [cnn.cpp:346]   --->   Operation 661 'load' 'input_3_load_22' <Predicate = (trunc_ln329 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12996> <RAM>
ST_9 : Operation 662 [1/1] (0.45ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_22, i2 1, i32 %input_1_load_22, i2 2, i32 %input_2_load_22, i2 3, i32 %input_3_load_22, i32 <undef>, i2 %trunc_ln329" [cnn.cpp:346]   --->   Operation 662 'sparsemux' 'tmp_21' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 663 [4/4] (2.32ns)   --->   "%mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22" [cnn.cpp:346]   --->   Operation 663 'fmul' 'mul44_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 664 [4/4] (2.32ns)   --->   "%mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23" [cnn.cpp:346]   --->   Operation 664 'fmul' 'mul44_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 665 [4/4] (2.32ns)   --->   "%mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1" [cnn.cpp:346]   --->   Operation 665 'fmul' 'mul44_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [1/4] (2.32ns)   --->   "%mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2" [cnn.cpp:346]   --->   Operation 666 'fmul' 'mul44_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 667 [1/4] (2.32ns)   --->   "%mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3" [cnn.cpp:346]   --->   Operation 667 'fmul' 'mul44_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 668 [4/4] (2.32ns)   --->   "%mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4" [cnn.cpp:346]   --->   Operation 668 'fmul' 'mul44_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [1/4] (2.32ns)   --->   "%mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7" [cnn.cpp:346]   --->   Operation 669 'fmul' 'mul44_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [1/4] (2.32ns)   --->   "%mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8" [cnn.cpp:346]   --->   Operation 670 'fmul' 'mul44_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 671 [1/4] (2.32ns)   --->   "%mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10" [cnn.cpp:346]   --->   Operation 671 'fmul' 'mul44_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 672 [2/4] (2.32ns)   --->   "%mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11" [cnn.cpp:346]   --->   Operation 672 'fmul' 'mul44_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 673 [2/4] (2.32ns)   --->   "%mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12" [cnn.cpp:346]   --->   Operation 673 'fmul' 'mul44_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 674 [2/4] (2.32ns)   --->   "%mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13" [cnn.cpp:346]   --->   Operation 674 'fmul' 'mul44_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 675 [2/4] (2.32ns)   --->   "%mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14" [cnn.cpp:346]   --->   Operation 675 'fmul' 'mul44_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 676 [2/4] (2.32ns)   --->   "%mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15" [cnn.cpp:346]   --->   Operation 676 'fmul' 'mul44_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 677 [3/4] (2.32ns)   --->   "%mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16" [cnn.cpp:346]   --->   Operation 677 'fmul' 'mul44_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 678 [4/4] (2.32ns)   --->   "%mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17" [cnn.cpp:346]   --->   Operation 678 'fmul' 'mul44_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 679 [3/4] (2.32ns)   --->   "%mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18" [cnn.cpp:346]   --->   Operation 679 'fmul' 'mul44_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 680 [4/4] (2.32ns)   --->   "%mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19" [cnn.cpp:346]   --->   Operation 680 'fmul' 'mul44_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 681 [3/4] (2.32ns)   --->   "%mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20" [cnn.cpp:346]   --->   Operation 681 'fmul' 'mul44_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 682 [4/4] (2.32ns)   --->   "%mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21" [cnn.cpp:346]   --->   Operation 682 'fmul' 'mul44_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 683 [3/4] (2.32ns)   --->   "%mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22" [cnn.cpp:346]   --->   Operation 683 'fmul' 'mul44_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 684 [3/4] (2.32ns)   --->   "%mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23" [cnn.cpp:346]   --->   Operation 684 'fmul' 'mul44_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 685 [7/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 685 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 686 [7/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 686 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 687 [3/4] (2.32ns)   --->   "%mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1" [cnn.cpp:346]   --->   Operation 687 'fmul' 'mul44_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 688 [3/4] (2.32ns)   --->   "%mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4" [cnn.cpp:346]   --->   Operation 688 'fmul' 'mul44_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 689 [1/4] (2.32ns)   --->   "%mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11" [cnn.cpp:346]   --->   Operation 689 'fmul' 'mul44_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 690 [1/4] (2.32ns)   --->   "%mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12" [cnn.cpp:346]   --->   Operation 690 'fmul' 'mul44_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/4] (2.32ns)   --->   "%mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13" [cnn.cpp:346]   --->   Operation 691 'fmul' 'mul44_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 692 [1/4] (2.32ns)   --->   "%mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14" [cnn.cpp:346]   --->   Operation 692 'fmul' 'mul44_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 693 [1/4] (2.32ns)   --->   "%mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15" [cnn.cpp:346]   --->   Operation 693 'fmul' 'mul44_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 694 [2/4] (2.32ns)   --->   "%mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16" [cnn.cpp:346]   --->   Operation 694 'fmul' 'mul44_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 695 [3/4] (2.32ns)   --->   "%mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17" [cnn.cpp:346]   --->   Operation 695 'fmul' 'mul44_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 696 [2/4] (2.32ns)   --->   "%mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18" [cnn.cpp:346]   --->   Operation 696 'fmul' 'mul44_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 697 [3/4] (2.32ns)   --->   "%mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19" [cnn.cpp:346]   --->   Operation 697 'fmul' 'mul44_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 698 [2/4] (2.32ns)   --->   "%mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20" [cnn.cpp:346]   --->   Operation 698 'fmul' 'mul44_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 699 [3/4] (2.32ns)   --->   "%mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21" [cnn.cpp:346]   --->   Operation 699 'fmul' 'mul44_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 700 [2/4] (2.32ns)   --->   "%mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22" [cnn.cpp:346]   --->   Operation 700 'fmul' 'mul44_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 701 [2/4] (2.32ns)   --->   "%mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23" [cnn.cpp:346]   --->   Operation 701 'fmul' 'mul44_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 702 [6/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 702 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 703 [7/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 703 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 704 [6/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 704 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 705 [7/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 705 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 706 [2/4] (2.32ns)   --->   "%mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1" [cnn.cpp:346]   --->   Operation 706 'fmul' 'mul44_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 707 [2/4] (2.32ns)   --->   "%mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4" [cnn.cpp:346]   --->   Operation 707 'fmul' 'mul44_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [1/4] (2.32ns)   --->   "%mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16" [cnn.cpp:346]   --->   Operation 708 'fmul' 'mul44_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [2/4] (2.32ns)   --->   "%mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17" [cnn.cpp:346]   --->   Operation 709 'fmul' 'mul44_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [1/4] (2.32ns)   --->   "%mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18" [cnn.cpp:346]   --->   Operation 710 'fmul' 'mul44_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [2/4] (2.32ns)   --->   "%mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19" [cnn.cpp:346]   --->   Operation 711 'fmul' 'mul44_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [1/4] (2.32ns)   --->   "%mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20" [cnn.cpp:346]   --->   Operation 712 'fmul' 'mul44_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [2/4] (2.32ns)   --->   "%mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21" [cnn.cpp:346]   --->   Operation 713 'fmul' 'mul44_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [1/4] (2.32ns)   --->   "%mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22" [cnn.cpp:346]   --->   Operation 714 'fmul' 'mul44_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [1/4] (2.32ns)   --->   "%mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23" [cnn.cpp:346]   --->   Operation 715 'fmul' 'mul44_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [7/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 716 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 717 [7/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 717 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 718 [7/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 718 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [5/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 719 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 720 [6/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 720 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [5/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 721 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [6/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 722 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln332_4 = zext i16 %add_ln332_1" [cnn.cpp:332]   --->   Operation 723 'zext' 'zext_ln332_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 724 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 724 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 725 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 725 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 726 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 726 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 727 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 728 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 729 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 730 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 731 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 732 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 733 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 734 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 735 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 736 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 737 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 738 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln332_4" [cnn.cpp:332]   --->   Operation 739 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 740 [2/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:332]   --->   Operation 740 'load' 'output_0_load' <Predicate = (trunc_ln331 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 741 [2/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:332]   --->   Operation 741 'load' 'output_1_load' <Predicate = (trunc_ln331 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 742 [2/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:332]   --->   Operation 742 'load' 'output_2_load' <Predicate = (trunc_ln331 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 743 [2/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:332]   --->   Operation 743 'load' 'output_3_load' <Predicate = (trunc_ln331 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 744 [2/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:332]   --->   Operation 744 'load' 'output_4_load' <Predicate = (trunc_ln331 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 745 [2/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:332]   --->   Operation 745 'load' 'output_5_load' <Predicate = (trunc_ln331 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 746 [2/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:332]   --->   Operation 746 'load' 'output_6_load' <Predicate = (trunc_ln331 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 747 [2/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:332]   --->   Operation 747 'load' 'output_7_load' <Predicate = (trunc_ln331 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 748 [2/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:332]   --->   Operation 748 'load' 'output_8_load' <Predicate = (trunc_ln331 == 8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 749 [2/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:332]   --->   Operation 749 'load' 'output_9_load' <Predicate = (trunc_ln331 == 9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 750 [2/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:332]   --->   Operation 750 'load' 'output_10_load' <Predicate = (trunc_ln331 == 10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 751 [2/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:332]   --->   Operation 751 'load' 'output_11_load' <Predicate = (trunc_ln331 == 11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 752 [2/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:332]   --->   Operation 752 'load' 'output_12_load' <Predicate = (trunc_ln331 == 12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 753 [2/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:332]   --->   Operation 753 'load' 'output_13_load' <Predicate = (trunc_ln331 == 13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 754 [2/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:332]   --->   Operation 754 'load' 'output_14_load' <Predicate = (trunc_ln331 == 14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 755 [2/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:332]   --->   Operation 755 'load' 'output_15_load' <Predicate = (trunc_ln331 == 15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_13 : Operation 756 [1/4] (2.32ns)   --->   "%mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1" [cnn.cpp:346]   --->   Operation 756 'fmul' 'mul44_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 757 [1/4] (2.32ns)   --->   "%mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4" [cnn.cpp:346]   --->   Operation 757 'fmul' 'mul44_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 758 [1/4] (2.32ns)   --->   "%mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17" [cnn.cpp:346]   --->   Operation 758 'fmul' 'mul44_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 759 [1/4] (2.32ns)   --->   "%mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19" [cnn.cpp:346]   --->   Operation 759 'fmul' 'mul44_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 760 [1/4] (2.32ns)   --->   "%mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21" [cnn.cpp:346]   --->   Operation 760 'fmul' 'mul44_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 761 [7/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 761 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 762 [7/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 762 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 763 [6/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 763 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 764 [6/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 764 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 765 [6/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 765 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 766 [4/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 766 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 767 [5/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 767 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 768 [4/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 768 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 769 [5/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 769 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 770 [7/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 770 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 771 [1/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:332]   --->   Operation 771 'load' 'output_0_load' <Predicate = (trunc_ln331 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 772 [1/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:332]   --->   Operation 772 'load' 'output_1_load' <Predicate = (trunc_ln331 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 773 [1/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:332]   --->   Operation 773 'load' 'output_2_load' <Predicate = (trunc_ln331 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 774 [1/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:332]   --->   Operation 774 'load' 'output_3_load' <Predicate = (trunc_ln331 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 775 [1/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:332]   --->   Operation 775 'load' 'output_4_load' <Predicate = (trunc_ln331 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 776 [1/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:332]   --->   Operation 776 'load' 'output_5_load' <Predicate = (trunc_ln331 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 777 [1/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:332]   --->   Operation 777 'load' 'output_6_load' <Predicate = (trunc_ln331 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 778 [1/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:332]   --->   Operation 778 'load' 'output_7_load' <Predicate = (trunc_ln331 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 779 [1/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:332]   --->   Operation 779 'load' 'output_8_load' <Predicate = (trunc_ln331 == 8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 780 [1/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:332]   --->   Operation 780 'load' 'output_9_load' <Predicate = (trunc_ln331 == 9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 781 [1/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:332]   --->   Operation 781 'load' 'output_10_load' <Predicate = (trunc_ln331 == 10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 782 [1/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:332]   --->   Operation 782 'load' 'output_11_load' <Predicate = (trunc_ln331 == 11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 783 [1/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:332]   --->   Operation 783 'load' 'output_12_load' <Predicate = (trunc_ln331 == 12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 784 [1/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:332]   --->   Operation 784 'load' 'output_13_load' <Predicate = (trunc_ln331 == 13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 785 [1/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:332]   --->   Operation 785 'load' 'output_14_load' <Predicate = (trunc_ln331 == 14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 786 [1/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:332]   --->   Operation 786 'load' 'output_15_load' <Predicate = (trunc_ln331 == 15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_14 : Operation 787 [1/1] (0.49ns)   --->   "%acc = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %output_0_load, i4 1, i32 %output_1_load, i4 2, i32 %output_2_load, i4 3, i32 %output_3_load, i4 4, i32 %output_4_load, i4 5, i32 %output_5_load, i4 6, i32 %output_6_load, i4 7, i32 %output_7_load, i4 8, i32 %output_8_load, i4 9, i32 %output_9_load, i4 10, i32 %output_10_load, i4 11, i32 %output_11_load, i4 12, i32 %output_12_load, i4 13, i32 %output_13_load, i4 14, i32 %output_14_load, i4 15, i32 %output_15_load, i32 <undef>, i4 %trunc_ln331" [cnn.cpp:332]   --->   Operation 787 'sparsemux' 'acc' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 788 [6/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 788 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 789 [6/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 789 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 790 [5/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 790 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 791 [5/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 791 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 792 [5/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 792 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 793 [3/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 793 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 794 [4/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 794 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 795 [3/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 795 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 796 [4/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 796 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 797 [6/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 797 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 798 [5/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 798 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 799 [5/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 799 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 800 [4/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 800 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 801 [4/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 801 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 802 [4/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 802 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 803 [2/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 803 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 804 [3/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 804 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 805 [2/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 805 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 806 [3/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 806 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 807 [5/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 807 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 808 [4/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 808 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 809 [4/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 809 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 810 [3/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 810 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 811 [3/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 811 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 812 [3/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 812 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 813 [1/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul44_s, i32 %mul" [cnn.cpp:345]   --->   Operation 813 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 814 [2/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 814 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 815 [1/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1" [cnn.cpp:345]   --->   Operation 815 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 816 [2/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 816 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 817 [4/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 817 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 818 [3/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 818 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 819 [3/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 819 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 820 [2/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 820 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 821 [2/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 821 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 822 [2/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 822 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 823 [7/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 823 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 824 [1/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul44_7, i32 %mul44_6" [cnn.cpp:345]   --->   Operation 824 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 825 [7/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 825 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 826 [1/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2" [cnn.cpp:345]   --->   Operation 826 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 827 [3/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 827 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 828 [2/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 828 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 829 [2/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 829 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 830 [1/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3" [cnn.cpp:345]   --->   Operation 830 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 831 [1/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4" [cnn.cpp:345]   --->   Operation 831 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 832 [1/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3" [cnn.cpp:345]   --->   Operation 832 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 833 [6/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 833 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 834 [7/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 834 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 835 [6/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 835 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 836 [2/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 836 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 837 [1/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1" [cnn.cpp:345]   --->   Operation 837 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 838 [1/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4" [cnn.cpp:345]   --->   Operation 838 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 839 [7/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 839 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 840 [7/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 840 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 841 [5/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 841 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 842 [6/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 842 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 843 [5/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 843 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 844 [1/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4" [cnn.cpp:345]   --->   Operation 844 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 845 [7/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 845 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 846 [7/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 846 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 847 [6/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 847 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 848 [6/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 848 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 849 [4/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 849 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 850 [5/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 850 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 851 [4/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 851 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 852 [7/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 852 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 853 [6/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 853 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 854 [6/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 854 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 855 [5/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 855 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 856 [5/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 856 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 857 [3/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 857 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 858 [4/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 858 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 859 [3/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 859 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 860 [6/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 860 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 861 [5/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 861 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 862 [5/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 862 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 863 [4/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 863 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 864 [4/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 864 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 865 [2/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 865 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 866 [3/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 866 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 867 [2/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 867 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 868 [5/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 868 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 869 [4/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 869 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 870 [4/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 870 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 871 [3/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 871 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 872 [3/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 872 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 873 [1/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %acc" [cnn.cpp:345]   --->   Operation 873 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 874 [2/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 874 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 875 [1/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul44_1" [cnn.cpp:345]   --->   Operation 875 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 876 [4/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 876 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 877 [3/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 877 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 878 [3/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 878 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 879 [2/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 879 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 880 [2/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 880 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 881 [1/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul44_5" [cnn.cpp:345]   --->   Operation 881 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 882 [3/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 882 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 883 [2/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 883 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 884 [2/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 884 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 885 [1/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul44_3_3" [cnn.cpp:345]   --->   Operation 885 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 886 [1/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:345]   --->   Operation 886 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 887 [2/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 887 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 888 [1/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul44_4_2" [cnn.cpp:345]   --->   Operation 888 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 889 [1/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul44_4" [cnn.cpp:345]   --->   Operation 889 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 890 [7/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 890 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 891 [7/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 891 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 892 [1/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:345]   --->   Operation 892 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 893 [6/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 893 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 894 [6/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 894 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 895 [7/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 895 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [5/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 896 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 897 [5/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 897 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 898 [6/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 898 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 899 [4/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 899 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 900 [4/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 900 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 901 [7/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 901 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 902 [5/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 902 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 903 [3/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 903 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 904 [3/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 904 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 905 [6/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 905 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 906 [4/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 906 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 907 [2/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 907 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 908 [2/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 908 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 909 [5/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 909 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 910 [3/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 910 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 911 [1/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:345]   --->   Operation 911 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 912 [1/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:345]   --->   Operation 912 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 913 [4/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 913 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 914 [2/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 914 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 915 [3/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 915 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 916 [1/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:345]   --->   Operation 916 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 917 [2/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 917 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 918 [1/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:345]   --->   Operation 918 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 919 [7/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 919 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 920 [6/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 920 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 921 [5/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 921 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.34>
ST_39 : Operation 922 [4/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 922 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 923 [7/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 923 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.34>
ST_40 : Operation 924 [3/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 924 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 925 [6/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 925 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.34>
ST_41 : Operation 926 [2/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 926 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 927 [5/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 927 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 928 [1/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:345]   --->   Operation 928 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 929 [4/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 929 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.34>
ST_43 : Operation 930 [3/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 930 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.34>
ST_44 : Operation 931 [2/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 931 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.34>
ST_45 : Operation 932 [1/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:345]   --->   Operation 932 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 2.34>
ST_49 : Operation 933 [7/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 933 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.34>
ST_50 : Operation 934 [6/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 934 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.34>
ST_51 : Operation 935 [5/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 935 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 959 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 959 'ret' 'ret_ln0' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 2.34>
ST_52 : Operation 936 [4/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 936 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.34>
ST_53 : Operation 937 [3/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 937 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.34>
ST_54 : Operation 938 [2/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 938 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.34>
ST_55 : Operation 939 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_str"   --->   Operation 939 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 940 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 802816, i64 802816, i64 802816"   --->   Operation 940 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 941 [1/1] (0.00ns)   --->   "%specpipeline_ln333 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:333]   --->   Operation 941 'specpipeline' 'specpipeline_ln333' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 942 [1/7] (2.34ns)   --->   "%acc_1 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:345]   --->   Operation 942 'fadd' 'acc_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.24>
ST_56 : Operation 943 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_14_addr" [cnn.cpp:350]   --->   Operation 943 'store' 'store_ln350' <Predicate = (trunc_ln331 == 14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 944 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_13_addr" [cnn.cpp:350]   --->   Operation 944 'store' 'store_ln350' <Predicate = (trunc_ln331 == 13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 945 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_12_addr" [cnn.cpp:350]   --->   Operation 945 'store' 'store_ln350' <Predicate = (trunc_ln331 == 12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 946 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_11_addr" [cnn.cpp:350]   --->   Operation 946 'store' 'store_ln350' <Predicate = (trunc_ln331 == 11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 947 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_10_addr" [cnn.cpp:350]   --->   Operation 947 'store' 'store_ln350' <Predicate = (trunc_ln331 == 10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 948 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_9_addr" [cnn.cpp:350]   --->   Operation 948 'store' 'store_ln350' <Predicate = (trunc_ln331 == 9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 949 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_8_addr" [cnn.cpp:350]   --->   Operation 949 'store' 'store_ln350' <Predicate = (trunc_ln331 == 8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 950 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_7_addr" [cnn.cpp:350]   --->   Operation 950 'store' 'store_ln350' <Predicate = (trunc_ln331 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 951 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_6_addr" [cnn.cpp:350]   --->   Operation 951 'store' 'store_ln350' <Predicate = (trunc_ln331 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 952 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_5_addr" [cnn.cpp:350]   --->   Operation 952 'store' 'store_ln350' <Predicate = (trunc_ln331 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 953 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_4_addr" [cnn.cpp:350]   --->   Operation 953 'store' 'store_ln350' <Predicate = (trunc_ln331 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 954 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_3_addr" [cnn.cpp:350]   --->   Operation 954 'store' 'store_ln350' <Predicate = (trunc_ln331 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 955 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_2_addr" [cnn.cpp:350]   --->   Operation 955 'store' 'store_ln350' <Predicate = (trunc_ln331 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 956 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_1_addr" [cnn.cpp:350]   --->   Operation 956 'store' 'store_ln350' <Predicate = (trunc_ln331 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 957 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_0_addr" [cnn.cpp:350]   --->   Operation 957 'store' 'store_ln350' <Predicate = (trunc_ln331 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_56 : Operation 958 [1/1] (1.24ns)   --->   "%store_ln350 = store i32 %acc_1, i16 %output_15_addr" [cnn.cpp:350]   --->   Operation 958 'store' 'store_ln350' <Predicate = (trunc_ln331 == 15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 20 bit ('indvar_flatten14') [51]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten14' [53]  (0.387 ns)

 <State 2>: 2.708ns
The critical path consists of the following:
	'load' operation 16 bit ('indvar_flatten_load', cnn.cpp:329) on local variable 'indvar_flatten' [60]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln329', cnn.cpp:329) [72]  (0.785 ns)
	'select' operation 5 bit ('select_ln328_1', cnn.cpp:328) [77]  (0.278 ns)
	'getelementptr' operation 12 bit ('weight_0_0_addr', cnn.cpp:332) [92]  (0.000 ns)
	'load' operation 32 bit ('weight_0_0_load', cnn.cpp:332) on array 'weight_0_0' [117]  (1.645 ns)

 <State 3>: 2.165ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln329_1', cnn.cpp:329) [150]  (0.705 ns)
	'mul' operation 14 bit ('mul_ln346_2', cnn.cpp:346) [163]  (1.460 ns)

 <State 4>: 2.718ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln346', cnn.cpp:346) [246]  (0.705 ns)
	'add' operation 14 bit ('add_ln346_9', cnn.cpp:346) [248]  (0.765 ns)
	'getelementptr' operation 14 bit ('input_0_addr_4', cnn.cpp:346) [250]  (0.000 ns)
	'load' operation 32 bit ('input_0_load_1', cnn.cpp:346) on array 'input_0' [278]  (1.248 ns)

 <State 5>: 2.718ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln346_2', cnn.cpp:346) [322]  (0.705 ns)
	'add' operation 14 bit ('add_ln346_19', cnn.cpp:346) [324]  (0.765 ns)
	'getelementptr' operation 14 bit ('input_0_addr_6', cnn.cpp:346) [326]  (0.000 ns)
	'load' operation 32 bit ('input_0_load_3', cnn.cpp:346) on array 'input_0' [354]  (1.248 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:346) [245]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:346) [245]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:346) [245]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:346) [245]  (2.322 ns)

 <State 10>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp13', cnn.cpp:345) [530]  (2.342 ns)

 <State 11>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp13', cnn.cpp:345) [530]  (2.342 ns)

 <State 12>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp6', cnn.cpp:345) [523]  (2.342 ns)

 <State 13>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 14>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 15>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 16>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 17>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 18>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 19>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:345) [518]  (2.342 ns)

 <State 20>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 21>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 22>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 23>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 24>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 25>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 26>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:345) [519]  (2.342 ns)

 <State 27>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp11', cnn.cpp:345) [528]  (2.342 ns)

 <State 28>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 29>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 30>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 31>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 32>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 33>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 34>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:345) [522]  (2.342 ns)

 <State 35>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp23', cnn.cpp:345) [540]  (2.342 ns)

 <State 36>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 37>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 38>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 39>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 40>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 41>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 42>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:345) [529]  (2.342 ns)

 <State 43>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp24', cnn.cpp:345) [541]  (2.342 ns)

 <State 44>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp24', cnn.cpp:345) [541]  (2.342 ns)

 <State 45>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp24', cnn.cpp:345) [541]  (2.342 ns)

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 50>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 51>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 52>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 53>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 54>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 55>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('acc', cnn.cpp:345) [542]  (2.342 ns)

 <State 56>: 1.248ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln350', cnn.cpp:350) of variable 'acc', cnn.cpp:345 on array 'output_14' [545]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
