#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl $::env(RTL_FILES)
Error: Required argument 'file_list' was not found (CMD-007)
read_sverilog -rtl $::env(RTL_SV_FILES)
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading sverilog file '/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv
Opening include file /mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/common.vh
Warning:  /mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv:181: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv:182: signed to unsigned assignment occurs. (VER-318)
Warning: Could not open default SVF file /mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 117 in file
	'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 271 in file
	'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 104 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 240 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| compute_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine MyDesign line 250 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| dut__tb__sram_weight_write_enable_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           matrix_A_Columns_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             matrix_A_Rows_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           matrix_B_Columns_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             matrix_B_Rows_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| dut__tb__sram_input_write_enable_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine MyDesign line 271 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
|           globalReadCounter_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         matrix_A_row_counter_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        matrix_A_column_counter_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| dut__tb__sram_input_read_address_reg_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| dut__tb__sram_weight_read_address_reg_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|           matrix_B_Counter_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine MyDesign line 338 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| read_cycle_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine MyDesign line 347 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| all_write_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine MyDesign line 358 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| current_write_count_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine MyDesign line 372 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| dut__tb__sram_result_write_address_reg_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine MyDesign line 384 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| dut__tb__sram_result_write_data_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine MyDesign line 395 in file
		'/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/dut.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| accumulator_addend_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/c/csriniv4/Documents/ECE564/mini_project/rtl/MyDesign.db:MyDesign'
Loaded 2 designs.
Current design is 'MyDesign'.
MyDesign DW_fp_mac_inst
