m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Morten/Documents/GitHub/Reconfigurable_Miniproject
Eaddr_gen
Z0 w1652083808
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL
Z5 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd
Z6 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd
l0
L6
VLc22OYl>ATM3;HeIMHN`M0
!s100 VM<TZ5G>97[;C2BeJf2H;3
Z7 OV;C;10.5b;63
32
Z8 !s110 1652217320
!i10b 1
Z9 !s108 1652217320.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd|
Z11 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavior
R1
R2
R3
DEx4 work 8 addr_gen 0 22 Lc22OYl>ATM3;HeIMHN`M0
l22
L16
V:O>bJ=^g_Z1N_SoK=Fh2T2
!s100 eC_lTO9DzhCmm<c<La8Re2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Echi_corr
Z14 w1652217242
R1
R2
R3
R4
Z15 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/chi_corr.vhd
Z16 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/chi_corr.vhd
l0
L6
VN7HT;Ai56mIZFSUo;e`NT2
!s100 UP^M>hBh7NbLAN30Wb;eJ1
R7
32
Z17 !s110 1652217321
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/chi_corr.vhd|
Z19 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/chi_corr.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
Z20 DEx4 work 8 chi_corr 0 22 N7HT;Ai56mIZFSUo;e`NT2
l21
L15
Z21 V@S4ToWM42jP=]FM^L=4gz0
Z22 !s100 B;^A14en16]Z`kmHHIZCI1
R7
32
R17
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Econtrol_path
Z23 w1652216643
R1
R2
R3
R4
Z24 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd
Z25 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd
l0
L6
Vb;Z04KKjNl=b[@:OZJ<zV1
!s100 dJ0Nb7:^QALTohNmjX[571
R7
32
R8
!i10b 1
R9
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd|
Z27 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
DEx4 work 12 control_path 0 22 b;Z04KKjNl=b[@:OZJ<zV1
l32
L18
VhnYniRD?azC^A^efgX`]^1
!s100 M3ji87N_Ob@U0Rgc[mO[c0
R7
32
R8
!i10b 1
R9
R26
R27
!i113 1
R12
R13
Elfsr_3
Z28 w1651743010
R2
R3
R4
Z29 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd
Z30 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd
l0
L4
V_ACN1IQNRGVLPMOd3D1mJ0
!s100 YU9MaV<AIb_>57mCAbzU70
R7
32
R8
!i10b 1
R9
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd|
Z32 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 6 lfsr_3 0 22 _ACN1IQNRGVLPMOd3D1mJ0
l13
L11
Vg96L8E@9SJZGQLiUT8<JN3
!s100 jnTM7I;[jYT4DXRmAl3Ak3
R7
32
R8
!i10b 1
R9
R31
R32
!i113 1
R12
R13
Elfsr_52
Z33 w1651822033
R2
R3
R4
Z34 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd
Z35 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd
l0
L4
VzUJRL6JflZ`a8iYh3CR2C3
!s100 o`kShX?SIgXD@>g<0`=zf2
R7
32
R8
!i10b 1
R9
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd|
Z37 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 7 lfsr_52 0 22 zUJRL6JflZ`a8iYh3CR2C3
l13
L11
V7jk?H9Ao>;2b7alHoj`M80
!s100 zNGzkh1lT=A<8:z@_95K=1
R7
32
R8
!i10b 1
R9
R36
R37
!i113 1
R12
R13
Eram_1
Z38 w1651745255
Z39 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
R2
R3
R4
Z40 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd
Z41 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd
l0
L42
V@d@17N27YTTlLgaQVT?ia0
!s100 16^lC:gLij2GfBNg9YnOZ3
R7
32
R8
!i10b 1
R9
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd|
Z43 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd|
!i113 1
R12
R13
Asyn
R39
R2
R3
DEx4 work 5 ram_1 0 22 @d@17N27YTTlLgaQVT?ia0
l63
L58
VkV>6MZ3b:Y1b`@`^5<a;E2
!s100 5>K0]4NeX::RHL9SNaHFj2
R7
32
R8
!i10b 1
R9
R42
R43
!i113 1
R12
R13
Eram_2
Z44 w1651745364
R39
R2
R3
R4
Z45 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd
Z46 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd
l0
L42
VYN]m_0?^fML@bIH32gQLE2
!s100 88C2E[i]fo225OP1]NVNL3
R7
32
R8
!i10b 1
R9
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd|
Z48 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd|
!i113 1
R12
R13
Asyn
R39
R2
R3
DEx4 work 5 ram_2 0 22 YN]m_0?^fML@bIH32gQLE2
l63
L58
V>gT8JFXXmAB3aH9`:=aDT1
!s100 gneMMkV42l6M6zRXScEIN3
R7
32
R8
!i10b 1
R9
R47
R48
!i113 1
R12
R13
Etransformation
Z49 w1651837747
R1
R2
R3
R4
Z50 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/transformation.vhd
Z51 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/transformation.vhd
l0
L6
V5_zIT?004<dQegW``OgDf2
!s100 <J]<RWU=m_2J8Y26[ZUUj0
R7
32
R8
!i10b 1
R9
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/transformation.vhd|
Z53 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/transformation.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
DEx4 work 14 transformation 0 22 5_zIT?004<dQegW``OgDf2
l26
L21
V?Nmk?KZgCUeZEV<ZWN[<S1
!s100 E@<lk>]lFBQCRWZUI<QHD2
R7
32
R8
!i10b 1
R9
R52
R53
!i113 1
R12
R13
Ewallace_speed
Z54 w1652217129
R1
R2
R3
R4
Z55 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd
Z56 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd
l0
L6
V`HD9>4U03dRjYE0kBCFD22
!s100 Xenn4YFQQPo[:iHB?gRC;3
R7
32
R8
!i10b 1
R9
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd|
Z58 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
DEx4 work 13 wallace_speed 0 22 `HD9>4U03dRjYE0kBCFD22
l129
L19
VZeQ=ARHfjcPDgLI]Q]EH^2
!s100 S_GJo5nIm024_62<XY_Wn0
R7
32
R8
!i10b 1
R9
R57
R58
!i113 1
R12
R13
Ewallace_speed_tb
Z59 w1652217317
Z60 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
R2
R3
R4
Z61 8C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd
Z62 FC:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd
l0
L7
V:A9BmVQ>lESHl5ia<EQCh1
!s100 RPHCHGHm1f>k>le>M^^]60
R7
32
R8
!i10b 1
R9
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd|
Z64 !s107 C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd|
!i113 1
R12
R13
Abehavior
R60
R1
R2
R3
DEx4 work 16 wallace_speed_tb 0 22 :A9BmVQ>lESHl5ia<EQCh1
l38
L10
V<Z1HT:WC<c7kV>9G5cIPG2
!s100 hD[M7eEZ10T;7FE=DI=e92
R7
32
R8
!i10b 1
R9
R63
R64
!i113 1
R12
R13
