{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631100706333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631100706333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 19:31:46 2021 " "Processing started: Wed Sep 08 19:31:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631100706333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631100706333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dpll -c dpll " "Command: quartus_map --read_settings_files=on --write_settings_files=off dpll -c dpll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631100706333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1631100706657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dpll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpll " "Found entity 1: dpll" {  } { { "source/dpll.v" "" { Text "D:/comber/ADPLL/source/dpll.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/freqdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file source/freqdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqdivider " "Found entity 1: freqdivider" {  } { { "source/freqdivider.v" "" { Text "D:/comber/ADPLL/source/freqdivider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "phasecomparator.v(55) " "Verilog HDL information at phasecomparator.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "source/phasecomparator.v" "" { Text "D:/comber/ADPLL/source/phasecomparator.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/phasecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/phasecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasecomparator " "Found entity 1: phasecomparator" {  } { { "source/phasecomparator.v" "" { Text "D:/comber/ADPLL/source/phasecomparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/randomwalkfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/randomwalkfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 randomwalkfilter " "Found entity 1: randomwalkfilter" {  } { { "source/randomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/randomwalkfilter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "variableresetrandomwalkfilter.v(60) " "Verilog HDL Event Control warning at variableresetrandomwalkfilter.v(60): event expression is a constant" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 60 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/variableresetrandomwalkfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/variableresetrandomwalkfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 variableresetrandomwalkfilter " "Found entity 1: variableresetrandomwalkfilter" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dpll " "Elaborating entity \"dpll\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631100715504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecomparator phasecomparator:inst_ph_cmp " "Elaborating entity \"phasecomparator\" for hierarchy \"phasecomparator:inst_ph_cmp\"" {  } { { "source/dpll.v" "inst_ph_cmp" { Text "D:/comber/ADPLL/source/dpll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 phasecomparator.v(51) " "Verilog HDL assignment warning at phasecomparator.v(51): truncated value with size 32 to match size of target (8)" {  } { { "source/phasecomparator.v" "" { Text "D:/comber/ADPLL/source/phasecomparator.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|phasecomparator:inst_ph_cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variableresetrandomwalkfilter variableresetrandomwalkfilter:inst_zrwf " "Elaborating entity \"variableresetrandomwalkfilter\" for hierarchy \"variableresetrandomwalkfilter:inst_zrwf\"" {  } { { "source/dpll.v" "inst_zrwf" { Text "D:/comber/ADPLL/source/dpll.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 variableresetrandomwalkfilter.v(47) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(47): truncated value with size 32 to match size of target (4)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 variableresetrandomwalkfilter.v(52) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(52): truncated value with size 32 to match size of target (4)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 variableresetrandomwalkfilter.v(63) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(63): truncated value with size 32 to match size of target (8)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 variableresetrandomwalkfilter.v(64) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(64): truncated value with size 32 to match size of target (8)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 variableresetrandomwalkfilter.v(65) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(65): truncated value with size 32 to match size of target (8)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 variableresetrandomwalkfilter.v(82) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(82): truncated value with size 32 to match size of target (8)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 variableresetrandomwalkfilter.v(83) " "Verilog HDL assignment warning at variableresetrandomwalkfilter.v(83): truncated value with size 32 to match size of target (8)" {  } { { "source/variableresetrandomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715520 "|dpll|variableresetrandomwalkfilter:inst_zrwf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomwalkfilter variableresetrandomwalkfilter:inst_zrwf\|randomwalkfilter:inst_M_F " "Elaborating entity \"randomwalkfilter\" for hierarchy \"variableresetrandomwalkfilter:inst_zrwf\|randomwalkfilter:inst_M_F\"" {  } { { "source/variableresetrandomwalkfilter.v" "inst_M_F" { Text "D:/comber/ADPLL/source/variableresetrandomwalkfilter.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 randomwalkfilter.v(31) " "Verilog HDL assignment warning at randomwalkfilter.v(31): truncated value with size 32 to match size of target (8)" {  } { { "source/randomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/randomwalkfilter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715536 "|dpll|variableresetrandomwalkfilter:inst_zrwf|randomwalkfilter:inst_M_F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 randomwalkfilter.v(32) " "Verilog HDL assignment warning at randomwalkfilter.v(32): truncated value with size 32 to match size of target (8)" {  } { { "source/randomwalkfilter.v" "" { Text "D:/comber/ADPLL/source/randomwalkfilter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715536 "|dpll|variableresetrandomwalkfilter:inst_zrwf|randomwalkfilter:inst_M_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdivider freqdivider:inst_freqdiv " "Elaborating entity \"freqdivider\" for hierarchy \"freqdivider:inst_freqdiv\"" {  } { { "source/dpll.v" "inst_freqdiv" { Text "D:/comber/ADPLL/source/dpll.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 freqdivider.v(54) " "Verilog HDL assignment warning at freqdivider.v(54): truncated value with size 32 to match size of target (7)" {  } { { "source/freqdivider.v" "" { Text "D:/comber/ADPLL/source/freqdivider.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715536 "|dpll|freqdivider:inst_freqdiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 freqdivider.v(73) " "Verilog HDL assignment warning at freqdivider.v(73): truncated value with size 32 to match size of target (7)" {  } { { "source/freqdivider.v" "" { Text "D:/comber/ADPLL/source/freqdivider.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631100715536 "|dpll|freqdivider:inst_freqdiv"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "source/dpll.v" "Div0" { Text "D:/comber/ADPLL/source/dpll.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631100715795 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1631100715795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "source/dpll.v" "" { Text "D:/comber/ADPLL/source/dpll.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631100715889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631100715889 ""}  } { { "source/dpll.v" "" { Text "D:/comber/ADPLL/source/dpll.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1631100715889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/comber/ADPLL/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/comber/ADPLL/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/comber/ADPLL/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100715983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100715983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/comber/ADPLL/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100716030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100716030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/comber/ADPLL/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631100716077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631100716077 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631100716217 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DividerMaxValue\[5\] GND " "Pin \"DividerMaxValue\[5\]\" is stuck at GND" {  } { { "source/dpll.v" "" { Text "D:/comber/ADPLL/source/dpll.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631100716264 "|dpll|DividerMaxValue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DividerMaxValue\[6\] GND " "Pin \"DividerMaxValue\[6\]\" is stuck at GND" {  } { { "source/dpll.v" "" { Text "D:/comber/ADPLL/source/dpll.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631100716264 "|dpll|DividerMaxValue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DividerMaxValue\[7\] GND " "Pin \"DividerMaxValue\[7\]\" is stuck at GND" {  } { { "source/dpll.v" "" { Text "D:/comber/ADPLL/source/dpll.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631100716264 "|dpll|DividerMaxValue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1631100716264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1631100716342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/comber/ADPLL/output_files/dpll.map.smsg " "Generated suppressed messages file D:/comber/ADPLL/output_files/dpll.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631100716718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631100716812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631100716812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631100716906 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631100716906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631100716906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631100716906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631100716937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 08 19:31:56 2021 " "Processing ended: Wed Sep 08 19:31:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631100716937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631100716937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631100716937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631100716937 ""}
