// Seed: 501106826
module module_0;
  reg id_1;
  reg id_2;
  always
  fork
  join
  initial begin
    @(id_2 or posedge id_2);
    id_1 <= id_2;
  end
  always
    if (id_2) begin
      id_1 <= 1;
      id_2 = id_2;
      disable id_3;
      id_1 = 1'd0 == 1;
      id_1 <= id_1 - id_3;
      id_2 <= id_1;
      id_1 = 1'd0;
      $display(id_2, 1, 1);
      id_1 <= (id_2);
    end else {1, !id_2, id_2, 1} += 1;
  tri  id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wor id_3,
    output tri1 id_4
);
  wire id_6 = id_6;
  module_0();
endmodule
