// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module msm_arr_padd (
        ap_clk,
        ap_rst,
        p1_x,
        p1_y,
        p1_z,
        p2_x,
        p2_y,
        p2_z,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] p1_x;
input  [12:0] p1_y;
input  [12:0] p1_z;
input  [12:0] p2_x;
input  [12:0] p2_y;
input  [12:0] p2_z;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;
reg[12:0] ap_return_2;

reg   [12:0] p2_z_read_reg_3380;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_11001;
reg   [12:0] p2_z_read_reg_3380_pp0_iter1_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter2_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter3_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter4_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter5_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter6_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter7_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter8_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter9_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter10_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter11_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter12_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter13_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter14_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter15_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter16_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter17_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter18_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter19_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter20_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter21_reg;
reg   [12:0] p2_z_read_reg_3380_pp0_iter22_reg;
reg   [12:0] p2_y_read_reg_3388;
reg   [12:0] p2_y_read_reg_3388_pp0_iter1_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter2_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter3_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter4_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter5_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter6_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter7_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter8_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter9_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter10_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter11_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter12_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter13_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter14_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter15_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter16_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter17_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter18_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter19_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter20_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter21_reg;
reg   [12:0] p2_y_read_reg_3388_pp0_iter22_reg;
reg   [12:0] p2_x_read_reg_3394;
reg   [12:0] p2_x_read_reg_3394_pp0_iter1_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter2_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter3_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter4_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter5_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter6_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter7_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter8_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter9_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter10_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter11_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter12_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter13_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter14_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter15_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter16_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter17_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter18_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter19_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter20_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter21_reg;
reg   [12:0] p2_x_read_reg_3394_pp0_iter22_reg;
reg   [12:0] p1_z_read_reg_3400;
reg   [12:0] p1_z_read_reg_3400_pp0_iter1_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter2_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter3_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter4_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter5_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter6_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter7_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter8_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter9_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter10_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter11_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter12_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter13_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter14_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter15_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter16_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter17_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter18_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter19_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter20_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter21_reg;
reg   [12:0] p1_z_read_reg_3400_pp0_iter22_reg;
reg   [12:0] p1_y_read_reg_3409;
reg   [12:0] p1_y_read_reg_3409_pp0_iter1_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter2_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter3_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter4_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter5_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter6_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter7_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter8_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter9_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter10_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter11_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter12_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter13_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter14_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter15_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter16_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter17_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter18_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter19_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter20_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter21_reg;
reg   [12:0] p1_y_read_reg_3409_pp0_iter22_reg;
reg   [12:0] p1_x_read_reg_3416;
reg   [12:0] p1_x_read_reg_3416_pp0_iter1_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter2_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter3_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter4_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter5_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter6_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter7_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter8_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter9_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter10_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter11_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter12_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter13_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter14_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter15_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter16_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter17_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter18_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter19_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter20_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter21_reg;
reg   [12:0] p1_x_read_reg_3416_pp0_iter22_reg;
wire   [25:0] zext_ln1345_fu_112_p1;
reg   [25:0] zext_ln1345_reg_3423;
reg   [25:0] zext_ln1345_reg_3423_pp0_iter1_reg;
reg   [25:0] zext_ln1345_reg_3423_pp0_iter2_reg;
reg   [25:0] zext_ln1345_reg_3423_pp0_iter3_reg;
reg   [25:0] zext_ln1345_reg_3423_pp0_iter4_reg;
wire   [25:0] zext_ln1345_7_fu_116_p1;
reg   [25:0] zext_ln1345_7_reg_3430;
reg   [25:0] zext_ln1345_7_reg_3430_pp0_iter1_reg;
reg   [25:0] zext_ln1345_7_reg_3430_pp0_iter2_reg;
reg   [25:0] zext_ln1345_7_reg_3430_pp0_iter3_reg;
reg   [25:0] zext_ln1345_7_reg_3430_pp0_iter4_reg;
wire   [25:0] grp_fu_3240_p2;
reg   [25:0] ret_reg_3437;
wire   [13:0] t_fu_169_p2;
reg   [13:0] t_reg_3442;
wire   [12:0] trunc_ln1497_fu_175_p1;
reg   [12:0] trunc_ln1497_reg_3448;
wire   [25:0] grp_fu_3249_p2;
reg   [25:0] ret_16_reg_3453;
wire   [13:0] t_V_fu_228_p2;
reg   [13:0] t_V_reg_3458;
wire   [12:0] trunc_ln1497_66_fu_234_p1;
reg   [12:0] trunc_ln1497_66_reg_3464;
wire   [25:0] y_V_60_fu_288_p3;
reg   [25:0] y_V_60_reg_3469;
wire   [25:0] y_V_65_fu_346_p3;
reg   [25:0] y_V_65_reg_3476;
wire   [12:0] y_V_74_fu_387_p3;
reg   [12:0] y_V_74_reg_3483;
reg   [12:0] y_V_74_reg_3483_pp0_iter6_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter7_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter8_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter9_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter10_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter11_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter12_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter13_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter14_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter15_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter16_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter17_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter18_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter19_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter20_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter21_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter22_reg;
reg   [12:0] y_V_74_reg_3483_pp0_iter23_reg;
wire   [12:0] y_V_68_fu_428_p3;
reg   [12:0] y_V_68_reg_3489;
reg   [12:0] y_V_68_reg_3489_pp0_iter6_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter7_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter8_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter9_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter10_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter11_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter12_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter13_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter14_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter15_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter16_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter17_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter18_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter19_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter20_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter21_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter22_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter23_reg;
reg   [12:0] y_V_68_reg_3489_pp0_iter24_reg;
wire   [25:0] zext_ln1345_8_fu_439_p1;
wire   [25:0] zext_ln1345_9_fu_446_p1;
wire   [25:0] grp_fu_3258_p2;
reg   [25:0] ret_17_reg_3517;
wire   [13:0] t_V_6_fu_499_p2;
reg   [13:0] t_V_6_reg_3522;
wire   [12:0] trunc_ln1497_67_fu_505_p1;
reg   [12:0] trunc_ln1497_67_reg_3528;
wire   [25:0] grp_fu_3267_p2;
reg   [25:0] ret_18_reg_3533;
wire   [13:0] t_V_7_fu_558_p2;
reg   [13:0] t_V_7_reg_3538;
wire   [12:0] trunc_ln1497_68_fu_564_p1;
reg   [12:0] trunc_ln1497_68_reg_3544;
wire   [25:0] grp_fu_3276_p2;
reg   [25:0] ret_19_reg_3549;
wire   [13:0] t_V_8_fu_617_p2;
reg   [13:0] t_V_8_reg_3554;
wire   [12:0] trunc_ln1497_69_fu_623_p1;
reg   [12:0] trunc_ln1497_69_reg_3560;
wire   [25:0] grp_fu_3284_p2;
reg   [25:0] ret_21_reg_3565;
wire   [13:0] t_V_10_fu_676_p2;
reg   [13:0] t_V_10_reg_3570;
wire   [12:0] trunc_ln1497_71_fu_682_p1;
reg   [12:0] trunc_ln1497_71_reg_3576;
wire   [25:0] y_V_71_fu_736_p3;
reg   [25:0] y_V_71_reg_3581;
wire   [25:0] y_V_77_fu_794_p3;
reg   [25:0] y_V_77_reg_3588;
wire   [25:0] y_V_82_fu_852_p3;
reg   [25:0] y_V_82_reg_3595;
wire   [25:0] y_V_93_fu_910_p3;
reg   [25:0] y_V_93_reg_3602;
wire   [12:0] y_V_156_fu_951_p3;
reg   [12:0] y_V_156_reg_3609;
reg   [12:0] y_V_156_reg_3609_pp0_iter11_reg;
reg   [12:0] y_V_156_reg_3609_pp0_iter12_reg;
reg   [12:0] y_V_156_reg_3609_pp0_iter13_reg;
reg   [12:0] y_V_156_reg_3609_pp0_iter14_reg;
reg   [12:0] y_V_156_reg_3609_pp0_iter15_reg;
reg   [12:0] y_V_156_reg_3609_pp0_iter16_reg;
wire   [12:0] x_V_fu_992_p3;
reg   [12:0] x_V_reg_3617;
wire   [12:0] add_ln213_51_fu_1108_p2;
reg   [12:0] add_ln213_51_reg_3643;
wire   [12:0] H_V_fu_1113_p2;
reg   [12:0] H_V_reg_3649;
reg   [12:0] H_V_reg_3649_pp0_iter13_reg;
reg   [12:0] H_V_reg_3649_pp0_iter14_reg;
reg   [12:0] H_V_reg_3649_pp0_iter15_reg;
reg   [12:0] H_V_reg_3649_pp0_iter16_reg;
wire   [25:0] zext_ln1345_10_fu_1151_p1;
wire   [0:0] icmp_ln870_2_fu_1155_p2;
reg   [0:0] icmp_ln870_2_reg_3661;
reg   [0:0] icmp_ln870_2_reg_3661_pp0_iter13_reg;
reg   [0:0] icmp_ln870_2_reg_3661_pp0_iter14_reg;
reg   [0:0] icmp_ln870_2_reg_3661_pp0_iter15_reg;
reg   [0:0] icmp_ln870_2_reg_3661_pp0_iter16_reg;
wire   [25:0] grp_fu_3292_p2;
reg   [25:0] ret_20_reg_3666;
wire   [13:0] t_V_9_fu_1208_p2;
reg   [13:0] t_V_9_reg_3671;
wire   [12:0] trunc_ln1497_70_fu_1214_p1;
reg   [12:0] trunc_ln1497_70_reg_3677;
wire   [25:0] grp_fu_3301_p2;
reg   [25:0] ret_22_reg_3682;
wire   [13:0] t_V_11_fu_1267_p2;
reg   [13:0] t_V_11_reg_3687;
wire   [12:0] trunc_ln1497_72_fu_1273_p1;
reg   [12:0] trunc_ln1497_72_reg_3693;
wire   [25:0] y_V_88_fu_1327_p3;
reg   [25:0] y_V_88_reg_3698;
wire   [25:0] y_V_99_fu_1385_p3;
reg   [25:0] y_V_99_reg_3705;
wire   [12:0] y_V_157_fu_1426_p3;
reg   [12:0] y_V_157_reg_3712;
reg   [12:0] y_V_157_reg_3712_pp0_iter16_reg;
reg   [12:0] y_V_157_reg_3712_pp0_iter17_reg;
reg   [12:0] y_V_157_reg_3712_pp0_iter18_reg;
reg   [12:0] y_V_157_reg_3712_pp0_iter19_reg;
reg   [12:0] y_V_157_reg_3712_pp0_iter20_reg;
reg   [12:0] y_V_157_reg_3712_pp0_iter21_reg;
wire   [12:0] x_V_13_fu_1467_p3;
reg   [12:0] x_V_13_reg_3720;
wire   [25:0] grp_fu_3310_p2;
reg   [25:0] ret_24_reg_3726;
wire   [13:0] t_V_12_fu_1524_p2;
reg   [13:0] t_V_12_reg_3731;
wire   [12:0] trunc_ln1497_73_fu_1530_p1;
reg   [12:0] trunc_ln1497_73_reg_3737;
wire   [12:0] add_ln213_52_fu_1546_p2;
reg   [12:0] add_ln213_52_reg_3742;
wire   [25:0] y_V_107_fu_1601_p3;
reg   [25:0] y_V_107_reg_3748;
wire   [25:0] zext_ln1345_11_fu_1654_p1;
reg   [25:0] zext_ln1345_11_reg_3755;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter18_reg;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter19_reg;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter20_reg;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter21_reg;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter22_reg;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter23_reg;
reg   [25:0] zext_ln1345_11_reg_3755_pp0_iter24_reg;
wire   [25:0] zext_ln1345_12_fu_1657_p1;
wire   [25:0] zext_ln1345_14_fu_1698_p1;
reg   [25:0] zext_ln1345_14_reg_3772;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter18_reg;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter19_reg;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter20_reg;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter21_reg;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter22_reg;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter23_reg;
reg   [25:0] zext_ln1345_14_reg_3772_pp0_iter24_reg;
wire   [0:0] icmp_ln878_12_fu_1714_p2;
reg   [0:0] icmp_ln878_12_reg_3779;
wire   [0:0] icmp_ln870_fu_1720_p2;
reg   [0:0] icmp_ln870_reg_3784;
reg   [0:0] icmp_ln870_reg_3784_pp0_iter18_reg;
reg   [0:0] icmp_ln870_reg_3784_pp0_iter19_reg;
reg   [0:0] icmp_ln870_reg_3784_pp0_iter20_reg;
reg   [0:0] icmp_ln870_reg_3784_pp0_iter21_reg;
reg   [0:0] icmp_ln870_reg_3784_pp0_iter22_reg;
wire   [0:0] and_ln51_fu_1774_p2;
reg   [0:0] and_ln51_reg_3791;
reg   [0:0] and_ln51_reg_3791_pp0_iter18_reg;
reg   [0:0] and_ln51_reg_3791_pp0_iter19_reg;
reg   [0:0] and_ln51_reg_3791_pp0_iter20_reg;
reg   [0:0] and_ln51_reg_3791_pp0_iter21_reg;
reg   [0:0] and_ln51_reg_3791_pp0_iter22_reg;
wire   [0:0] or_ln51_1_fu_1780_p2;
reg   [0:0] or_ln51_1_reg_3798;
reg   [0:0] or_ln51_1_reg_3798_pp0_iter18_reg;
reg   [0:0] or_ln51_1_reg_3798_pp0_iter19_reg;
reg   [0:0] or_ln51_1_reg_3798_pp0_iter20_reg;
reg   [0:0] or_ln51_1_reg_3798_pp0_iter21_reg;
reg   [0:0] or_ln51_1_reg_3798_pp0_iter22_reg;
wire   [0:0] or_ln51_3_fu_1792_p2;
reg   [0:0] or_ln51_3_reg_3805;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter18_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter19_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter20_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter21_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter22_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter23_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter24_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter25_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter26_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter27_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter28_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter29_reg;
reg   [0:0] or_ln51_3_reg_3805_pp0_iter30_reg;
wire   [25:0] zext_ln1345_16_fu_1815_p1;
wire   [25:0] grp_fu_3319_p2;
reg   [25:0] ret_25_reg_3818;
wire   [13:0] t_V_13_fu_1868_p2;
reg   [13:0] t_V_13_reg_3823;
wire   [12:0] trunc_ln1497_74_fu_1874_p1;
reg   [12:0] trunc_ln1497_74_reg_3829;
wire   [25:0] grp_fu_3328_p2;
reg   [25:0] ret_27_reg_3834;
wire   [13:0] t_V_14_fu_1927_p2;
reg   [13:0] t_V_14_reg_3839;
wire   [12:0] trunc_ln1497_75_fu_1933_p1;
reg   [12:0] trunc_ln1497_75_reg_3845;
wire   [25:0] grp_fu_3337_p2;
reg   [25:0] ret_28_reg_3850;
wire   [13:0] t_V_15_fu_1986_p2;
reg   [13:0] t_V_15_reg_3855;
wire   [12:0] trunc_ln1497_76_fu_1992_p1;
reg   [12:0] trunc_ln1497_76_reg_3861;
wire   [25:0] y_V_113_fu_2046_p3;
reg   [25:0] y_V_113_reg_3866;
wire   [25:0] y_V_119_fu_2104_p3;
reg   [25:0] y_V_119_reg_3873;
wire   [25:0] y_V_124_fu_2162_p3;
reg   [25:0] y_V_124_reg_3880;
wire   [25:0] grp_fu_3346_p2;
reg   [25:0] ret_34_reg_3887;
wire   [13:0] t_V_18_fu_2219_p2;
reg   [13:0] t_V_18_reg_3892;
wire   [12:0] trunc_ln1497_79_fu_2225_p1;
reg   [12:0] trunc_ln1497_79_reg_3898;
wire   [12:0] y_V_159_fu_2262_p3;
reg   [12:0] y_V_159_reg_3903;
wire   [12:0] y_V_158_fu_2303_p3;
reg   [12:0] y_V_158_reg_3909;
reg   [12:0] y_V_158_reg_3909_pp0_iter23_reg;
reg   [12:0] y_V_158_reg_3909_pp0_iter24_reg;
wire   [12:0] x_V_20_fu_2344_p3;
reg   [12:0] x_V_20_reg_3917;
wire   [25:0] y_V_145_fu_2409_p3;
reg   [25:0] y_V_145_reg_3933;
wire   [0:0] icmp_ln878_10_fu_2436_p2;
reg   [0:0] icmp_ln878_10_reg_3940;
wire   [12:0] x_V_21_fu_2458_p2;
reg   [12:0] x_V_21_reg_3945;
wire   [12:0] x_V_25_fu_2497_p3;
reg   [12:0] x_V_25_reg_3951;
wire   [12:0] select_ln51_2_fu_2517_p3;
reg   [12:0] select_ln51_2_reg_3957;
wire   [12:0] select_ln51_6_fu_2536_p3;
reg   [12:0] select_ln51_6_reg_3962;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter24_reg;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter25_reg;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter26_reg;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter27_reg;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter28_reg;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter29_reg;
reg   [12:0] select_ln51_6_reg_3962_pp0_iter30_reg;
wire   [12:0] select_ln51_11_fu_2555_p3;
reg   [12:0] select_ln51_11_reg_3967;
reg   [12:0] select_ln51_11_reg_3967_pp0_iter24_reg;
reg   [12:0] select_ln51_11_reg_3967_pp0_iter25_reg;
reg   [12:0] select_ln51_11_reg_3967_pp0_iter26_reg;
reg   [12:0] select_ln51_11_reg_3967_pp0_iter27_reg;
reg   [12:0] select_ln51_11_reg_3967_pp0_iter28_reg;
reg   [12:0] select_ln51_11_reg_3967_pp0_iter29_reg;
wire   [12:0] y_V_160_fu_2598_p2;
reg   [12:0] y_V_160_reg_3972;
wire   [12:0] x_V_26_fu_2620_p2;
reg   [12:0] x_V_26_reg_3978;
wire   [12:0] select_ln51_3_fu_2626_p3;
reg   [12:0] select_ln51_3_reg_3984;
reg   [12:0] select_ln51_3_reg_3984_pp0_iter25_reg;
reg   [12:0] select_ln51_3_reg_3984_pp0_iter26_reg;
reg   [12:0] select_ln51_3_reg_3984_pp0_iter27_reg;
reg   [12:0] select_ln51_3_reg_3984_pp0_iter28_reg;
reg   [12:0] select_ln51_3_reg_3984_pp0_iter29_reg;
reg   [12:0] select_ln51_3_reg_3984_pp0_iter30_reg;
wire   [25:0] grp_fu_3355_p2;
reg   [25:0] ret_30_reg_3989;
wire   [13:0] t_V_16_fu_2703_p2;
reg   [13:0] t_V_16_reg_3994;
wire   [12:0] trunc_ln1497_77_fu_2709_p1;
reg   [12:0] trunc_ln1497_77_reg_4000;
wire   [25:0] y_V_133_fu_2793_p3;
reg   [25:0] y_V_133_reg_4015;
wire   [12:0] select_ln26_fu_2834_p3;
reg   [12:0] select_ln26_reg_4022;
reg   [12:0] select_ln26_reg_4022_pp0_iter28_reg;
reg   [12:0] select_ln26_reg_4022_pp0_iter29_reg;
wire   [25:0] grp_fu_3364_p2;
reg   [25:0] ret_32_reg_4028;
wire   [13:0] t_V_17_fu_2891_p2;
reg   [13:0] t_V_17_reg_4033;
wire   [12:0] trunc_ln1497_78_fu_2897_p1;
reg   [12:0] trunc_ln1497_78_reg_4039;
wire   [25:0] grp_fu_3372_p2;
reg   [25:0] ret_35_reg_4044;
wire   [13:0] t_V_19_fu_2950_p2;
reg   [13:0] t_V_19_reg_4049;
wire   [12:0] trunc_ln1497_80_fu_2956_p1;
reg   [12:0] trunc_ln1497_80_reg_4055;
wire   [25:0] y_V_139_fu_3010_p3;
reg   [25:0] y_V_139_reg_4060;
wire   [25:0] y_V_151_fu_3068_p3;
reg   [25:0] y_V_151_reg_4067;
wire   [12:0] y_V_142_fu_3102_p2;
reg   [12:0] y_V_142_reg_4074;
wire   [12:0] x_V_23_fu_3141_p3;
reg   [12:0] x_V_23_reg_4080;
wire   [12:0] select_ln51_12_fu_3190_p3;
reg   [12:0] select_ln51_12_reg_4086;
wire   [12:0] grp_pdouble_fu_102_ap_return_0;
wire   [12:0] grp_pdouble_fu_102_ap_return_1;
wire   [12:0] grp_pdouble_fu_102_ap_return_2;
reg    grp_pdouble_fu_102_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call7;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call7;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call7;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call7;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call7;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call7;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call7;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call7;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call7;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call7;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call7;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call7;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call7;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call7;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call7;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call7;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call7;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call7;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call7;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call7;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call7;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call7;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call7;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call7;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call7;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call7;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call7;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp39;
wire    ap_block_pp0_stage0;
wire   [12:0] trunc_ln_fu_120_p4;
wire   [8:0] trunc_ln1497_s_fu_133_p4;
wire   [4:0] trunc_ln1497_20_fu_146_p4;
wire   [9:0] zext_ln1497_28_fu_142_p1;
wire   [9:0] zext_ln1497_29_fu_155_p1;
wire   [9:0] add_ln208_fu_159_p2;
wire   [13:0] zext_ln208_fu_165_p1;
wire   [13:0] zext_ln1497_fu_129_p1;
wire   [12:0] trunc_ln1497_21_fu_179_p4;
wire   [8:0] trunc_ln1497_22_fu_192_p4;
wire   [4:0] trunc_ln1497_23_fu_205_p4;
wire   [9:0] zext_ln1497_32_fu_201_p1;
wire   [9:0] zext_ln1497_33_fu_214_p1;
wire   [9:0] add_ln208_15_fu_218_p2;
wire   [13:0] zext_ln208_7_fu_224_p1;
wire   [13:0] zext_ln1497_31_fu_188_p1;
wire   [22:0] r_14_fu_248_p3;
wire   [25:0] zext_ln21_fu_238_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_28_fu_259_p2;
wire   [25:0] zext_ln1497_30_fu_255_p1;
wire   [25:0] add_ln213_fu_264_p2;
wire   [25:0] r_fu_241_p3;
wire   [25:0] y_V_fu_270_p2;
wire   [0:0] icmp_ln882_fu_276_p2;
wire   [25:0] y_V_59_fu_282_p2;
wire   [22:0] r_16_fu_306_p3;
wire   [25:0] zext_ln21_7_fu_296_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_30_fu_317_p2;
wire   [25:0] zext_ln1497_34_fu_313_p1;
wire   [25:0] add_ln213_30_fu_322_p2;
wire   [25:0] r_15_fu_299_p3;
wire   [25:0] y_V_63_fu_328_p2;
wire   [0:0] icmp_ln882_23_fu_334_p2;
wire   [25:0] y_V_64_fu_340_p2;
wire   [0:0] icmp_ln882_21_fu_354_p2;
wire   [25:0] y_V_61_fu_359_p2;
wire   [25:0] y_V_62_fu_364_p3;
wire   [12:0] trunc_ln213_fu_377_p1;
wire   [0:0] icmp_ln882_22_fu_371_p2;
wire   [12:0] add_ln26_fu_381_p2;
wire   [0:0] icmp_ln882_24_fu_395_p2;
wire   [25:0] y_V_66_fu_400_p2;
wire   [25:0] y_V_67_fu_405_p3;
wire   [12:0] trunc_ln213_7_fu_418_p1;
wire   [0:0] icmp_ln882_25_fu_412_p2;
wire   [12:0] add_ln26_7_fu_422_p2;
wire   [12:0] trunc_ln1497_24_fu_450_p4;
wire   [8:0] trunc_ln1497_25_fu_463_p4;
wire   [4:0] trunc_ln1497_26_fu_476_p4;
wire   [9:0] zext_ln1497_36_fu_472_p1;
wire   [9:0] zext_ln1497_37_fu_485_p1;
wire   [9:0] add_ln208_17_fu_489_p2;
wire   [13:0] zext_ln208_8_fu_495_p1;
wire   [13:0] zext_ln1497_35_fu_459_p1;
wire   [12:0] trunc_ln1497_27_fu_509_p4;
wire   [8:0] trunc_ln1497_28_fu_522_p4;
wire   [4:0] trunc_ln1497_29_fu_535_p4;
wire   [9:0] zext_ln1497_40_fu_531_p1;
wire   [9:0] zext_ln1497_41_fu_544_p1;
wire   [9:0] add_ln208_19_fu_548_p2;
wire   [13:0] zext_ln208_9_fu_554_p1;
wire   [13:0] zext_ln1497_39_fu_518_p1;
wire   [12:0] trunc_ln1497_30_fu_568_p4;
wire   [8:0] trunc_ln1497_31_fu_581_p4;
wire   [4:0] trunc_ln1497_32_fu_594_p4;
wire   [9:0] zext_ln1497_44_fu_590_p1;
wire   [9:0] zext_ln1497_45_fu_603_p1;
wire   [9:0] add_ln208_21_fu_607_p2;
wire   [13:0] zext_ln208_10_fu_613_p1;
wire   [13:0] zext_ln1497_43_fu_577_p1;
wire   [12:0] trunc_ln1497_36_fu_627_p4;
wire   [8:0] trunc_ln1497_37_fu_640_p4;
wire   [4:0] trunc_ln1497_38_fu_653_p4;
wire   [9:0] zext_ln1497_52_fu_649_p1;
wire   [9:0] zext_ln1497_53_fu_662_p1;
wire   [9:0] add_ln208_25_fu_666_p2;
wire   [13:0] zext_ln208_12_fu_672_p1;
wire   [13:0] zext_ln1497_51_fu_636_p1;
wire   [22:0] r_18_fu_696_p3;
wire   [25:0] zext_ln21_8_fu_686_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_32_fu_707_p2;
wire   [25:0] zext_ln1497_38_fu_703_p1;
wire   [25:0] add_ln213_33_fu_712_p2;
wire   [25:0] r_17_fu_689_p3;
wire   [25:0] y_V_69_fu_718_p2;
wire   [0:0] icmp_ln882_26_fu_724_p2;
wire   [25:0] y_V_70_fu_730_p2;
wire   [22:0] r_20_fu_754_p3;
wire   [25:0] zext_ln21_9_fu_744_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_34_fu_765_p2;
wire   [25:0] zext_ln1497_42_fu_761_p1;
wire   [25:0] add_ln213_36_fu_770_p2;
wire   [25:0] r_19_fu_747_p3;
wire   [25:0] y_V_75_fu_776_p2;
wire   [0:0] icmp_ln882_29_fu_782_p2;
wire   [25:0] y_V_76_fu_788_p2;
wire   [22:0] r_22_fu_812_p3;
wire   [25:0] zext_ln21_10_fu_802_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_36_fu_823_p2;
wire   [25:0] zext_ln1497_46_fu_819_p1;
wire   [25:0] add_ln213_39_fu_828_p2;
wire   [25:0] r_21_fu_805_p3;
wire   [25:0] y_V_80_fu_834_p2;
wire   [0:0] icmp_ln882_32_fu_840_p2;
wire   [25:0] y_V_81_fu_846_p2;
wire   [22:0] r_26_fu_870_p3;
wire   [25:0] zext_ln21_12_fu_860_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_40_fu_881_p2;
wire   [25:0] zext_ln1497_54_fu_877_p1;
wire   [25:0] add_ln213_45_fu_886_p2;
wire   [25:0] r_25_fu_863_p3;
wire   [25:0] y_V_91_fu_892_p2;
wire   [0:0] icmp_ln882_38_fu_898_p2;
wire   [25:0] y_V_92_fu_904_p2;
wire   [0:0] icmp_ln882_27_fu_918_p2;
wire   [25:0] y_V_72_fu_923_p2;
wire   [25:0] y_V_73_fu_928_p3;
wire   [12:0] trunc_ln213_8_fu_941_p1;
wire   [0:0] icmp_ln882_28_fu_935_p2;
wire   [12:0] add_ln26_8_fu_945_p2;
wire   [0:0] icmp_ln882_30_fu_959_p2;
wire   [25:0] y_V_78_fu_964_p2;
wire   [25:0] y_V_79_fu_969_p3;
wire   [12:0] trunc_ln213_9_fu_982_p1;
wire   [0:0] icmp_ln882_31_fu_976_p2;
wire   [12:0] add_ln26_9_fu_986_p2;
wire   [0:0] icmp_ln882_33_fu_1000_p2;
wire   [25:0] y_V_83_fu_1005_p2;
wire   [25:0] y_V_84_fu_1010_p3;
wire   [12:0] trunc_ln213_10_fu_1023_p1;
wire   [0:0] icmp_ln882_34_fu_1017_p2;
wire   [12:0] add_ln26_10_fu_1027_p2;
wire   [12:0] y_V_154_fu_1033_p3;
wire   [0:0] icmp_ln882_39_fu_1048_p2;
wire   [25:0] y_V_94_fu_1053_p2;
wire   [25:0] y_V_95_fu_1058_p3;
wire   [12:0] trunc_ln213_12_fu_1071_p1;
wire   [0:0] icmp_ln882_40_fu_1065_p2;
wire   [12:0] add_ln26_12_fu_1075_p2;
wire   [12:0] y_V_155_fu_1081_p3;
wire   [0:0] icmp_ln886_fu_1096_p2;
wire   [12:0] select_ln213_fu_1100_p3;
wire   [13:0] ret_23_fu_1117_p3;
wire   [0:0] icmp_ln878_fu_1125_p2;
wire   [12:0] shl_ln213_fu_1131_p2;
wire   [12:0] select_ln213_15_fu_1137_p3;
wire   [12:0] x_V_15_fu_1145_p2;
wire   [12:0] trunc_ln1497_33_fu_1159_p4;
wire   [8:0] trunc_ln1497_34_fu_1172_p4;
wire   [4:0] trunc_ln1497_35_fu_1185_p4;
wire   [9:0] zext_ln1497_48_fu_1181_p1;
wire   [9:0] zext_ln1497_49_fu_1194_p1;
wire   [9:0] add_ln208_23_fu_1198_p2;
wire   [13:0] zext_ln208_11_fu_1204_p1;
wire   [13:0] zext_ln1497_47_fu_1168_p1;
wire   [12:0] trunc_ln1497_39_fu_1218_p4;
wire   [8:0] trunc_ln1497_40_fu_1231_p4;
wire   [4:0] trunc_ln1497_41_fu_1244_p4;
wire   [9:0] zext_ln1497_56_fu_1240_p1;
wire   [9:0] zext_ln1497_57_fu_1253_p1;
wire   [9:0] add_ln208_27_fu_1257_p2;
wire   [13:0] zext_ln208_13_fu_1263_p1;
wire   [13:0] zext_ln1497_55_fu_1227_p1;
wire   [22:0] r_24_fu_1287_p3;
wire   [25:0] zext_ln21_11_fu_1277_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_38_fu_1298_p2;
wire   [25:0] zext_ln1497_50_fu_1294_p1;
wire   [25:0] add_ln213_42_fu_1303_p2;
wire   [25:0] r_23_fu_1280_p3;
wire   [25:0] y_V_86_fu_1309_p2;
wire   [0:0] icmp_ln882_35_fu_1315_p2;
wire   [25:0] y_V_87_fu_1321_p2;
wire   [22:0] r_28_fu_1345_p3;
wire   [25:0] zext_ln21_13_fu_1335_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_42_fu_1356_p2;
wire   [25:0] zext_ln1497_58_fu_1352_p1;
wire   [25:0] add_ln213_48_fu_1361_p2;
wire   [25:0] r_27_fu_1338_p3;
wire   [25:0] y_V_97_fu_1367_p2;
wire   [0:0] icmp_ln882_41_fu_1373_p2;
wire   [25:0] y_V_98_fu_1379_p2;
wire   [0:0] icmp_ln882_36_fu_1393_p2;
wire   [25:0] y_V_89_fu_1398_p2;
wire   [25:0] y_V_90_fu_1403_p3;
wire   [12:0] trunc_ln213_11_fu_1416_p1;
wire   [0:0] icmp_ln882_37_fu_1410_p2;
wire   [12:0] add_ln26_11_fu_1420_p2;
wire   [0:0] icmp_ln882_42_fu_1434_p2;
wire   [25:0] y_V_100_fu_1439_p2;
wire   [25:0] y_V_101_fu_1444_p3;
wire   [12:0] trunc_ln213_13_fu_1457_p1;
wire   [0:0] icmp_ln882_43_fu_1451_p2;
wire   [12:0] add_ln26_13_fu_1461_p2;
wire   [12:0] trunc_ln1497_42_fu_1475_p4;
wire   [8:0] trunc_ln1497_43_fu_1488_p4;
wire   [4:0] trunc_ln1497_44_fu_1501_p4;
wire   [9:0] zext_ln1497_60_fu_1497_p1;
wire   [9:0] zext_ln1497_61_fu_1510_p1;
wire   [9:0] add_ln208_29_fu_1514_p2;
wire   [13:0] zext_ln208_14_fu_1520_p1;
wire   [13:0] zext_ln1497_59_fu_1484_p1;
wire   [0:0] icmp_ln886_5_fu_1534_p2;
wire   [12:0] select_ln213_14_fu_1538_p3;
wire   [22:0] r_30_fu_1561_p3;
wire   [25:0] zext_ln21_14_fu_1551_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_47_fu_1572_p2;
wire   [25:0] zext_ln1497_62_fu_1568_p1;
wire   [25:0] add_ln213_53_fu_1577_p2;
wire   [25:0] r_29_fu_1554_p3;
wire   [25:0] y_V_105_fu_1583_p2;
wire   [0:0] icmp_ln882_44_fu_1589_p2;
wire   [25:0] y_V_106_fu_1595_p2;
wire   [0:0] icmp_ln882_45_fu_1613_p2;
wire   [25:0] y_V_108_fu_1618_p2;
wire   [25:0] y_V_109_fu_1623_p3;
wire   [12:0] trunc_ln213_14_fu_1636_p1;
wire   [0:0] icmp_ln882_46_fu_1630_p2;
wire   [12:0] add_ln26_14_fu_1640_p2;
wire   [12:0] y_V_110_fu_1646_p3;
wire   [12:0] t3_V_fu_1609_p2;
wire   [13:0] ret_26_fu_1661_p3;
wire   [0:0] icmp_ln878_9_fu_1669_p2;
wire   [12:0] shl_ln213_7_fu_1675_p2;
wire   [12:0] select_ln213_16_fu_1681_p3;
wire   [12:0] x_V_18_fu_1689_p2;
wire   [13:0] zext_ln215_10_fu_1705_p1;
wire   [13:0] zext_ln215_9_fu_1702_p1;
wire   [13:0] ret_33_fu_1708_p2;
wire   [12:0] or_ln51_fu_1730_p2;
wire   [0:0] icmp_ln874_fu_1741_p2;
wire   [0:0] icmp_ln870_1_fu_1725_p2;
wire   [0:0] xor_ln870_fu_1750_p2;
wire   [0:0] or_ln870_fu_1762_p2;
wire   [0:0] icmp_ln51_fu_1735_p2;
wire   [0:0] xor_ln870_1_fu_1768_p2;
wire   [0:0] and_ln870_fu_1756_p2;
wire   [0:0] and_ln53_fu_1745_p2;
wire   [0:0] or_ln51_2_fu_1786_p2;
wire   [12:0] add_ln213_75_fu_1798_p2;
wire   [12:0] select_ln213_23_fu_1802_p3;
wire   [12:0] x_V_24_fu_1809_p2;
wire   [12:0] trunc_ln1497_45_fu_1819_p4;
wire   [8:0] trunc_ln1497_46_fu_1832_p4;
wire   [4:0] trunc_ln1497_47_fu_1845_p4;
wire   [9:0] zext_ln1497_64_fu_1841_p1;
wire   [9:0] zext_ln1497_65_fu_1854_p1;
wire   [9:0] add_ln208_31_fu_1858_p2;
wire   [13:0] zext_ln208_15_fu_1864_p1;
wire   [13:0] zext_ln1497_63_fu_1828_p1;
wire   [12:0] trunc_ln1497_48_fu_1878_p4;
wire   [8:0] trunc_ln1497_49_fu_1891_p4;
wire   [4:0] trunc_ln1497_50_fu_1904_p4;
wire   [9:0] zext_ln1497_68_fu_1900_p1;
wire   [9:0] zext_ln1497_69_fu_1913_p1;
wire   [9:0] add_ln208_33_fu_1917_p2;
wire   [13:0] zext_ln208_16_fu_1923_p1;
wire   [13:0] zext_ln1497_67_fu_1887_p1;
wire   [12:0] trunc_ln1497_51_fu_1937_p4;
wire   [8:0] trunc_ln1497_52_fu_1950_p4;
wire   [4:0] trunc_ln1497_53_fu_1963_p4;
wire   [9:0] zext_ln1497_72_fu_1959_p1;
wire   [9:0] zext_ln1497_73_fu_1972_p1;
wire   [9:0] add_ln208_35_fu_1976_p2;
wire   [13:0] zext_ln208_17_fu_1982_p1;
wire   [13:0] zext_ln1497_71_fu_1946_p1;
wire   [22:0] r_32_fu_2006_p3;
wire   [25:0] zext_ln21_15_fu_1996_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_49_fu_2017_p2;
wire   [25:0] zext_ln1497_66_fu_2013_p1;
wire   [25:0] add_ln213_56_fu_2022_p2;
wire   [25:0] r_31_fu_1999_p3;
wire   [25:0] y_V_111_fu_2028_p2;
wire   [0:0] icmp_ln882_47_fu_2034_p2;
wire   [25:0] y_V_112_fu_2040_p2;
wire   [22:0] r_34_fu_2064_p3;
wire   [25:0] zext_ln21_16_fu_2054_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_52_fu_2075_p2;
wire   [25:0] zext_ln1497_70_fu_2071_p1;
wire   [25:0] add_ln213_59_fu_2080_p2;
wire   [25:0] r_33_fu_2057_p3;
wire   [25:0] y_V_117_fu_2086_p2;
wire   [0:0] icmp_ln882_50_fu_2092_p2;
wire   [25:0] y_V_118_fu_2098_p2;
wire   [22:0] r_36_fu_2122_p3;
wire   [25:0] zext_ln21_17_fu_2112_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_54_fu_2133_p2;
wire   [25:0] zext_ln1497_74_fu_2129_p1;
wire   [25:0] add_ln213_62_fu_2138_p2;
wire   [25:0] r_35_fu_2115_p3;
wire   [25:0] y_V_122_fu_2144_p2;
wire   [0:0] icmp_ln882_53_fu_2150_p2;
wire   [25:0] y_V_123_fu_2156_p2;
wire   [12:0] trunc_ln1497_60_fu_2170_p4;
wire   [8:0] trunc_ln1497_61_fu_2183_p4;
wire   [4:0] trunc_ln1497_62_fu_2196_p4;
wire   [9:0] zext_ln1497_84_fu_2192_p1;
wire   [9:0] zext_ln1497_85_fu_2205_p1;
wire   [9:0] add_ln208_41_fu_2209_p2;
wire   [13:0] zext_ln208_20_fu_2215_p1;
wire   [13:0] zext_ln1497_83_fu_2179_p1;
wire   [0:0] icmp_ln882_48_fu_2229_p2;
wire   [25:0] y_V_114_fu_2234_p2;
wire   [25:0] y_V_115_fu_2239_p3;
wire   [12:0] trunc_ln213_15_fu_2252_p1;
wire   [0:0] icmp_ln882_49_fu_2246_p2;
wire   [12:0] add_ln26_15_fu_2256_p2;
wire   [0:0] icmp_ln882_51_fu_2270_p2;
wire   [25:0] y_V_120_fu_2275_p2;
wire   [25:0] y_V_121_fu_2280_p3;
wire   [12:0] trunc_ln213_16_fu_2293_p1;
wire   [0:0] icmp_ln882_52_fu_2287_p2;
wire   [12:0] add_ln26_16_fu_2297_p2;
wire   [0:0] icmp_ln882_54_fu_2311_p2;
wire   [25:0] y_V_125_fu_2316_p2;
wire   [25:0] y_V_126_fu_2321_p3;
wire   [12:0] trunc_ln213_17_fu_2334_p1;
wire   [0:0] icmp_ln882_55_fu_2328_p2;
wire   [12:0] add_ln26_17_fu_2338_p2;
wire   [22:0] r_42_fu_2369_p3;
wire   [25:0] zext_ln21_20_fu_2359_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_65_fu_2380_p2;
wire   [25:0] zext_ln1497_86_fu_2376_p1;
wire   [25:0] add_ln213_76_fu_2385_p2;
wire   [25:0] r_41_fu_2362_p3;
wire   [25:0] y_V_143_fu_2391_p2;
wire   [0:0] icmp_ln882_62_fu_2397_p2;
wire   [25:0] y_V_144_fu_2403_p2;
wire   [13:0] ret_29_fu_2429_p3;
wire   [0:0] icmp_ln886_6_fu_2442_p2;
wire   [12:0] select_ln213_18_fu_2446_p3;
wire   [12:0] sub_ln213_10_fu_2454_p2;
wire   [0:0] icmp_ln882_63_fu_2464_p2;
wire   [25:0] y_V_146_fu_2469_p2;
wire   [25:0] y_V_147_fu_2474_p3;
wire   [12:0] trunc_ln213_20_fu_2487_p1;
wire   [0:0] icmp_ln882_64_fu_2481_p2;
wire   [12:0] add_ln26_20_fu_2491_p2;
wire   [12:0] select_ln51_fu_2505_p3;
wire   [12:0] select_ln51_1_fu_2511_p3;
wire   [12:0] select_ln51_4_fu_2524_p3;
wire   [12:0] select_ln51_5_fu_2530_p3;
wire   [12:0] select_ln51_8_fu_2543_p3;
wire   [12:0] select_ln51_9_fu_2549_p3;
wire   [12:0] shl_ln213_8_fu_2562_p2;
wire   [12:0] select_ln213_17_fu_2567_p3;
wire   [12:0] y_V_129_fu_2574_p2;
wire   [0:0] icmp_ln886_7_fu_2580_p2;
wire   [12:0] select_ln213_19_fu_2585_p3;
wire   [12:0] sub_ln213_fu_2593_p2;
wire   [0:0] icmp_ln886_10_fu_2604_p2;
wire   [12:0] select_ln213_24_fu_2608_p3;
wire   [12:0] sub_ln213_13_fu_2616_p2;
wire   [0:0] icmp_ln886_8_fu_2632_p2;
wire   [12:0] sub_ln213_57_fu_2644_p2;
wire   [12:0] select_ln213_20_fu_2636_p3;
wire   [12:0] trunc_ln1497_54_fu_2654_p4;
wire   [8:0] trunc_ln1497_55_fu_2667_p4;
wire   [4:0] trunc_ln1497_56_fu_2680_p4;
wire   [9:0] zext_ln1497_76_fu_2676_p1;
wire   [9:0] zext_ln1497_77_fu_2689_p1;
wire   [9:0] add_ln208_37_fu_2693_p2;
wire   [13:0] zext_ln208_18_fu_2699_p1;
wire   [13:0] zext_ln1497_75_fu_2663_p1;
wire   [12:0] y_V_136_fu_2648_p2;
wire   [0:0] icmp_ln886_11_fu_2717_p2;
wire   [12:0] sub_ln213_67_fu_2729_p2;
wire   [12:0] select_ln213_25_fu_2721_p3;
wire   [12:0] x_V_27_fu_2733_p2;
wire   [22:0] r_38_fu_2753_p3;
wire   [25:0] zext_ln21_18_fu_2743_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_58_fu_2764_p2;
wire   [25:0] zext_ln1497_78_fu_2760_p1;
wire   [25:0] add_ln213_68_fu_2769_p2;
wire   [25:0] r_37_fu_2746_p3;
wire   [25:0] y_V_131_fu_2775_p2;
wire   [0:0] icmp_ln882_56_fu_2781_p2;
wire   [25:0] y_V_132_fu_2787_p2;
wire   [0:0] icmp_ln882_57_fu_2801_p2;
wire   [25:0] y_V_134_fu_2806_p2;
wire   [25:0] y_V_135_fu_2811_p3;
wire   [12:0] trunc_ln213_18_fu_2824_p1;
wire   [0:0] icmp_ln882_58_fu_2818_p2;
wire   [12:0] add_ln26_18_fu_2828_p2;
wire   [12:0] trunc_ln1497_57_fu_2842_p4;
wire   [8:0] trunc_ln1497_58_fu_2855_p4;
wire   [4:0] trunc_ln1497_59_fu_2868_p4;
wire   [9:0] zext_ln1497_80_fu_2864_p1;
wire   [9:0] zext_ln1497_81_fu_2877_p1;
wire   [9:0] add_ln208_39_fu_2881_p2;
wire   [13:0] zext_ln208_19_fu_2887_p1;
wire   [13:0] zext_ln1497_79_fu_2851_p1;
wire   [12:0] trunc_ln1497_63_fu_2901_p4;
wire   [8:0] trunc_ln1497_64_fu_2914_p4;
wire   [4:0] trunc_ln1497_65_fu_2927_p4;
wire   [9:0] zext_ln1497_88_fu_2923_p1;
wire   [9:0] zext_ln1497_89_fu_2936_p1;
wire   [9:0] add_ln208_43_fu_2940_p2;
wire   [13:0] zext_ln208_21_fu_2946_p1;
wire   [13:0] zext_ln1497_87_fu_2910_p1;
wire   [22:0] r_40_fu_2970_p3;
wire   [25:0] zext_ln21_19_fu_2960_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_61_fu_2981_p2;
wire   [25:0] zext_ln1497_82_fu_2977_p1;
wire   [25:0] add_ln213_71_fu_2986_p2;
wire   [25:0] r_39_fu_2963_p3;
wire   [25:0] y_V_137_fu_2992_p2;
wire   [0:0] icmp_ln882_59_fu_2998_p2;
wire   [25:0] y_V_138_fu_3004_p2;
wire   [22:0] r_44_fu_3028_p3;
wire   [25:0] zext_ln21_21_fu_3018_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_68_fu_3039_p2;
wire   [25:0] zext_ln1497_90_fu_3035_p1;
wire   [25:0] add_ln213_81_fu_3044_p2;
wire   [25:0] r_43_fu_3021_p3;
wire   [25:0] y_V_149_fu_3050_p2;
wire   [0:0] icmp_ln882_65_fu_3056_p2;
wire   [25:0] y_V_150_fu_3062_p2;
wire   [13:0] ret_31_fu_3076_p3;
wire   [0:0] icmp_ln878_11_fu_3083_p2;
wire   [12:0] shl_ln213_9_fu_3089_p2;
wire   [12:0] select_ln213_21_fu_3094_p3;
wire   [0:0] icmp_ln882_60_fu_3108_p2;
wire   [25:0] y_V_140_fu_3113_p2;
wire   [25:0] y_V_141_fu_3118_p3;
wire   [12:0] trunc_ln213_19_fu_3131_p1;
wire   [0:0] icmp_ln882_61_fu_3125_p2;
wire   [12:0] add_ln26_19_fu_3135_p2;
wire   [0:0] icmp_ln882_66_fu_3149_p2;
wire   [25:0] y_V_152_fu_3154_p2;
wire   [25:0] y_V_153_fu_3159_p3;
wire   [12:0] trunc_ln213_21_fu_3172_p1;
wire   [0:0] icmp_ln882_67_fu_3166_p2;
wire   [12:0] add_ln26_21_fu_3176_p2;
wire   [12:0] select_ln51_10_fu_3182_p3;
wire   [0:0] icmp_ln886_9_fu_3196_p2;
wire   [12:0] sub_ln213_63_fu_3208_p2;
wire   [12:0] select_ln213_22_fu_3200_p3;
wire   [12:0] b_V_fu_3212_p2;
wire   [12:0] select_ln51_7_fu_3218_p3;
wire   [12:0] grp_fu_3240_p0;
wire   [12:0] grp_fu_3240_p1;
wire   [12:0] grp_fu_3249_p0;
wire   [12:0] grp_fu_3249_p1;
wire   [12:0] grp_fu_3258_p0;
wire   [12:0] grp_fu_3258_p1;
wire   [12:0] grp_fu_3267_p0;
wire   [12:0] grp_fu_3267_p1;
wire   [12:0] grp_fu_3276_p0;
wire   [12:0] grp_fu_3276_p1;
wire   [12:0] grp_fu_3284_p0;
wire   [12:0] grp_fu_3284_p1;
wire   [12:0] grp_fu_3292_p0;
wire   [12:0] grp_fu_3292_p1;
wire   [12:0] grp_fu_3301_p0;
wire   [12:0] grp_fu_3301_p1;
wire   [12:0] grp_fu_3310_p0;
wire   [12:0] grp_fu_3310_p1;
wire   [12:0] grp_fu_3319_p0;
wire   [12:0] grp_fu_3319_p1;
wire   [12:0] grp_fu_3328_p0;
wire   [12:0] grp_fu_3328_p1;
wire   [12:0] grp_fu_3337_p0;
wire   [12:0] grp_fu_3337_p1;
wire   [12:0] grp_fu_3346_p0;
wire   [12:0] grp_fu_3346_p1;
wire   [12:0] grp_fu_3355_p0;
wire   [12:0] grp_fu_3355_p1;
wire   [12:0] grp_fu_3364_p0;
wire   [12:0] grp_fu_3364_p1;
wire   [12:0] grp_fu_3372_p0;
wire   [12:0] grp_fu_3372_p1;
reg    grp_fu_3240_ce;
reg    grp_fu_3249_ce;
reg    grp_fu_3258_ce;
reg    grp_fu_3267_ce;
reg    grp_fu_3276_ce;
reg    grp_fu_3284_ce;
reg    grp_fu_3292_ce;
reg    grp_fu_3301_ce;
reg    grp_fu_3310_ce;
reg    grp_fu_3319_ce;
reg    grp_fu_3328_ce;
reg    grp_fu_3337_ce;
reg    grp_fu_3346_ce;
reg    grp_fu_3355_ce;
reg    grp_fu_3364_ce;
reg    grp_fu_3372_ce;
reg    ap_ce_reg;
reg   [12:0] p1_x_int_reg;
reg   [12:0] p1_y_int_reg;
reg   [12:0] p1_z_int_reg;
reg   [12:0] p2_x_int_reg;
reg   [12:0] p2_y_int_reg;
reg   [12:0] p2_z_int_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
reg   [12:0] ap_return_2_int_reg;
wire   [25:0] grp_fu_3258_p10;
wire   [25:0] grp_fu_3267_p10;
wire   [25:0] grp_fu_3292_p00;
wire   [25:0] grp_fu_3292_p10;
wire   [25:0] grp_fu_3301_p00;
wire   [25:0] grp_fu_3301_p10;
wire   [25:0] grp_fu_3319_p10;
wire   [25:0] grp_fu_3328_p10;
wire   [25:0] grp_fu_3355_p00;
wire   [25:0] grp_fu_3355_p10;
wire   [25:0] grp_fu_3364_p00;
wire   [25:0] grp_fu_3372_p10;

msm_arr_pdouble grp_pdouble_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_x(p1_x_int_reg),
    .p_y(p1_y_int_reg),
    .p_z(p1_z_int_reg),
    .ap_return_0(grp_pdouble_fu_102_ap_return_0),
    .ap_return_1(grp_pdouble_fu_102_ap_return_1),
    .ap_return_2(grp_pdouble_fu_102_ap_return_2),
    .ap_ce(grp_pdouble_fu_102_ap_ce)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3240_p0),
    .din1(grp_fu_3240_p1),
    .ce(grp_fu_3240_ce),
    .dout(grp_fu_3240_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3249_p0),
    .din1(grp_fu_3249_p1),
    .ce(grp_fu_3249_ce),
    .dout(grp_fu_3249_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3258_p0),
    .din1(grp_fu_3258_p1),
    .ce(grp_fu_3258_ce),
    .dout(grp_fu_3258_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3267_p0),
    .din1(grp_fu_3267_p1),
    .ce(grp_fu_3267_ce),
    .dout(grp_fu_3267_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3276_p0),
    .din1(grp_fu_3276_p1),
    .ce(grp_fu_3276_ce),
    .dout(grp_fu_3276_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3284_p0),
    .din1(grp_fu_3284_p1),
    .ce(grp_fu_3284_ce),
    .dout(grp_fu_3284_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3292_p0),
    .din1(grp_fu_3292_p1),
    .ce(grp_fu_3292_ce),
    .dout(grp_fu_3292_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3301_p0),
    .din1(grp_fu_3301_p1),
    .ce(grp_fu_3301_ce),
    .dout(grp_fu_3301_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3310_p0),
    .din1(grp_fu_3310_p1),
    .ce(grp_fu_3310_ce),
    .dout(grp_fu_3310_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3319_p0),
    .din1(grp_fu_3319_p1),
    .ce(grp_fu_3319_ce),
    .dout(grp_fu_3319_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3328_p0),
    .din1(grp_fu_3328_p1),
    .ce(grp_fu_3328_ce),
    .dout(grp_fu_3328_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3337_p0),
    .din1(grp_fu_3337_p1),
    .ce(grp_fu_3337_ce),
    .dout(grp_fu_3337_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3346_p0),
    .din1(grp_fu_3346_p1),
    .ce(grp_fu_3346_ce),
    .dout(grp_fu_3346_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3355_p0),
    .din1(grp_fu_3355_p1),
    .ce(grp_fu_3355_ce),
    .dout(grp_fu_3355_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3364_p0),
    .din1(grp_fu_3364_p1),
    .ce(grp_fu_3364_ce),
    .dout(grp_fu_3364_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3372_p0),
    .din1(grp_fu_3372_p1),
    .ce(grp_fu_3372_ce),
    .dout(grp_fu_3372_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        H_V_reg_3649 <= H_V_fu_1113_p2;
        H_V_reg_3649_pp0_iter13_reg <= H_V_reg_3649;
        H_V_reg_3649_pp0_iter14_reg <= H_V_reg_3649_pp0_iter13_reg;
        H_V_reg_3649_pp0_iter15_reg <= H_V_reg_3649_pp0_iter14_reg;
        H_V_reg_3649_pp0_iter16_reg <= H_V_reg_3649_pp0_iter15_reg;
        add_ln213_51_reg_3643 <= add_ln213_51_fu_1108_p2;
        add_ln213_52_reg_3742 <= add_ln213_52_fu_1546_p2;
        and_ln51_reg_3791 <= and_ln51_fu_1774_p2;
        and_ln51_reg_3791_pp0_iter18_reg <= and_ln51_reg_3791;
        and_ln51_reg_3791_pp0_iter19_reg <= and_ln51_reg_3791_pp0_iter18_reg;
        and_ln51_reg_3791_pp0_iter20_reg <= and_ln51_reg_3791_pp0_iter19_reg;
        and_ln51_reg_3791_pp0_iter21_reg <= and_ln51_reg_3791_pp0_iter20_reg;
        and_ln51_reg_3791_pp0_iter22_reg <= and_ln51_reg_3791_pp0_iter21_reg;
        icmp_ln870_2_reg_3661 <= icmp_ln870_2_fu_1155_p2;
        icmp_ln870_2_reg_3661_pp0_iter13_reg <= icmp_ln870_2_reg_3661;
        icmp_ln870_2_reg_3661_pp0_iter14_reg <= icmp_ln870_2_reg_3661_pp0_iter13_reg;
        icmp_ln870_2_reg_3661_pp0_iter15_reg <= icmp_ln870_2_reg_3661_pp0_iter14_reg;
        icmp_ln870_2_reg_3661_pp0_iter16_reg <= icmp_ln870_2_reg_3661_pp0_iter15_reg;
        icmp_ln870_reg_3784 <= icmp_ln870_fu_1720_p2;
        icmp_ln870_reg_3784_pp0_iter18_reg <= icmp_ln870_reg_3784;
        icmp_ln870_reg_3784_pp0_iter19_reg <= icmp_ln870_reg_3784_pp0_iter18_reg;
        icmp_ln870_reg_3784_pp0_iter20_reg <= icmp_ln870_reg_3784_pp0_iter19_reg;
        icmp_ln870_reg_3784_pp0_iter21_reg <= icmp_ln870_reg_3784_pp0_iter20_reg;
        icmp_ln870_reg_3784_pp0_iter22_reg <= icmp_ln870_reg_3784_pp0_iter21_reg;
        icmp_ln878_10_reg_3940 <= icmp_ln878_10_fu_2436_p2;
        icmp_ln878_12_reg_3779 <= icmp_ln878_12_fu_1714_p2;
        or_ln51_1_reg_3798 <= or_ln51_1_fu_1780_p2;
        or_ln51_1_reg_3798_pp0_iter18_reg <= or_ln51_1_reg_3798;
        or_ln51_1_reg_3798_pp0_iter19_reg <= or_ln51_1_reg_3798_pp0_iter18_reg;
        or_ln51_1_reg_3798_pp0_iter20_reg <= or_ln51_1_reg_3798_pp0_iter19_reg;
        or_ln51_1_reg_3798_pp0_iter21_reg <= or_ln51_1_reg_3798_pp0_iter20_reg;
        or_ln51_1_reg_3798_pp0_iter22_reg <= or_ln51_1_reg_3798_pp0_iter21_reg;
        or_ln51_3_reg_3805 <= or_ln51_3_fu_1792_p2;
        or_ln51_3_reg_3805_pp0_iter18_reg <= or_ln51_3_reg_3805;
        or_ln51_3_reg_3805_pp0_iter19_reg <= or_ln51_3_reg_3805_pp0_iter18_reg;
        or_ln51_3_reg_3805_pp0_iter20_reg <= or_ln51_3_reg_3805_pp0_iter19_reg;
        or_ln51_3_reg_3805_pp0_iter21_reg <= or_ln51_3_reg_3805_pp0_iter20_reg;
        or_ln51_3_reg_3805_pp0_iter22_reg <= or_ln51_3_reg_3805_pp0_iter21_reg;
        or_ln51_3_reg_3805_pp0_iter23_reg <= or_ln51_3_reg_3805_pp0_iter22_reg;
        or_ln51_3_reg_3805_pp0_iter24_reg <= or_ln51_3_reg_3805_pp0_iter23_reg;
        or_ln51_3_reg_3805_pp0_iter25_reg <= or_ln51_3_reg_3805_pp0_iter24_reg;
        or_ln51_3_reg_3805_pp0_iter26_reg <= or_ln51_3_reg_3805_pp0_iter25_reg;
        or_ln51_3_reg_3805_pp0_iter27_reg <= or_ln51_3_reg_3805_pp0_iter26_reg;
        or_ln51_3_reg_3805_pp0_iter28_reg <= or_ln51_3_reg_3805_pp0_iter27_reg;
        or_ln51_3_reg_3805_pp0_iter29_reg <= or_ln51_3_reg_3805_pp0_iter28_reg;
        or_ln51_3_reg_3805_pp0_iter30_reg <= or_ln51_3_reg_3805_pp0_iter29_reg;
        p1_x_read_reg_3416 <= p1_x_int_reg;
        p1_x_read_reg_3416_pp0_iter10_reg <= p1_x_read_reg_3416_pp0_iter9_reg;
        p1_x_read_reg_3416_pp0_iter11_reg <= p1_x_read_reg_3416_pp0_iter10_reg;
        p1_x_read_reg_3416_pp0_iter12_reg <= p1_x_read_reg_3416_pp0_iter11_reg;
        p1_x_read_reg_3416_pp0_iter13_reg <= p1_x_read_reg_3416_pp0_iter12_reg;
        p1_x_read_reg_3416_pp0_iter14_reg <= p1_x_read_reg_3416_pp0_iter13_reg;
        p1_x_read_reg_3416_pp0_iter15_reg <= p1_x_read_reg_3416_pp0_iter14_reg;
        p1_x_read_reg_3416_pp0_iter16_reg <= p1_x_read_reg_3416_pp0_iter15_reg;
        p1_x_read_reg_3416_pp0_iter17_reg <= p1_x_read_reg_3416_pp0_iter16_reg;
        p1_x_read_reg_3416_pp0_iter18_reg <= p1_x_read_reg_3416_pp0_iter17_reg;
        p1_x_read_reg_3416_pp0_iter19_reg <= p1_x_read_reg_3416_pp0_iter18_reg;
        p1_x_read_reg_3416_pp0_iter1_reg <= p1_x_read_reg_3416;
        p1_x_read_reg_3416_pp0_iter20_reg <= p1_x_read_reg_3416_pp0_iter19_reg;
        p1_x_read_reg_3416_pp0_iter21_reg <= p1_x_read_reg_3416_pp0_iter20_reg;
        p1_x_read_reg_3416_pp0_iter22_reg <= p1_x_read_reg_3416_pp0_iter21_reg;
        p1_x_read_reg_3416_pp0_iter2_reg <= p1_x_read_reg_3416_pp0_iter1_reg;
        p1_x_read_reg_3416_pp0_iter3_reg <= p1_x_read_reg_3416_pp0_iter2_reg;
        p1_x_read_reg_3416_pp0_iter4_reg <= p1_x_read_reg_3416_pp0_iter3_reg;
        p1_x_read_reg_3416_pp0_iter5_reg <= p1_x_read_reg_3416_pp0_iter4_reg;
        p1_x_read_reg_3416_pp0_iter6_reg <= p1_x_read_reg_3416_pp0_iter5_reg;
        p1_x_read_reg_3416_pp0_iter7_reg <= p1_x_read_reg_3416_pp0_iter6_reg;
        p1_x_read_reg_3416_pp0_iter8_reg <= p1_x_read_reg_3416_pp0_iter7_reg;
        p1_x_read_reg_3416_pp0_iter9_reg <= p1_x_read_reg_3416_pp0_iter8_reg;
        p1_y_read_reg_3409 <= p1_y_int_reg;
        p1_y_read_reg_3409_pp0_iter10_reg <= p1_y_read_reg_3409_pp0_iter9_reg;
        p1_y_read_reg_3409_pp0_iter11_reg <= p1_y_read_reg_3409_pp0_iter10_reg;
        p1_y_read_reg_3409_pp0_iter12_reg <= p1_y_read_reg_3409_pp0_iter11_reg;
        p1_y_read_reg_3409_pp0_iter13_reg <= p1_y_read_reg_3409_pp0_iter12_reg;
        p1_y_read_reg_3409_pp0_iter14_reg <= p1_y_read_reg_3409_pp0_iter13_reg;
        p1_y_read_reg_3409_pp0_iter15_reg <= p1_y_read_reg_3409_pp0_iter14_reg;
        p1_y_read_reg_3409_pp0_iter16_reg <= p1_y_read_reg_3409_pp0_iter15_reg;
        p1_y_read_reg_3409_pp0_iter17_reg <= p1_y_read_reg_3409_pp0_iter16_reg;
        p1_y_read_reg_3409_pp0_iter18_reg <= p1_y_read_reg_3409_pp0_iter17_reg;
        p1_y_read_reg_3409_pp0_iter19_reg <= p1_y_read_reg_3409_pp0_iter18_reg;
        p1_y_read_reg_3409_pp0_iter1_reg <= p1_y_read_reg_3409;
        p1_y_read_reg_3409_pp0_iter20_reg <= p1_y_read_reg_3409_pp0_iter19_reg;
        p1_y_read_reg_3409_pp0_iter21_reg <= p1_y_read_reg_3409_pp0_iter20_reg;
        p1_y_read_reg_3409_pp0_iter22_reg <= p1_y_read_reg_3409_pp0_iter21_reg;
        p1_y_read_reg_3409_pp0_iter2_reg <= p1_y_read_reg_3409_pp0_iter1_reg;
        p1_y_read_reg_3409_pp0_iter3_reg <= p1_y_read_reg_3409_pp0_iter2_reg;
        p1_y_read_reg_3409_pp0_iter4_reg <= p1_y_read_reg_3409_pp0_iter3_reg;
        p1_y_read_reg_3409_pp0_iter5_reg <= p1_y_read_reg_3409_pp0_iter4_reg;
        p1_y_read_reg_3409_pp0_iter6_reg <= p1_y_read_reg_3409_pp0_iter5_reg;
        p1_y_read_reg_3409_pp0_iter7_reg <= p1_y_read_reg_3409_pp0_iter6_reg;
        p1_y_read_reg_3409_pp0_iter8_reg <= p1_y_read_reg_3409_pp0_iter7_reg;
        p1_y_read_reg_3409_pp0_iter9_reg <= p1_y_read_reg_3409_pp0_iter8_reg;
        p1_z_read_reg_3400 <= p1_z_int_reg;
        p1_z_read_reg_3400_pp0_iter10_reg <= p1_z_read_reg_3400_pp0_iter9_reg;
        p1_z_read_reg_3400_pp0_iter11_reg <= p1_z_read_reg_3400_pp0_iter10_reg;
        p1_z_read_reg_3400_pp0_iter12_reg <= p1_z_read_reg_3400_pp0_iter11_reg;
        p1_z_read_reg_3400_pp0_iter13_reg <= p1_z_read_reg_3400_pp0_iter12_reg;
        p1_z_read_reg_3400_pp0_iter14_reg <= p1_z_read_reg_3400_pp0_iter13_reg;
        p1_z_read_reg_3400_pp0_iter15_reg <= p1_z_read_reg_3400_pp0_iter14_reg;
        p1_z_read_reg_3400_pp0_iter16_reg <= p1_z_read_reg_3400_pp0_iter15_reg;
        p1_z_read_reg_3400_pp0_iter17_reg <= p1_z_read_reg_3400_pp0_iter16_reg;
        p1_z_read_reg_3400_pp0_iter18_reg <= p1_z_read_reg_3400_pp0_iter17_reg;
        p1_z_read_reg_3400_pp0_iter19_reg <= p1_z_read_reg_3400_pp0_iter18_reg;
        p1_z_read_reg_3400_pp0_iter1_reg <= p1_z_read_reg_3400;
        p1_z_read_reg_3400_pp0_iter20_reg <= p1_z_read_reg_3400_pp0_iter19_reg;
        p1_z_read_reg_3400_pp0_iter21_reg <= p1_z_read_reg_3400_pp0_iter20_reg;
        p1_z_read_reg_3400_pp0_iter22_reg <= p1_z_read_reg_3400_pp0_iter21_reg;
        p1_z_read_reg_3400_pp0_iter2_reg <= p1_z_read_reg_3400_pp0_iter1_reg;
        p1_z_read_reg_3400_pp0_iter3_reg <= p1_z_read_reg_3400_pp0_iter2_reg;
        p1_z_read_reg_3400_pp0_iter4_reg <= p1_z_read_reg_3400_pp0_iter3_reg;
        p1_z_read_reg_3400_pp0_iter5_reg <= p1_z_read_reg_3400_pp0_iter4_reg;
        p1_z_read_reg_3400_pp0_iter6_reg <= p1_z_read_reg_3400_pp0_iter5_reg;
        p1_z_read_reg_3400_pp0_iter7_reg <= p1_z_read_reg_3400_pp0_iter6_reg;
        p1_z_read_reg_3400_pp0_iter8_reg <= p1_z_read_reg_3400_pp0_iter7_reg;
        p1_z_read_reg_3400_pp0_iter9_reg <= p1_z_read_reg_3400_pp0_iter8_reg;
        p2_x_read_reg_3394 <= p2_x_int_reg;
        p2_x_read_reg_3394_pp0_iter10_reg <= p2_x_read_reg_3394_pp0_iter9_reg;
        p2_x_read_reg_3394_pp0_iter11_reg <= p2_x_read_reg_3394_pp0_iter10_reg;
        p2_x_read_reg_3394_pp0_iter12_reg <= p2_x_read_reg_3394_pp0_iter11_reg;
        p2_x_read_reg_3394_pp0_iter13_reg <= p2_x_read_reg_3394_pp0_iter12_reg;
        p2_x_read_reg_3394_pp0_iter14_reg <= p2_x_read_reg_3394_pp0_iter13_reg;
        p2_x_read_reg_3394_pp0_iter15_reg <= p2_x_read_reg_3394_pp0_iter14_reg;
        p2_x_read_reg_3394_pp0_iter16_reg <= p2_x_read_reg_3394_pp0_iter15_reg;
        p2_x_read_reg_3394_pp0_iter17_reg <= p2_x_read_reg_3394_pp0_iter16_reg;
        p2_x_read_reg_3394_pp0_iter18_reg <= p2_x_read_reg_3394_pp0_iter17_reg;
        p2_x_read_reg_3394_pp0_iter19_reg <= p2_x_read_reg_3394_pp0_iter18_reg;
        p2_x_read_reg_3394_pp0_iter1_reg <= p2_x_read_reg_3394;
        p2_x_read_reg_3394_pp0_iter20_reg <= p2_x_read_reg_3394_pp0_iter19_reg;
        p2_x_read_reg_3394_pp0_iter21_reg <= p2_x_read_reg_3394_pp0_iter20_reg;
        p2_x_read_reg_3394_pp0_iter22_reg <= p2_x_read_reg_3394_pp0_iter21_reg;
        p2_x_read_reg_3394_pp0_iter2_reg <= p2_x_read_reg_3394_pp0_iter1_reg;
        p2_x_read_reg_3394_pp0_iter3_reg <= p2_x_read_reg_3394_pp0_iter2_reg;
        p2_x_read_reg_3394_pp0_iter4_reg <= p2_x_read_reg_3394_pp0_iter3_reg;
        p2_x_read_reg_3394_pp0_iter5_reg <= p2_x_read_reg_3394_pp0_iter4_reg;
        p2_x_read_reg_3394_pp0_iter6_reg <= p2_x_read_reg_3394_pp0_iter5_reg;
        p2_x_read_reg_3394_pp0_iter7_reg <= p2_x_read_reg_3394_pp0_iter6_reg;
        p2_x_read_reg_3394_pp0_iter8_reg <= p2_x_read_reg_3394_pp0_iter7_reg;
        p2_x_read_reg_3394_pp0_iter9_reg <= p2_x_read_reg_3394_pp0_iter8_reg;
        p2_y_read_reg_3388 <= p2_y_int_reg;
        p2_y_read_reg_3388_pp0_iter10_reg <= p2_y_read_reg_3388_pp0_iter9_reg;
        p2_y_read_reg_3388_pp0_iter11_reg <= p2_y_read_reg_3388_pp0_iter10_reg;
        p2_y_read_reg_3388_pp0_iter12_reg <= p2_y_read_reg_3388_pp0_iter11_reg;
        p2_y_read_reg_3388_pp0_iter13_reg <= p2_y_read_reg_3388_pp0_iter12_reg;
        p2_y_read_reg_3388_pp0_iter14_reg <= p2_y_read_reg_3388_pp0_iter13_reg;
        p2_y_read_reg_3388_pp0_iter15_reg <= p2_y_read_reg_3388_pp0_iter14_reg;
        p2_y_read_reg_3388_pp0_iter16_reg <= p2_y_read_reg_3388_pp0_iter15_reg;
        p2_y_read_reg_3388_pp0_iter17_reg <= p2_y_read_reg_3388_pp0_iter16_reg;
        p2_y_read_reg_3388_pp0_iter18_reg <= p2_y_read_reg_3388_pp0_iter17_reg;
        p2_y_read_reg_3388_pp0_iter19_reg <= p2_y_read_reg_3388_pp0_iter18_reg;
        p2_y_read_reg_3388_pp0_iter1_reg <= p2_y_read_reg_3388;
        p2_y_read_reg_3388_pp0_iter20_reg <= p2_y_read_reg_3388_pp0_iter19_reg;
        p2_y_read_reg_3388_pp0_iter21_reg <= p2_y_read_reg_3388_pp0_iter20_reg;
        p2_y_read_reg_3388_pp0_iter22_reg <= p2_y_read_reg_3388_pp0_iter21_reg;
        p2_y_read_reg_3388_pp0_iter2_reg <= p2_y_read_reg_3388_pp0_iter1_reg;
        p2_y_read_reg_3388_pp0_iter3_reg <= p2_y_read_reg_3388_pp0_iter2_reg;
        p2_y_read_reg_3388_pp0_iter4_reg <= p2_y_read_reg_3388_pp0_iter3_reg;
        p2_y_read_reg_3388_pp0_iter5_reg <= p2_y_read_reg_3388_pp0_iter4_reg;
        p2_y_read_reg_3388_pp0_iter6_reg <= p2_y_read_reg_3388_pp0_iter5_reg;
        p2_y_read_reg_3388_pp0_iter7_reg <= p2_y_read_reg_3388_pp0_iter6_reg;
        p2_y_read_reg_3388_pp0_iter8_reg <= p2_y_read_reg_3388_pp0_iter7_reg;
        p2_y_read_reg_3388_pp0_iter9_reg <= p2_y_read_reg_3388_pp0_iter8_reg;
        p2_z_read_reg_3380 <= p2_z_int_reg;
        p2_z_read_reg_3380_pp0_iter10_reg <= p2_z_read_reg_3380_pp0_iter9_reg;
        p2_z_read_reg_3380_pp0_iter11_reg <= p2_z_read_reg_3380_pp0_iter10_reg;
        p2_z_read_reg_3380_pp0_iter12_reg <= p2_z_read_reg_3380_pp0_iter11_reg;
        p2_z_read_reg_3380_pp0_iter13_reg <= p2_z_read_reg_3380_pp0_iter12_reg;
        p2_z_read_reg_3380_pp0_iter14_reg <= p2_z_read_reg_3380_pp0_iter13_reg;
        p2_z_read_reg_3380_pp0_iter15_reg <= p2_z_read_reg_3380_pp0_iter14_reg;
        p2_z_read_reg_3380_pp0_iter16_reg <= p2_z_read_reg_3380_pp0_iter15_reg;
        p2_z_read_reg_3380_pp0_iter17_reg <= p2_z_read_reg_3380_pp0_iter16_reg;
        p2_z_read_reg_3380_pp0_iter18_reg <= p2_z_read_reg_3380_pp0_iter17_reg;
        p2_z_read_reg_3380_pp0_iter19_reg <= p2_z_read_reg_3380_pp0_iter18_reg;
        p2_z_read_reg_3380_pp0_iter1_reg <= p2_z_read_reg_3380;
        p2_z_read_reg_3380_pp0_iter20_reg <= p2_z_read_reg_3380_pp0_iter19_reg;
        p2_z_read_reg_3380_pp0_iter21_reg <= p2_z_read_reg_3380_pp0_iter20_reg;
        p2_z_read_reg_3380_pp0_iter22_reg <= p2_z_read_reg_3380_pp0_iter21_reg;
        p2_z_read_reg_3380_pp0_iter2_reg <= p2_z_read_reg_3380_pp0_iter1_reg;
        p2_z_read_reg_3380_pp0_iter3_reg <= p2_z_read_reg_3380_pp0_iter2_reg;
        p2_z_read_reg_3380_pp0_iter4_reg <= p2_z_read_reg_3380_pp0_iter3_reg;
        p2_z_read_reg_3380_pp0_iter5_reg <= p2_z_read_reg_3380_pp0_iter4_reg;
        p2_z_read_reg_3380_pp0_iter6_reg <= p2_z_read_reg_3380_pp0_iter5_reg;
        p2_z_read_reg_3380_pp0_iter7_reg <= p2_z_read_reg_3380_pp0_iter6_reg;
        p2_z_read_reg_3380_pp0_iter8_reg <= p2_z_read_reg_3380_pp0_iter7_reg;
        p2_z_read_reg_3380_pp0_iter9_reg <= p2_z_read_reg_3380_pp0_iter8_reg;
        ret_16_reg_3453 <= grp_fu_3249_p2;
        ret_17_reg_3517 <= grp_fu_3258_p2;
        ret_18_reg_3533 <= grp_fu_3267_p2;
        ret_19_reg_3549 <= grp_fu_3276_p2;
        ret_20_reg_3666 <= grp_fu_3292_p2;
        ret_21_reg_3565 <= grp_fu_3284_p2;
        ret_22_reg_3682 <= grp_fu_3301_p2;
        ret_24_reg_3726 <= grp_fu_3310_p2;
        ret_25_reg_3818 <= grp_fu_3319_p2;
        ret_27_reg_3834 <= grp_fu_3328_p2;
        ret_28_reg_3850 <= grp_fu_3337_p2;
        ret_reg_3437 <= grp_fu_3240_p2;
        select_ln26_reg_4022_pp0_iter28_reg <= select_ln26_reg_4022;
        select_ln26_reg_4022_pp0_iter29_reg <= select_ln26_reg_4022_pp0_iter28_reg;
        select_ln51_11_reg_3967_pp0_iter24_reg <= select_ln51_11_reg_3967;
        select_ln51_11_reg_3967_pp0_iter25_reg <= select_ln51_11_reg_3967_pp0_iter24_reg;
        select_ln51_11_reg_3967_pp0_iter26_reg <= select_ln51_11_reg_3967_pp0_iter25_reg;
        select_ln51_11_reg_3967_pp0_iter27_reg <= select_ln51_11_reg_3967_pp0_iter26_reg;
        select_ln51_11_reg_3967_pp0_iter28_reg <= select_ln51_11_reg_3967_pp0_iter27_reg;
        select_ln51_11_reg_3967_pp0_iter29_reg <= select_ln51_11_reg_3967_pp0_iter28_reg;
        select_ln51_12_reg_4086 <= select_ln51_12_fu_3190_p3;
        select_ln51_3_reg_3984 <= select_ln51_3_fu_2626_p3;
        select_ln51_3_reg_3984_pp0_iter25_reg <= select_ln51_3_reg_3984;
        select_ln51_3_reg_3984_pp0_iter26_reg <= select_ln51_3_reg_3984_pp0_iter25_reg;
        select_ln51_3_reg_3984_pp0_iter27_reg <= select_ln51_3_reg_3984_pp0_iter26_reg;
        select_ln51_3_reg_3984_pp0_iter28_reg <= select_ln51_3_reg_3984_pp0_iter27_reg;
        select_ln51_3_reg_3984_pp0_iter29_reg <= select_ln51_3_reg_3984_pp0_iter28_reg;
        select_ln51_3_reg_3984_pp0_iter30_reg <= select_ln51_3_reg_3984_pp0_iter29_reg;
        select_ln51_6_reg_3962_pp0_iter24_reg <= select_ln51_6_reg_3962;
        select_ln51_6_reg_3962_pp0_iter25_reg <= select_ln51_6_reg_3962_pp0_iter24_reg;
        select_ln51_6_reg_3962_pp0_iter26_reg <= select_ln51_6_reg_3962_pp0_iter25_reg;
        select_ln51_6_reg_3962_pp0_iter27_reg <= select_ln51_6_reg_3962_pp0_iter26_reg;
        select_ln51_6_reg_3962_pp0_iter28_reg <= select_ln51_6_reg_3962_pp0_iter27_reg;
        select_ln51_6_reg_3962_pp0_iter29_reg <= select_ln51_6_reg_3962_pp0_iter28_reg;
        select_ln51_6_reg_3962_pp0_iter30_reg <= select_ln51_6_reg_3962_pp0_iter29_reg;
        t_V_10_reg_3570 <= t_V_10_fu_676_p2;
        t_V_11_reg_3687 <= t_V_11_fu_1267_p2;
        t_V_12_reg_3731 <= t_V_12_fu_1524_p2;
        t_V_13_reg_3823 <= t_V_13_fu_1868_p2;
        t_V_14_reg_3839 <= t_V_14_fu_1927_p2;
        t_V_15_reg_3855 <= t_V_15_fu_1986_p2;
        t_V_6_reg_3522 <= t_V_6_fu_499_p2;
        t_V_7_reg_3538 <= t_V_7_fu_558_p2;
        t_V_8_reg_3554 <= t_V_8_fu_617_p2;
        t_V_9_reg_3671 <= t_V_9_fu_1208_p2;
        t_V_reg_3458 <= t_V_fu_228_p2;
        t_reg_3442 <= t_fu_169_p2;
        trunc_ln1497_66_reg_3464 <= trunc_ln1497_66_fu_234_p1;
        trunc_ln1497_67_reg_3528 <= trunc_ln1497_67_fu_505_p1;
        trunc_ln1497_68_reg_3544 <= trunc_ln1497_68_fu_564_p1;
        trunc_ln1497_69_reg_3560 <= trunc_ln1497_69_fu_623_p1;
        trunc_ln1497_70_reg_3677 <= trunc_ln1497_70_fu_1214_p1;
        trunc_ln1497_71_reg_3576 <= trunc_ln1497_71_fu_682_p1;
        trunc_ln1497_72_reg_3693 <= trunc_ln1497_72_fu_1273_p1;
        trunc_ln1497_73_reg_3737 <= trunc_ln1497_73_fu_1530_p1;
        trunc_ln1497_74_reg_3829 <= trunc_ln1497_74_fu_1874_p1;
        trunc_ln1497_75_reg_3845 <= trunc_ln1497_75_fu_1933_p1;
        trunc_ln1497_76_reg_3861 <= trunc_ln1497_76_fu_1992_p1;
        trunc_ln1497_reg_3448 <= trunc_ln1497_fu_175_p1;
        x_V_13_reg_3720 <= x_V_13_fu_1467_p3;
        x_V_20_reg_3917 <= x_V_20_fu_2344_p3;
        x_V_21_reg_3945 <= x_V_21_fu_2458_p2;
        x_V_reg_3617 <= x_V_fu_992_p3;
        y_V_107_reg_3748 <= y_V_107_fu_1601_p3;
        y_V_113_reg_3866 <= y_V_113_fu_2046_p3;
        y_V_119_reg_3873 <= y_V_119_fu_2104_p3;
        y_V_124_reg_3880 <= y_V_124_fu_2162_p3;
        y_V_156_reg_3609 <= y_V_156_fu_951_p3;
        y_V_156_reg_3609_pp0_iter11_reg <= y_V_156_reg_3609;
        y_V_156_reg_3609_pp0_iter12_reg <= y_V_156_reg_3609_pp0_iter11_reg;
        y_V_156_reg_3609_pp0_iter13_reg <= y_V_156_reg_3609_pp0_iter12_reg;
        y_V_156_reg_3609_pp0_iter14_reg <= y_V_156_reg_3609_pp0_iter13_reg;
        y_V_156_reg_3609_pp0_iter15_reg <= y_V_156_reg_3609_pp0_iter14_reg;
        y_V_156_reg_3609_pp0_iter16_reg <= y_V_156_reg_3609_pp0_iter15_reg;
        y_V_157_reg_3712 <= y_V_157_fu_1426_p3;
        y_V_157_reg_3712_pp0_iter16_reg <= y_V_157_reg_3712;
        y_V_157_reg_3712_pp0_iter17_reg <= y_V_157_reg_3712_pp0_iter16_reg;
        y_V_157_reg_3712_pp0_iter18_reg <= y_V_157_reg_3712_pp0_iter17_reg;
        y_V_157_reg_3712_pp0_iter19_reg <= y_V_157_reg_3712_pp0_iter18_reg;
        y_V_157_reg_3712_pp0_iter20_reg <= y_V_157_reg_3712_pp0_iter19_reg;
        y_V_157_reg_3712_pp0_iter21_reg <= y_V_157_reg_3712_pp0_iter20_reg;
        y_V_158_reg_3909 <= y_V_158_fu_2303_p3;
        y_V_158_reg_3909_pp0_iter23_reg <= y_V_158_reg_3909;
        y_V_158_reg_3909_pp0_iter24_reg <= y_V_158_reg_3909_pp0_iter23_reg;
        y_V_159_reg_3903 <= y_V_159_fu_2262_p3;
        y_V_160_reg_3972 <= y_V_160_fu_2598_p2;
        y_V_60_reg_3469 <= y_V_60_fu_288_p3;
        y_V_65_reg_3476 <= y_V_65_fu_346_p3;
        y_V_68_reg_3489 <= y_V_68_fu_428_p3;
        y_V_68_reg_3489_pp0_iter10_reg <= y_V_68_reg_3489_pp0_iter9_reg;
        y_V_68_reg_3489_pp0_iter11_reg <= y_V_68_reg_3489_pp0_iter10_reg;
        y_V_68_reg_3489_pp0_iter12_reg <= y_V_68_reg_3489_pp0_iter11_reg;
        y_V_68_reg_3489_pp0_iter13_reg <= y_V_68_reg_3489_pp0_iter12_reg;
        y_V_68_reg_3489_pp0_iter14_reg <= y_V_68_reg_3489_pp0_iter13_reg;
        y_V_68_reg_3489_pp0_iter15_reg <= y_V_68_reg_3489_pp0_iter14_reg;
        y_V_68_reg_3489_pp0_iter16_reg <= y_V_68_reg_3489_pp0_iter15_reg;
        y_V_68_reg_3489_pp0_iter17_reg <= y_V_68_reg_3489_pp0_iter16_reg;
        y_V_68_reg_3489_pp0_iter18_reg <= y_V_68_reg_3489_pp0_iter17_reg;
        y_V_68_reg_3489_pp0_iter19_reg <= y_V_68_reg_3489_pp0_iter18_reg;
        y_V_68_reg_3489_pp0_iter20_reg <= y_V_68_reg_3489_pp0_iter19_reg;
        y_V_68_reg_3489_pp0_iter21_reg <= y_V_68_reg_3489_pp0_iter20_reg;
        y_V_68_reg_3489_pp0_iter22_reg <= y_V_68_reg_3489_pp0_iter21_reg;
        y_V_68_reg_3489_pp0_iter23_reg <= y_V_68_reg_3489_pp0_iter22_reg;
        y_V_68_reg_3489_pp0_iter24_reg <= y_V_68_reg_3489_pp0_iter23_reg;
        y_V_68_reg_3489_pp0_iter6_reg <= y_V_68_reg_3489;
        y_V_68_reg_3489_pp0_iter7_reg <= y_V_68_reg_3489_pp0_iter6_reg;
        y_V_68_reg_3489_pp0_iter8_reg <= y_V_68_reg_3489_pp0_iter7_reg;
        y_V_68_reg_3489_pp0_iter9_reg <= y_V_68_reg_3489_pp0_iter8_reg;
        y_V_71_reg_3581 <= y_V_71_fu_736_p3;
        y_V_74_reg_3483 <= y_V_74_fu_387_p3;
        y_V_74_reg_3483_pp0_iter10_reg <= y_V_74_reg_3483_pp0_iter9_reg;
        y_V_74_reg_3483_pp0_iter11_reg <= y_V_74_reg_3483_pp0_iter10_reg;
        y_V_74_reg_3483_pp0_iter12_reg <= y_V_74_reg_3483_pp0_iter11_reg;
        y_V_74_reg_3483_pp0_iter13_reg <= y_V_74_reg_3483_pp0_iter12_reg;
        y_V_74_reg_3483_pp0_iter14_reg <= y_V_74_reg_3483_pp0_iter13_reg;
        y_V_74_reg_3483_pp0_iter15_reg <= y_V_74_reg_3483_pp0_iter14_reg;
        y_V_74_reg_3483_pp0_iter16_reg <= y_V_74_reg_3483_pp0_iter15_reg;
        y_V_74_reg_3483_pp0_iter17_reg <= y_V_74_reg_3483_pp0_iter16_reg;
        y_V_74_reg_3483_pp0_iter18_reg <= y_V_74_reg_3483_pp0_iter17_reg;
        y_V_74_reg_3483_pp0_iter19_reg <= y_V_74_reg_3483_pp0_iter18_reg;
        y_V_74_reg_3483_pp0_iter20_reg <= y_V_74_reg_3483_pp0_iter19_reg;
        y_V_74_reg_3483_pp0_iter21_reg <= y_V_74_reg_3483_pp0_iter20_reg;
        y_V_74_reg_3483_pp0_iter22_reg <= y_V_74_reg_3483_pp0_iter21_reg;
        y_V_74_reg_3483_pp0_iter23_reg <= y_V_74_reg_3483_pp0_iter22_reg;
        y_V_74_reg_3483_pp0_iter6_reg <= y_V_74_reg_3483;
        y_V_74_reg_3483_pp0_iter7_reg <= y_V_74_reg_3483_pp0_iter6_reg;
        y_V_74_reg_3483_pp0_iter8_reg <= y_V_74_reg_3483_pp0_iter7_reg;
        y_V_74_reg_3483_pp0_iter9_reg <= y_V_74_reg_3483_pp0_iter8_reg;
        y_V_77_reg_3588 <= y_V_77_fu_794_p3;
        y_V_82_reg_3595 <= y_V_82_fu_852_p3;
        y_V_88_reg_3698 <= y_V_88_fu_1327_p3;
        y_V_93_reg_3602 <= y_V_93_fu_910_p3;
        y_V_99_reg_3705 <= y_V_99_fu_1385_p3;
        zext_ln1345_11_reg_3755[12 : 0] <= zext_ln1345_11_fu_1654_p1[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter18_reg[12 : 0] <= zext_ln1345_11_reg_3755[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter19_reg[12 : 0] <= zext_ln1345_11_reg_3755_pp0_iter18_reg[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter20_reg[12 : 0] <= zext_ln1345_11_reg_3755_pp0_iter19_reg[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter21_reg[12 : 0] <= zext_ln1345_11_reg_3755_pp0_iter20_reg[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter22_reg[12 : 0] <= zext_ln1345_11_reg_3755_pp0_iter21_reg[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter23_reg[12 : 0] <= zext_ln1345_11_reg_3755_pp0_iter22_reg[12 : 0];
        zext_ln1345_11_reg_3755_pp0_iter24_reg[12 : 0] <= zext_ln1345_11_reg_3755_pp0_iter23_reg[12 : 0];
        zext_ln1345_14_reg_3772[12 : 0] <= zext_ln1345_14_fu_1698_p1[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter18_reg[12 : 0] <= zext_ln1345_14_reg_3772[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter19_reg[12 : 0] <= zext_ln1345_14_reg_3772_pp0_iter18_reg[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter20_reg[12 : 0] <= zext_ln1345_14_reg_3772_pp0_iter19_reg[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter21_reg[12 : 0] <= zext_ln1345_14_reg_3772_pp0_iter20_reg[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter22_reg[12 : 0] <= zext_ln1345_14_reg_3772_pp0_iter21_reg[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter23_reg[12 : 0] <= zext_ln1345_14_reg_3772_pp0_iter22_reg[12 : 0];
        zext_ln1345_14_reg_3772_pp0_iter24_reg[12 : 0] <= zext_ln1345_14_reg_3772_pp0_iter23_reg[12 : 0];
        zext_ln1345_7_reg_3430[12 : 0] <= zext_ln1345_7_fu_116_p1[12 : 0];
        zext_ln1345_7_reg_3430_pp0_iter1_reg[12 : 0] <= zext_ln1345_7_reg_3430[12 : 0];
        zext_ln1345_7_reg_3430_pp0_iter2_reg[12 : 0] <= zext_ln1345_7_reg_3430_pp0_iter1_reg[12 : 0];
        zext_ln1345_7_reg_3430_pp0_iter3_reg[12 : 0] <= zext_ln1345_7_reg_3430_pp0_iter2_reg[12 : 0];
        zext_ln1345_7_reg_3430_pp0_iter4_reg[12 : 0] <= zext_ln1345_7_reg_3430_pp0_iter3_reg[12 : 0];
        zext_ln1345_reg_3423[12 : 0] <= zext_ln1345_fu_112_p1[12 : 0];
        zext_ln1345_reg_3423_pp0_iter1_reg[12 : 0] <= zext_ln1345_reg_3423[12 : 0];
        zext_ln1345_reg_3423_pp0_iter2_reg[12 : 0] <= zext_ln1345_reg_3423_pp0_iter1_reg[12 : 0];
        zext_ln1345_reg_3423_pp0_iter3_reg[12 : 0] <= zext_ln1345_reg_3423_pp0_iter2_reg[12 : 0];
        zext_ln1345_reg_3423_pp0_iter4_reg[12 : 0] <= zext_ln1345_reg_3423_pp0_iter3_reg[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln51_3_reg_3984_pp0_iter30_reg;
        ap_return_1_int_reg <= select_ln51_7_fu_3218_p3;
        ap_return_2_int_reg <= select_ln51_12_reg_4086;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p1_x_int_reg <= p1_x;
        p1_y_int_reg <= p1_y;
        p1_z_int_reg <= p1_z;
        p2_x_int_reg <= p2_x;
        p2_y_int_reg <= p2_y;
        p2_z_int_reg <= p2_z;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter24_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        ret_30_reg_3989 <= grp_fu_3355_p2;
        t_V_16_reg_3994 <= t_V_16_fu_2703_p2;
        trunc_ln1497_77_reg_4000 <= trunc_ln1497_77_fu_2709_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter27_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        ret_32_reg_4028 <= grp_fu_3364_p2;
        ret_35_reg_4044 <= grp_fu_3372_p2;
        t_V_17_reg_4033 <= t_V_17_fu_2891_p2;
        t_V_19_reg_4049 <= t_V_19_fu_2950_p2;
        trunc_ln1497_78_reg_4039 <= trunc_ln1497_78_fu_2897_p1;
        trunc_ln1497_80_reg_4055 <= trunc_ln1497_80_fu_2956_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter20_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        ret_34_reg_3887 <= grp_fu_3346_p2;
        t_V_18_reg_3892 <= t_V_18_fu_2219_p2;
        trunc_ln1497_79_reg_3898 <= trunc_ln1497_79_fu_2225_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter26_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        select_ln26_reg_4022 <= select_ln26_fu_2834_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter22_reg == 1'd1) & (1'b1 == ap_ce_reg))) begin
        select_ln51_11_reg_3967 <= select_ln51_11_fu_2555_p3;
        select_ln51_2_reg_3957 <= select_ln51_2_fu_2517_p3;
        select_ln51_6_reg_3962 <= select_ln51_6_fu_2536_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter29_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        x_V_23_reg_4080 <= x_V_23_fu_3141_p3;
        y_V_142_reg_4074 <= y_V_142_fu_3102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter22_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        x_V_25_reg_3951 <= x_V_25_fu_2497_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter23_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        x_V_26_reg_3978 <= x_V_26_fu_2620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter25_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        y_V_133_reg_4015 <= y_V_133_fu_2793_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter28_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        y_V_139_reg_4060 <= y_V_139_fu_3010_p3;
        y_V_151_reg_4067 <= y_V_151_fu_3068_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln51_3_reg_3805_pp0_iter21_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        y_V_145_reg_3933 <= y_V_145_fu_2409_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln51_3_reg_3984_pp0_iter30_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln51_7_fu_3218_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln51_12_reg_4086;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3240_ce = 1'b1;
    end else begin
        grp_fu_3240_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3249_ce = 1'b1;
    end else begin
        grp_fu_3249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3258_ce = 1'b1;
    end else begin
        grp_fu_3258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3267_ce = 1'b1;
    end else begin
        grp_fu_3267_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3276_ce = 1'b1;
    end else begin
        grp_fu_3276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3284_ce = 1'b1;
    end else begin
        grp_fu_3284_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3292_ce = 1'b1;
    end else begin
        grp_fu_3292_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3301_ce = 1'b1;
    end else begin
        grp_fu_3301_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3310_ce = 1'b1;
    end else begin
        grp_fu_3310_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3319_ce = 1'b1;
    end else begin
        grp_fu_3319_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3328_ce = 1'b1;
    end else begin
        grp_fu_3328_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3337_ce = 1'b1;
    end else begin
        grp_fu_3337_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3346_ce = 1'b1;
    end else begin
        grp_fu_3346_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3355_ce = 1'b1;
    end else begin
        grp_fu_3355_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3364_ce = 1'b1;
    end else begin
        grp_fu_3364_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3372_ce = 1'b1;
    end else begin
        grp_fu_3372_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp39) & (1'b1 == ap_ce_reg))) begin
        grp_pdouble_fu_102_ap_ce = 1'b1;
    end else begin
        grp_pdouble_fu_102_ap_ce = 1'b0;
    end
end

assign H_V_fu_1113_p2 = (add_ln213_51_reg_3643 - y_V_156_reg_3609_pp0_iter11_reg);

assign add_ln208_15_fu_218_p2 = (zext_ln1497_32_fu_201_p1 + zext_ln1497_33_fu_214_p1);

assign add_ln208_17_fu_489_p2 = (zext_ln1497_36_fu_472_p1 + zext_ln1497_37_fu_485_p1);

assign add_ln208_19_fu_548_p2 = (zext_ln1497_40_fu_531_p1 + zext_ln1497_41_fu_544_p1);

assign add_ln208_21_fu_607_p2 = (zext_ln1497_44_fu_590_p1 + zext_ln1497_45_fu_603_p1);

assign add_ln208_23_fu_1198_p2 = (zext_ln1497_48_fu_1181_p1 + zext_ln1497_49_fu_1194_p1);

assign add_ln208_25_fu_666_p2 = (zext_ln1497_52_fu_649_p1 + zext_ln1497_53_fu_662_p1);

assign add_ln208_27_fu_1257_p2 = (zext_ln1497_56_fu_1240_p1 + zext_ln1497_57_fu_1253_p1);

assign add_ln208_29_fu_1514_p2 = (zext_ln1497_60_fu_1497_p1 + zext_ln1497_61_fu_1510_p1);

assign add_ln208_31_fu_1858_p2 = (zext_ln1497_64_fu_1841_p1 + zext_ln1497_65_fu_1854_p1);

assign add_ln208_33_fu_1917_p2 = (zext_ln1497_68_fu_1900_p1 + zext_ln1497_69_fu_1913_p1);

assign add_ln208_35_fu_1976_p2 = (zext_ln1497_72_fu_1959_p1 + zext_ln1497_73_fu_1972_p1);

assign add_ln208_37_fu_2693_p2 = (zext_ln1497_76_fu_2676_p1 + zext_ln1497_77_fu_2689_p1);

assign add_ln208_39_fu_2881_p2 = (zext_ln1497_80_fu_2864_p1 + zext_ln1497_81_fu_2877_p1);

assign add_ln208_41_fu_2209_p2 = (zext_ln1497_84_fu_2192_p1 + zext_ln1497_85_fu_2205_p1);

assign add_ln208_43_fu_2940_p2 = (zext_ln1497_88_fu_2923_p1 + zext_ln1497_89_fu_2936_p1);

assign add_ln208_fu_159_p2 = (zext_ln1497_28_fu_142_p1 + zext_ln1497_29_fu_155_p1);

assign add_ln213_30_fu_322_p2 = (sub_ln213_30_fu_317_p2 + zext_ln1497_34_fu_313_p1);

assign add_ln213_33_fu_712_p2 = (sub_ln213_32_fu_707_p2 + zext_ln1497_38_fu_703_p1);

assign add_ln213_36_fu_770_p2 = (sub_ln213_34_fu_765_p2 + zext_ln1497_42_fu_761_p1);

assign add_ln213_39_fu_828_p2 = (sub_ln213_36_fu_823_p2 + zext_ln1497_46_fu_819_p1);

assign add_ln213_42_fu_1303_p2 = (sub_ln213_38_fu_1298_p2 + zext_ln1497_50_fu_1294_p1);

assign add_ln213_45_fu_886_p2 = (sub_ln213_40_fu_881_p2 + zext_ln1497_54_fu_877_p1);

assign add_ln213_48_fu_1361_p2 = (sub_ln213_42_fu_1356_p2 + zext_ln1497_58_fu_1352_p1);

assign add_ln213_51_fu_1108_p2 = (select_ln213_fu_1100_p3 + x_V_reg_3617);

assign add_ln213_52_fu_1546_p2 = (select_ln213_14_fu_1538_p3 + x_V_13_reg_3720);

assign add_ln213_53_fu_1577_p2 = (sub_ln213_47_fu_1572_p2 + zext_ln1497_62_fu_1568_p1);

assign add_ln213_56_fu_2022_p2 = (sub_ln213_49_fu_2017_p2 + zext_ln1497_66_fu_2013_p1);

assign add_ln213_59_fu_2080_p2 = (sub_ln213_52_fu_2075_p2 + zext_ln1497_70_fu_2071_p1);

assign add_ln213_62_fu_2138_p2 = (sub_ln213_54_fu_2133_p2 + zext_ln1497_74_fu_2129_p1);

assign add_ln213_68_fu_2769_p2 = (sub_ln213_58_fu_2764_p2 + zext_ln1497_78_fu_2760_p1);

assign add_ln213_71_fu_2986_p2 = (sub_ln213_61_fu_2981_p2 + zext_ln1497_82_fu_2977_p1);

assign add_ln213_75_fu_1798_p2 = (p2_z_read_reg_3380_pp0_iter17_reg + p1_z_read_reg_3400_pp0_iter17_reg);

assign add_ln213_76_fu_2385_p2 = (sub_ln213_65_fu_2380_p2 + zext_ln1497_86_fu_2376_p1);

assign add_ln213_81_fu_3044_p2 = (sub_ln213_68_fu_3039_p2 + zext_ln1497_90_fu_3035_p1);

assign add_ln213_fu_264_p2 = (sub_ln213_28_fu_259_p2 + zext_ln1497_30_fu_255_p1);

assign add_ln26_10_fu_1027_p2 = (trunc_ln213_10_fu_1023_p1 + 13'd511);

assign add_ln26_11_fu_1420_p2 = (trunc_ln213_11_fu_1416_p1 + 13'd511);

assign add_ln26_12_fu_1075_p2 = (trunc_ln213_12_fu_1071_p1 + 13'd511);

assign add_ln26_13_fu_1461_p2 = (trunc_ln213_13_fu_1457_p1 + 13'd511);

assign add_ln26_14_fu_1640_p2 = (trunc_ln213_14_fu_1636_p1 + 13'd511);

assign add_ln26_15_fu_2256_p2 = (trunc_ln213_15_fu_2252_p1 + 13'd511);

assign add_ln26_16_fu_2297_p2 = (trunc_ln213_16_fu_2293_p1 + 13'd511);

assign add_ln26_17_fu_2338_p2 = (trunc_ln213_17_fu_2334_p1 + 13'd511);

assign add_ln26_18_fu_2828_p2 = (trunc_ln213_18_fu_2824_p1 + 13'd511);

assign add_ln26_19_fu_3135_p2 = (trunc_ln213_19_fu_3131_p1 + 13'd511);

assign add_ln26_20_fu_2491_p2 = (trunc_ln213_20_fu_2487_p1 + 13'd511);

assign add_ln26_21_fu_3176_p2 = (trunc_ln213_21_fu_3172_p1 + 13'd511);

assign add_ln26_7_fu_422_p2 = (trunc_ln213_7_fu_418_p1 + 13'd511);

assign add_ln26_8_fu_945_p2 = (trunc_ln213_8_fu_941_p1 + 13'd511);

assign add_ln26_9_fu_986_p2 = (trunc_ln213_9_fu_982_p1 + 13'd511);

assign add_ln26_fu_381_p2 = (trunc_ln213_fu_377_p1 + 13'd511);

assign and_ln51_fu_1774_p2 = (xor_ln870_1_fu_1768_p2 & icmp_ln51_fu_1735_p2);

assign and_ln53_fu_1745_p2 = (icmp_ln874_fu_1741_p2 & icmp_ln870_2_reg_3661_pp0_iter16_reg);

assign and_ln870_fu_1756_p2 = (xor_ln870_fu_1750_p2 & icmp_ln870_1_fu_1725_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign b_V_fu_3212_p2 = (sub_ln213_63_fu_3208_p2 + select_ln213_22_fu_3200_p3);

assign grp_fu_3240_p0 = zext_ln1345_fu_112_p1;

assign grp_fu_3240_p1 = zext_ln1345_fu_112_p1;

assign grp_fu_3249_p0 = zext_ln1345_7_fu_116_p1;

assign grp_fu_3249_p1 = zext_ln1345_7_fu_116_p1;

assign grp_fu_3258_p0 = zext_ln1345_8_fu_439_p1;

assign grp_fu_3258_p1 = grp_fu_3258_p10;

assign grp_fu_3258_p10 = p1_x_read_reg_3416_pp0_iter4_reg;

assign grp_fu_3267_p0 = zext_ln1345_9_fu_446_p1;

assign grp_fu_3267_p1 = grp_fu_3267_p10;

assign grp_fu_3267_p10 = p2_x_read_reg_3394_pp0_iter4_reg;

assign grp_fu_3276_p0 = zext_ln1345_8_fu_439_p1;

assign grp_fu_3276_p1 = zext_ln1345_7_reg_3430_pp0_iter4_reg;

assign grp_fu_3284_p0 = zext_ln1345_9_fu_446_p1;

assign grp_fu_3284_p1 = zext_ln1345_reg_3423_pp0_iter4_reg;

assign grp_fu_3292_p0 = grp_fu_3292_p00;

assign grp_fu_3292_p00 = y_V_154_fu_1033_p3;

assign grp_fu_3292_p1 = grp_fu_3292_p10;

assign grp_fu_3292_p10 = p1_y_read_reg_3409_pp0_iter9_reg;

assign grp_fu_3301_p0 = grp_fu_3301_p00;

assign grp_fu_3301_p00 = y_V_155_fu_1081_p3;

assign grp_fu_3301_p1 = grp_fu_3301_p10;

assign grp_fu_3301_p10 = p2_y_read_reg_3388_pp0_iter9_reg;

assign grp_fu_3310_p0 = zext_ln1345_10_fu_1151_p1;

assign grp_fu_3310_p1 = zext_ln1345_10_fu_1151_p1;

assign grp_fu_3319_p0 = zext_ln1345_12_fu_1657_p1;

assign grp_fu_3319_p1 = grp_fu_3319_p10;

assign grp_fu_3319_p10 = H_V_reg_3649_pp0_iter16_reg;

assign grp_fu_3328_p0 = zext_ln1345_12_fu_1657_p1;

assign grp_fu_3328_p1 = grp_fu_3328_p10;

assign grp_fu_3328_p10 = y_V_156_reg_3609_pp0_iter16_reg;

assign grp_fu_3337_p0 = zext_ln1345_14_fu_1698_p1;

assign grp_fu_3337_p1 = zext_ln1345_14_fu_1698_p1;

assign grp_fu_3346_p0 = zext_ln1345_16_fu_1815_p1;

assign grp_fu_3346_p1 = zext_ln1345_16_fu_1815_p1;

assign grp_fu_3355_p0 = grp_fu_3355_p00;

assign grp_fu_3355_p00 = y_V_159_fu_2262_p3;

assign grp_fu_3355_p1 = grp_fu_3355_p10;

assign grp_fu_3355_p10 = y_V_157_reg_3712_pp0_iter21_reg;

assign grp_fu_3364_p0 = grp_fu_3364_p00;

assign grp_fu_3364_p00 = y_V_136_fu_2648_p2;

assign grp_fu_3364_p1 = zext_ln1345_14_reg_3772_pp0_iter24_reg;

assign grp_fu_3372_p0 = zext_ln1345_11_reg_3755_pp0_iter24_reg;

assign grp_fu_3372_p1 = grp_fu_3372_p10;

assign grp_fu_3372_p10 = x_V_27_fu_2733_p2;

assign icmp_ln51_fu_1735_p2 = ((or_ln51_fu_1730_p2 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_1725_p2 = ((p2_z_read_reg_3380_pp0_iter16_reg == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_2_fu_1155_p2 = ((add_ln213_51_reg_3643 == y_V_156_reg_3609_pp0_iter11_reg) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1720_p2 = ((p1_z_read_reg_3400_pp0_iter16_reg == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1741_p2 = ((add_ln213_52_reg_3742 != y_V_157_reg_3712_pp0_iter16_reg) ? 1'b1 : 1'b0);

assign icmp_ln878_10_fu_2436_p2 = ((ret_29_fu_2429_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_11_fu_3083_p2 = ((ret_31_fu_3076_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_12_fu_1714_p2 = ((ret_33_fu_1708_p2 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_9_fu_1669_p2 = ((ret_26_fu_1661_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1125_p2 = ((ret_23_fu_1117_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln882_21_fu_354_p2 = ((y_V_60_reg_3469 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_22_fu_371_p2 = ((y_V_62_fu_364_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_23_fu_334_p2 = ((y_V_63_fu_328_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_24_fu_395_p2 = ((y_V_65_reg_3476 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_25_fu_412_p2 = ((y_V_67_fu_405_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_26_fu_724_p2 = ((y_V_69_fu_718_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_27_fu_918_p2 = ((y_V_71_reg_3581 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_28_fu_935_p2 = ((y_V_73_fu_928_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_29_fu_782_p2 = ((y_V_75_fu_776_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_30_fu_959_p2 = ((y_V_77_reg_3588 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_31_fu_976_p2 = ((y_V_79_fu_969_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_32_fu_840_p2 = ((y_V_80_fu_834_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_33_fu_1000_p2 = ((y_V_82_reg_3595 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_34_fu_1017_p2 = ((y_V_84_fu_1010_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_35_fu_1315_p2 = ((y_V_86_fu_1309_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_36_fu_1393_p2 = ((y_V_88_reg_3698 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_37_fu_1410_p2 = ((y_V_90_fu_1403_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_38_fu_898_p2 = ((y_V_91_fu_892_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_39_fu_1048_p2 = ((y_V_93_reg_3602 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_40_fu_1065_p2 = ((y_V_95_fu_1058_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_41_fu_1373_p2 = ((y_V_97_fu_1367_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_42_fu_1434_p2 = ((y_V_99_reg_3705 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_43_fu_1451_p2 = ((y_V_101_fu_1444_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_44_fu_1589_p2 = ((y_V_105_fu_1583_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_45_fu_1613_p2 = ((y_V_107_reg_3748 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_46_fu_1630_p2 = ((y_V_109_fu_1623_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_47_fu_2034_p2 = ((y_V_111_fu_2028_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_48_fu_2229_p2 = ((y_V_113_reg_3866 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_49_fu_2246_p2 = ((y_V_115_fu_2239_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_50_fu_2092_p2 = ((y_V_117_fu_2086_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_51_fu_2270_p2 = ((y_V_119_reg_3873 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_52_fu_2287_p2 = ((y_V_121_fu_2280_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_53_fu_2150_p2 = ((y_V_122_fu_2144_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_54_fu_2311_p2 = ((y_V_124_reg_3880 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_55_fu_2328_p2 = ((y_V_126_fu_2321_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_56_fu_2781_p2 = ((y_V_131_fu_2775_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_57_fu_2801_p2 = ((y_V_133_reg_4015 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_58_fu_2818_p2 = ((y_V_135_fu_2811_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_59_fu_2998_p2 = ((y_V_137_fu_2992_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_60_fu_3108_p2 = ((y_V_139_reg_4060 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_61_fu_3125_p2 = ((y_V_141_fu_3118_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_62_fu_2397_p2 = ((y_V_143_fu_2391_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_63_fu_2464_p2 = ((y_V_145_reg_3933 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_64_fu_2481_p2 = ((y_V_147_fu_2474_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_65_fu_3056_p2 = ((y_V_149_fu_3050_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_66_fu_3149_p2 = ((y_V_151_reg_4067 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_67_fu_3166_p2 = ((y_V_153_fu_3159_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_276_p2 = ((y_V_fu_270_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln886_10_fu_2604_p2 = ((x_V_25_reg_3951 > y_V_74_reg_3483_pp0_iter23_reg) ? 1'b1 : 1'b0);

assign icmp_ln886_11_fu_2717_p2 = ((x_V_26_reg_3978 > y_V_68_reg_3489_pp0_iter24_reg) ? 1'b1 : 1'b0);

assign icmp_ln886_5_fu_1534_p2 = ((x_V_13_reg_3720 > y_V_157_reg_3712) ? 1'b1 : 1'b0);

assign icmp_ln886_6_fu_2442_p2 = ((x_V_20_reg_3917 > y_V_159_reg_3903) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_2580_p2 = ((x_V_21_reg_3945 > y_V_129_fu_2574_p2) ? 1'b1 : 1'b0);

assign icmp_ln886_8_fu_2632_p2 = ((y_V_158_reg_3909_pp0_iter24_reg > y_V_160_reg_3972) ? 1'b1 : 1'b0);

assign icmp_ln886_9_fu_3196_p2 = ((x_V_23_reg_4080 > y_V_142_reg_4074) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1096_p2 = ((x_V_reg_3617 > y_V_156_reg_3609) ? 1'b1 : 1'b0);

assign or_ln51_1_fu_1780_p2 = (and_ln870_fu_1756_p2 | and_ln51_fu_1774_p2);

assign or_ln51_2_fu_1786_p2 = (icmp_ln870_fu_1720_p2 | and_ln53_fu_1745_p2);

assign or_ln51_3_fu_1792_p2 = (or_ln51_2_fu_1786_p2 | or_ln51_1_fu_1780_p2);

assign or_ln51_fu_1730_p2 = (t3_V_fu_1609_p2 | H_V_reg_3649_pp0_iter16_reg);

assign or_ln870_fu_1762_p2 = (icmp_ln870_fu_1720_p2 | icmp_ln870_1_fu_1725_p2);

assign r_14_fu_248_p3 = {{t_reg_3442}, {9'd0}};

assign r_15_fu_299_p3 = {{trunc_ln1497_66_reg_3464}, {13'd0}};

assign r_16_fu_306_p3 = {{t_V_reg_3458}, {9'd0}};

assign r_17_fu_689_p3 = {{trunc_ln1497_67_reg_3528}, {13'd0}};

assign r_18_fu_696_p3 = {{t_V_6_reg_3522}, {9'd0}};

assign r_19_fu_747_p3 = {{trunc_ln1497_68_reg_3544}, {13'd0}};

assign r_20_fu_754_p3 = {{t_V_7_reg_3538}, {9'd0}};

assign r_21_fu_805_p3 = {{trunc_ln1497_69_reg_3560}, {13'd0}};

assign r_22_fu_812_p3 = {{t_V_8_reg_3554}, {9'd0}};

assign r_23_fu_1280_p3 = {{trunc_ln1497_70_reg_3677}, {13'd0}};

assign r_24_fu_1287_p3 = {{t_V_9_reg_3671}, {9'd0}};

assign r_25_fu_863_p3 = {{trunc_ln1497_71_reg_3576}, {13'd0}};

assign r_26_fu_870_p3 = {{t_V_10_reg_3570}, {9'd0}};

assign r_27_fu_1338_p3 = {{trunc_ln1497_72_reg_3693}, {13'd0}};

assign r_28_fu_1345_p3 = {{t_V_11_reg_3687}, {9'd0}};

assign r_29_fu_1554_p3 = {{trunc_ln1497_73_reg_3737}, {13'd0}};

assign r_30_fu_1561_p3 = {{t_V_12_reg_3731}, {9'd0}};

assign r_31_fu_1999_p3 = {{trunc_ln1497_74_reg_3829}, {13'd0}};

assign r_32_fu_2006_p3 = {{t_V_13_reg_3823}, {9'd0}};

assign r_33_fu_2057_p3 = {{trunc_ln1497_75_reg_3845}, {13'd0}};

assign r_34_fu_2064_p3 = {{t_V_14_reg_3839}, {9'd0}};

assign r_35_fu_2115_p3 = {{trunc_ln1497_76_reg_3861}, {13'd0}};

assign r_36_fu_2122_p3 = {{t_V_15_reg_3855}, {9'd0}};

assign r_37_fu_2746_p3 = {{trunc_ln1497_77_reg_4000}, {13'd0}};

assign r_38_fu_2753_p3 = {{t_V_16_reg_3994}, {9'd0}};

assign r_39_fu_2963_p3 = {{trunc_ln1497_78_reg_4039}, {13'd0}};

assign r_40_fu_2970_p3 = {{t_V_17_reg_4033}, {9'd0}};

assign r_41_fu_2362_p3 = {{trunc_ln1497_79_reg_3898}, {13'd0}};

assign r_42_fu_2369_p3 = {{t_V_18_reg_3892}, {9'd0}};

assign r_43_fu_3021_p3 = {{trunc_ln1497_80_reg_4055}, {13'd0}};

assign r_44_fu_3028_p3 = {{t_V_19_reg_4049}, {9'd0}};

assign r_fu_241_p3 = {{trunc_ln1497_reg_3448}, {13'd0}};

assign ret_23_fu_1117_p3 = {{H_V_fu_1113_p2}, {1'd0}};

assign ret_26_fu_1661_p3 = {{t3_V_fu_1609_p2}, {1'd0}};

assign ret_29_fu_2429_p3 = {{y_V_158_reg_3909}, {1'd0}};

assign ret_31_fu_3076_p3 = {{select_ln26_reg_4022_pp0_iter29_reg}, {1'd0}};

assign ret_33_fu_1708_p2 = (zext_ln215_10_fu_1705_p1 + zext_ln215_9_fu_1702_p1);

assign select_ln213_14_fu_1538_p3 = ((icmp_ln886_5_fu_1534_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_15_fu_1137_p3 = ((icmp_ln878_fu_1125_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_16_fu_1681_p3 = ((icmp_ln878_9_fu_1669_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_17_fu_2567_p3 = ((icmp_ln878_10_reg_3940[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_18_fu_2446_p3 = ((icmp_ln886_6_fu_2442_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_19_fu_2585_p3 = ((icmp_ln886_7_fu_2580_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_20_fu_2636_p3 = ((icmp_ln886_8_fu_2632_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_21_fu_3094_p3 = ((icmp_ln878_11_fu_3083_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_22_fu_3200_p3 = ((icmp_ln886_9_fu_3196_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_23_fu_1802_p3 = ((icmp_ln878_12_reg_3779[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_24_fu_2608_p3 = ((icmp_ln886_10_fu_2604_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_25_fu_2721_p3 = ((icmp_ln886_11_fu_2717_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_fu_1100_p3 = ((icmp_ln886_fu_1096_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln26_fu_2834_p3 = ((icmp_ln882_58_fu_2818_p2[0:0] == 1'b1) ? add_ln26_18_fu_2828_p2 : trunc_ln213_18_fu_2824_p1);

assign select_ln51_10_fu_3182_p3 = ((icmp_ln882_67_fu_3166_p2[0:0] == 1'b1) ? add_ln26_21_fu_3176_p2 : trunc_ln213_21_fu_3172_p1);

assign select_ln51_11_fu_2555_p3 = ((or_ln51_1_reg_3798_pp0_iter22_reg[0:0] == 1'b1) ? select_ln51_8_fu_2543_p3 : select_ln51_9_fu_2549_p3);

assign select_ln51_12_fu_3190_p3 = ((or_ln51_3_reg_3805_pp0_iter29_reg[0:0] == 1'b1) ? select_ln51_11_reg_3967_pp0_iter29_reg : select_ln51_10_fu_3182_p3);

assign select_ln51_1_fu_2511_p3 = ((icmp_ln870_reg_3784_pp0_iter22_reg[0:0] == 1'b1) ? p2_x_read_reg_3394_pp0_iter22_reg : 13'd0);

assign select_ln51_2_fu_2517_p3 = ((or_ln51_1_reg_3798_pp0_iter22_reg[0:0] == 1'b1) ? select_ln51_fu_2505_p3 : select_ln51_1_fu_2511_p3);

assign select_ln51_3_fu_2626_p3 = ((or_ln51_3_reg_3805_pp0_iter23_reg[0:0] == 1'b1) ? select_ln51_2_reg_3957 : y_V_160_fu_2598_p2);

assign select_ln51_4_fu_2524_p3 = ((and_ln51_reg_3791_pp0_iter22_reg[0:0] == 1'b1) ? grp_pdouble_fu_102_ap_return_1 : p1_y_read_reg_3409_pp0_iter22_reg);

assign select_ln51_5_fu_2530_p3 = ((icmp_ln870_reg_3784_pp0_iter22_reg[0:0] == 1'b1) ? p2_y_read_reg_3388_pp0_iter22_reg : 13'd1);

assign select_ln51_6_fu_2536_p3 = ((or_ln51_1_reg_3798_pp0_iter22_reg[0:0] == 1'b1) ? select_ln51_4_fu_2524_p3 : select_ln51_5_fu_2530_p3);

assign select_ln51_7_fu_3218_p3 = ((or_ln51_3_reg_3805_pp0_iter30_reg[0:0] == 1'b1) ? select_ln51_6_reg_3962_pp0_iter30_reg : b_V_fu_3212_p2);

assign select_ln51_8_fu_2543_p3 = ((and_ln51_reg_3791_pp0_iter22_reg[0:0] == 1'b1) ? grp_pdouble_fu_102_ap_return_2 : p1_z_read_reg_3400_pp0_iter22_reg);

assign select_ln51_9_fu_2549_p3 = ((icmp_ln870_reg_3784_pp0_iter22_reg[0:0] == 1'b1) ? p2_z_read_reg_3380_pp0_iter22_reg : 13'd0);

assign select_ln51_fu_2505_p3 = ((and_ln51_reg_3791_pp0_iter22_reg[0:0] == 1'b1) ? grp_pdouble_fu_102_ap_return_0 : p1_x_read_reg_3416_pp0_iter22_reg);

assign shl_ln213_7_fu_1675_p2 = t3_V_fu_1609_p2 << 13'd1;

assign shl_ln213_8_fu_2562_p2 = y_V_158_reg_3909_pp0_iter23_reg << 13'd1;

assign shl_ln213_9_fu_3089_p2 = select_ln26_reg_4022_pp0_iter29_reg << 13'd1;

assign shl_ln213_fu_1131_p2 = H_V_fu_1113_p2 << 13'd1;

assign sub_ln213_10_fu_2454_p2 = (x_V_20_reg_3917 - y_V_159_reg_3903);

assign sub_ln213_13_fu_2616_p2 = (x_V_25_reg_3951 - y_V_74_reg_3483_pp0_iter23_reg);

assign sub_ln213_28_fu_259_p2 = (ret_reg_3437 - zext_ln21_fu_238_p1);

assign sub_ln213_30_fu_317_p2 = (ret_16_reg_3453 - zext_ln21_7_fu_296_p1);

assign sub_ln213_32_fu_707_p2 = (ret_17_reg_3517 - zext_ln21_8_fu_686_p1);

assign sub_ln213_34_fu_765_p2 = (ret_18_reg_3533 - zext_ln21_9_fu_744_p1);

assign sub_ln213_36_fu_823_p2 = (ret_19_reg_3549 - zext_ln21_10_fu_802_p1);

assign sub_ln213_38_fu_1298_p2 = (ret_20_reg_3666 - zext_ln21_11_fu_1277_p1);

assign sub_ln213_40_fu_881_p2 = (ret_21_reg_3565 - zext_ln21_12_fu_860_p1);

assign sub_ln213_42_fu_1356_p2 = (ret_22_reg_3682 - zext_ln21_13_fu_1335_p1);

assign sub_ln213_47_fu_1572_p2 = (ret_24_reg_3726 - zext_ln21_14_fu_1551_p1);

assign sub_ln213_49_fu_2017_p2 = (ret_25_reg_3818 - zext_ln21_15_fu_1996_p1);

assign sub_ln213_52_fu_2075_p2 = (ret_27_reg_3834 - zext_ln21_16_fu_2054_p1);

assign sub_ln213_54_fu_2133_p2 = (ret_28_reg_3850 - zext_ln21_17_fu_2112_p1);

assign sub_ln213_57_fu_2644_p2 = (y_V_158_reg_3909_pp0_iter24_reg - y_V_160_reg_3972);

assign sub_ln213_58_fu_2764_p2 = (ret_30_reg_3989 - zext_ln21_18_fu_2743_p1);

assign sub_ln213_61_fu_2981_p2 = (ret_32_reg_4028 - zext_ln21_19_fu_2960_p1);

assign sub_ln213_63_fu_3208_p2 = (x_V_23_reg_4080 - y_V_142_reg_4074);

assign sub_ln213_65_fu_2380_p2 = (ret_34_reg_3887 - zext_ln21_20_fu_2359_p1);

assign sub_ln213_67_fu_2729_p2 = (x_V_26_reg_3978 - y_V_68_reg_3489_pp0_iter24_reg);

assign sub_ln213_68_fu_3039_p2 = (ret_35_reg_4044 - zext_ln21_21_fu_3018_p1);

assign sub_ln213_fu_2593_p2 = (x_V_21_reg_3945 - y_V_129_fu_2574_p2);

assign t3_V_fu_1609_p2 = (add_ln213_52_reg_3742 - y_V_157_reg_3712_pp0_iter16_reg);

assign t_V_10_fu_676_p2 = (zext_ln208_12_fu_672_p1 + zext_ln1497_51_fu_636_p1);

assign t_V_11_fu_1267_p2 = (zext_ln208_13_fu_1263_p1 + zext_ln1497_55_fu_1227_p1);

assign t_V_12_fu_1524_p2 = (zext_ln208_14_fu_1520_p1 + zext_ln1497_59_fu_1484_p1);

assign t_V_13_fu_1868_p2 = (zext_ln208_15_fu_1864_p1 + zext_ln1497_63_fu_1828_p1);

assign t_V_14_fu_1927_p2 = (zext_ln208_16_fu_1923_p1 + zext_ln1497_67_fu_1887_p1);

assign t_V_15_fu_1986_p2 = (zext_ln208_17_fu_1982_p1 + zext_ln1497_71_fu_1946_p1);

assign t_V_16_fu_2703_p2 = (zext_ln208_18_fu_2699_p1 + zext_ln1497_75_fu_2663_p1);

assign t_V_17_fu_2891_p2 = (zext_ln208_19_fu_2887_p1 + zext_ln1497_79_fu_2851_p1);

assign t_V_18_fu_2219_p2 = (zext_ln208_20_fu_2215_p1 + zext_ln1497_83_fu_2179_p1);

assign t_V_19_fu_2950_p2 = (zext_ln208_21_fu_2946_p1 + zext_ln1497_87_fu_2910_p1);

assign t_V_6_fu_499_p2 = (zext_ln208_8_fu_495_p1 + zext_ln1497_35_fu_459_p1);

assign t_V_7_fu_558_p2 = (zext_ln208_9_fu_554_p1 + zext_ln1497_39_fu_518_p1);

assign t_V_8_fu_617_p2 = (zext_ln208_10_fu_613_p1 + zext_ln1497_43_fu_577_p1);

assign t_V_9_fu_1208_p2 = (zext_ln208_11_fu_1204_p1 + zext_ln1497_47_fu_1168_p1);

assign t_V_fu_228_p2 = (zext_ln208_7_fu_224_p1 + zext_ln1497_31_fu_188_p1);

assign t_fu_169_p2 = (zext_ln208_fu_165_p1 + zext_ln1497_fu_129_p1);

assign trunc_ln1497_20_fu_146_p4 = {{grp_fu_3240_p2[25:21]}};

assign trunc_ln1497_21_fu_179_p4 = {{grp_fu_3249_p2[25:13]}};

assign trunc_ln1497_22_fu_192_p4 = {{grp_fu_3249_p2[25:17]}};

assign trunc_ln1497_23_fu_205_p4 = {{grp_fu_3249_p2[25:21]}};

assign trunc_ln1497_24_fu_450_p4 = {{grp_fu_3258_p2[25:13]}};

assign trunc_ln1497_25_fu_463_p4 = {{grp_fu_3258_p2[25:17]}};

assign trunc_ln1497_26_fu_476_p4 = {{grp_fu_3258_p2[25:21]}};

assign trunc_ln1497_27_fu_509_p4 = {{grp_fu_3267_p2[25:13]}};

assign trunc_ln1497_28_fu_522_p4 = {{grp_fu_3267_p2[25:17]}};

assign trunc_ln1497_29_fu_535_p4 = {{grp_fu_3267_p2[25:21]}};

assign trunc_ln1497_30_fu_568_p4 = {{grp_fu_3276_p2[25:13]}};

assign trunc_ln1497_31_fu_581_p4 = {{grp_fu_3276_p2[25:17]}};

assign trunc_ln1497_32_fu_594_p4 = {{grp_fu_3276_p2[25:21]}};

assign trunc_ln1497_33_fu_1159_p4 = {{grp_fu_3292_p2[25:13]}};

assign trunc_ln1497_34_fu_1172_p4 = {{grp_fu_3292_p2[25:17]}};

assign trunc_ln1497_35_fu_1185_p4 = {{grp_fu_3292_p2[25:21]}};

assign trunc_ln1497_36_fu_627_p4 = {{grp_fu_3284_p2[25:13]}};

assign trunc_ln1497_37_fu_640_p4 = {{grp_fu_3284_p2[25:17]}};

assign trunc_ln1497_38_fu_653_p4 = {{grp_fu_3284_p2[25:21]}};

assign trunc_ln1497_39_fu_1218_p4 = {{grp_fu_3301_p2[25:13]}};

assign trunc_ln1497_40_fu_1231_p4 = {{grp_fu_3301_p2[25:17]}};

assign trunc_ln1497_41_fu_1244_p4 = {{grp_fu_3301_p2[25:21]}};

assign trunc_ln1497_42_fu_1475_p4 = {{grp_fu_3310_p2[25:13]}};

assign trunc_ln1497_43_fu_1488_p4 = {{grp_fu_3310_p2[25:17]}};

assign trunc_ln1497_44_fu_1501_p4 = {{grp_fu_3310_p2[25:21]}};

assign trunc_ln1497_45_fu_1819_p4 = {{grp_fu_3319_p2[25:13]}};

assign trunc_ln1497_46_fu_1832_p4 = {{grp_fu_3319_p2[25:17]}};

assign trunc_ln1497_47_fu_1845_p4 = {{grp_fu_3319_p2[25:21]}};

assign trunc_ln1497_48_fu_1878_p4 = {{grp_fu_3328_p2[25:13]}};

assign trunc_ln1497_49_fu_1891_p4 = {{grp_fu_3328_p2[25:17]}};

assign trunc_ln1497_50_fu_1904_p4 = {{grp_fu_3328_p2[25:21]}};

assign trunc_ln1497_51_fu_1937_p4 = {{grp_fu_3337_p2[25:13]}};

assign trunc_ln1497_52_fu_1950_p4 = {{grp_fu_3337_p2[25:17]}};

assign trunc_ln1497_53_fu_1963_p4 = {{grp_fu_3337_p2[25:21]}};

assign trunc_ln1497_54_fu_2654_p4 = {{grp_fu_3355_p2[25:13]}};

assign trunc_ln1497_55_fu_2667_p4 = {{grp_fu_3355_p2[25:17]}};

assign trunc_ln1497_56_fu_2680_p4 = {{grp_fu_3355_p2[25:21]}};

assign trunc_ln1497_57_fu_2842_p4 = {{grp_fu_3364_p2[25:13]}};

assign trunc_ln1497_58_fu_2855_p4 = {{grp_fu_3364_p2[25:17]}};

assign trunc_ln1497_59_fu_2868_p4 = {{grp_fu_3364_p2[25:21]}};

assign trunc_ln1497_60_fu_2170_p4 = {{grp_fu_3346_p2[25:13]}};

assign trunc_ln1497_61_fu_2183_p4 = {{grp_fu_3346_p2[25:17]}};

assign trunc_ln1497_62_fu_2196_p4 = {{grp_fu_3346_p2[25:21]}};

assign trunc_ln1497_63_fu_2901_p4 = {{grp_fu_3372_p2[25:13]}};

assign trunc_ln1497_64_fu_2914_p4 = {{grp_fu_3372_p2[25:17]}};

assign trunc_ln1497_65_fu_2927_p4 = {{grp_fu_3372_p2[25:21]}};

assign trunc_ln1497_66_fu_234_p1 = t_V_fu_228_p2[12:0];

assign trunc_ln1497_67_fu_505_p1 = t_V_6_fu_499_p2[12:0];

assign trunc_ln1497_68_fu_564_p1 = t_V_7_fu_558_p2[12:0];

assign trunc_ln1497_69_fu_623_p1 = t_V_8_fu_617_p2[12:0];

assign trunc_ln1497_70_fu_1214_p1 = t_V_9_fu_1208_p2[12:0];

assign trunc_ln1497_71_fu_682_p1 = t_V_10_fu_676_p2[12:0];

assign trunc_ln1497_72_fu_1273_p1 = t_V_11_fu_1267_p2[12:0];

assign trunc_ln1497_73_fu_1530_p1 = t_V_12_fu_1524_p2[12:0];

assign trunc_ln1497_74_fu_1874_p1 = t_V_13_fu_1868_p2[12:0];

assign trunc_ln1497_75_fu_1933_p1 = t_V_14_fu_1927_p2[12:0];

assign trunc_ln1497_76_fu_1992_p1 = t_V_15_fu_1986_p2[12:0];

assign trunc_ln1497_77_fu_2709_p1 = t_V_16_fu_2703_p2[12:0];

assign trunc_ln1497_78_fu_2897_p1 = t_V_17_fu_2891_p2[12:0];

assign trunc_ln1497_79_fu_2225_p1 = t_V_18_fu_2219_p2[12:0];

assign trunc_ln1497_80_fu_2956_p1 = t_V_19_fu_2950_p2[12:0];

assign trunc_ln1497_fu_175_p1 = t_fu_169_p2[12:0];

assign trunc_ln1497_s_fu_133_p4 = {{grp_fu_3240_p2[25:17]}};

assign trunc_ln213_10_fu_1023_p1 = y_V_84_fu_1010_p3[12:0];

assign trunc_ln213_11_fu_1416_p1 = y_V_90_fu_1403_p3[12:0];

assign trunc_ln213_12_fu_1071_p1 = y_V_95_fu_1058_p3[12:0];

assign trunc_ln213_13_fu_1457_p1 = y_V_101_fu_1444_p3[12:0];

assign trunc_ln213_14_fu_1636_p1 = y_V_109_fu_1623_p3[12:0];

assign trunc_ln213_15_fu_2252_p1 = y_V_115_fu_2239_p3[12:0];

assign trunc_ln213_16_fu_2293_p1 = y_V_121_fu_2280_p3[12:0];

assign trunc_ln213_17_fu_2334_p1 = y_V_126_fu_2321_p3[12:0];

assign trunc_ln213_18_fu_2824_p1 = y_V_135_fu_2811_p3[12:0];

assign trunc_ln213_19_fu_3131_p1 = y_V_141_fu_3118_p3[12:0];

assign trunc_ln213_20_fu_2487_p1 = y_V_147_fu_2474_p3[12:0];

assign trunc_ln213_21_fu_3172_p1 = y_V_153_fu_3159_p3[12:0];

assign trunc_ln213_7_fu_418_p1 = y_V_67_fu_405_p3[12:0];

assign trunc_ln213_8_fu_941_p1 = y_V_73_fu_928_p3[12:0];

assign trunc_ln213_9_fu_982_p1 = y_V_79_fu_969_p3[12:0];

assign trunc_ln213_fu_377_p1 = y_V_62_fu_364_p3[12:0];

assign trunc_ln_fu_120_p4 = {{grp_fu_3240_p2[25:13]}};

assign x_V_13_fu_1467_p3 = ((icmp_ln882_43_fu_1451_p2[0:0] == 1'b1) ? add_ln26_13_fu_1461_p2 : trunc_ln213_13_fu_1457_p1);

assign x_V_15_fu_1145_p2 = (shl_ln213_fu_1131_p2 - select_ln213_15_fu_1137_p3);

assign x_V_18_fu_1689_p2 = (shl_ln213_7_fu_1675_p2 - select_ln213_16_fu_1681_p3);

assign x_V_20_fu_2344_p3 = ((icmp_ln882_55_fu_2328_p2[0:0] == 1'b1) ? add_ln26_17_fu_2338_p2 : trunc_ln213_17_fu_2334_p1);

assign x_V_21_fu_2458_p2 = (select_ln213_18_fu_2446_p3 + sub_ln213_10_fu_2454_p2);

assign x_V_23_fu_3141_p3 = ((icmp_ln882_61_fu_3125_p2[0:0] == 1'b1) ? add_ln26_19_fu_3135_p2 : trunc_ln213_19_fu_3131_p1);

assign x_V_24_fu_1809_p2 = (add_ln213_75_fu_1798_p2 - select_ln213_23_fu_1802_p3);

assign x_V_25_fu_2497_p3 = ((icmp_ln882_64_fu_2481_p2[0:0] == 1'b1) ? add_ln26_20_fu_2491_p2 : trunc_ln213_20_fu_2487_p1);

assign x_V_26_fu_2620_p2 = (select_ln213_24_fu_2608_p3 + sub_ln213_13_fu_2616_p2);

assign x_V_27_fu_2733_p2 = (sub_ln213_67_fu_2729_p2 + select_ln213_25_fu_2721_p3);

assign x_V_fu_992_p3 = ((icmp_ln882_31_fu_976_p2[0:0] == 1'b1) ? add_ln26_9_fu_986_p2 : trunc_ln213_9_fu_982_p1);

assign xor_ln870_1_fu_1768_p2 = (or_ln870_fu_1762_p2 ^ 1'd1);

assign xor_ln870_fu_1750_p2 = (icmp_ln870_fu_1720_p2 ^ 1'd1);

assign y_V_100_fu_1439_p2 = ($signed(y_V_99_reg_3705) + $signed(26'd67101183));

assign y_V_101_fu_1444_p3 = ((icmp_ln882_42_fu_1434_p2[0:0] == 1'b1) ? y_V_100_fu_1439_p2 : y_V_99_reg_3705);

assign y_V_105_fu_1583_p2 = (add_ln213_53_fu_1577_p2 - r_29_fu_1554_p3);

assign y_V_106_fu_1595_p2 = ($signed(y_V_105_fu_1583_p2) + $signed(26'd67101183));

assign y_V_107_fu_1601_p3 = ((icmp_ln882_44_fu_1589_p2[0:0] == 1'b1) ? y_V_106_fu_1595_p2 : y_V_105_fu_1583_p2);

assign y_V_108_fu_1618_p2 = ($signed(y_V_107_reg_3748) + $signed(26'd67101183));

assign y_V_109_fu_1623_p3 = ((icmp_ln882_45_fu_1613_p2[0:0] == 1'b1) ? y_V_108_fu_1618_p2 : y_V_107_reg_3748);

assign y_V_110_fu_1646_p3 = ((icmp_ln882_46_fu_1630_p2[0:0] == 1'b1) ? add_ln26_14_fu_1640_p2 : trunc_ln213_14_fu_1636_p1);

assign y_V_111_fu_2028_p2 = (add_ln213_56_fu_2022_p2 - r_31_fu_1999_p3);

assign y_V_112_fu_2040_p2 = ($signed(y_V_111_fu_2028_p2) + $signed(26'd67101183));

assign y_V_113_fu_2046_p3 = ((icmp_ln882_47_fu_2034_p2[0:0] == 1'b1) ? y_V_112_fu_2040_p2 : y_V_111_fu_2028_p2);

assign y_V_114_fu_2234_p2 = ($signed(y_V_113_reg_3866) + $signed(26'd67101183));

assign y_V_115_fu_2239_p3 = ((icmp_ln882_48_fu_2229_p2[0:0] == 1'b1) ? y_V_114_fu_2234_p2 : y_V_113_reg_3866);

assign y_V_117_fu_2086_p2 = (add_ln213_59_fu_2080_p2 - r_33_fu_2057_p3);

assign y_V_118_fu_2098_p2 = ($signed(y_V_117_fu_2086_p2) + $signed(26'd67101183));

assign y_V_119_fu_2104_p3 = ((icmp_ln882_50_fu_2092_p2[0:0] == 1'b1) ? y_V_118_fu_2098_p2 : y_V_117_fu_2086_p2);

assign y_V_120_fu_2275_p2 = ($signed(y_V_119_reg_3873) + $signed(26'd67101183));

assign y_V_121_fu_2280_p3 = ((icmp_ln882_51_fu_2270_p2[0:0] == 1'b1) ? y_V_120_fu_2275_p2 : y_V_119_reg_3873);

assign y_V_122_fu_2144_p2 = (add_ln213_62_fu_2138_p2 - r_35_fu_2115_p3);

assign y_V_123_fu_2156_p2 = ($signed(y_V_122_fu_2144_p2) + $signed(26'd67101183));

assign y_V_124_fu_2162_p3 = ((icmp_ln882_53_fu_2150_p2[0:0] == 1'b1) ? y_V_123_fu_2156_p2 : y_V_122_fu_2144_p2);

assign y_V_125_fu_2316_p2 = ($signed(y_V_124_reg_3880) + $signed(26'd67101183));

assign y_V_126_fu_2321_p3 = ((icmp_ln882_54_fu_2311_p2[0:0] == 1'b1) ? y_V_125_fu_2316_p2 : y_V_124_reg_3880);

assign y_V_129_fu_2574_p2 = (shl_ln213_8_fu_2562_p2 - select_ln213_17_fu_2567_p3);

assign y_V_131_fu_2775_p2 = (add_ln213_68_fu_2769_p2 - r_37_fu_2746_p3);

assign y_V_132_fu_2787_p2 = ($signed(y_V_131_fu_2775_p2) + $signed(26'd67101183));

assign y_V_133_fu_2793_p3 = ((icmp_ln882_56_fu_2781_p2[0:0] == 1'b1) ? y_V_132_fu_2787_p2 : y_V_131_fu_2775_p2);

assign y_V_134_fu_2806_p2 = ($signed(y_V_133_reg_4015) + $signed(26'd67101183));

assign y_V_135_fu_2811_p3 = ((icmp_ln882_57_fu_2801_p2[0:0] == 1'b1) ? y_V_134_fu_2806_p2 : y_V_133_reg_4015);

assign y_V_136_fu_2648_p2 = (sub_ln213_57_fu_2644_p2 + select_ln213_20_fu_2636_p3);

assign y_V_137_fu_2992_p2 = (add_ln213_71_fu_2986_p2 - r_39_fu_2963_p3);

assign y_V_138_fu_3004_p2 = ($signed(y_V_137_fu_2992_p2) + $signed(26'd67101183));

assign y_V_139_fu_3010_p3 = ((icmp_ln882_59_fu_2998_p2[0:0] == 1'b1) ? y_V_138_fu_3004_p2 : y_V_137_fu_2992_p2);

assign y_V_140_fu_3113_p2 = ($signed(y_V_139_reg_4060) + $signed(26'd67101183));

assign y_V_141_fu_3118_p3 = ((icmp_ln882_60_fu_3108_p2[0:0] == 1'b1) ? y_V_140_fu_3113_p2 : y_V_139_reg_4060);

assign y_V_142_fu_3102_p2 = (shl_ln213_9_fu_3089_p2 - select_ln213_21_fu_3094_p3);

assign y_V_143_fu_2391_p2 = (add_ln213_76_fu_2385_p2 - r_41_fu_2362_p3);

assign y_V_144_fu_2403_p2 = ($signed(y_V_143_fu_2391_p2) + $signed(26'd67101183));

assign y_V_145_fu_2409_p3 = ((icmp_ln882_62_fu_2397_p2[0:0] == 1'b1) ? y_V_144_fu_2403_p2 : y_V_143_fu_2391_p2);

assign y_V_146_fu_2469_p2 = ($signed(y_V_145_reg_3933) + $signed(26'd67101183));

assign y_V_147_fu_2474_p3 = ((icmp_ln882_63_fu_2464_p2[0:0] == 1'b1) ? y_V_146_fu_2469_p2 : y_V_145_reg_3933);

assign y_V_149_fu_3050_p2 = (add_ln213_81_fu_3044_p2 - r_43_fu_3021_p3);

assign y_V_150_fu_3062_p2 = ($signed(y_V_149_fu_3050_p2) + $signed(26'd67101183));

assign y_V_151_fu_3068_p3 = ((icmp_ln882_65_fu_3056_p2[0:0] == 1'b1) ? y_V_150_fu_3062_p2 : y_V_149_fu_3050_p2);

assign y_V_152_fu_3154_p2 = ($signed(y_V_151_reg_4067) + $signed(26'd67101183));

assign y_V_153_fu_3159_p3 = ((icmp_ln882_66_fu_3149_p2[0:0] == 1'b1) ? y_V_152_fu_3154_p2 : y_V_151_reg_4067);

assign y_V_154_fu_1033_p3 = ((icmp_ln882_34_fu_1017_p2[0:0] == 1'b1) ? add_ln26_10_fu_1027_p2 : trunc_ln213_10_fu_1023_p1);

assign y_V_155_fu_1081_p3 = ((icmp_ln882_40_fu_1065_p2[0:0] == 1'b1) ? add_ln26_12_fu_1075_p2 : trunc_ln213_12_fu_1071_p1);

assign y_V_156_fu_951_p3 = ((icmp_ln882_28_fu_935_p2[0:0] == 1'b1) ? add_ln26_8_fu_945_p2 : trunc_ln213_8_fu_941_p1);

assign y_V_157_fu_1426_p3 = ((icmp_ln882_37_fu_1410_p2[0:0] == 1'b1) ? add_ln26_11_fu_1420_p2 : trunc_ln213_11_fu_1416_p1);

assign y_V_158_fu_2303_p3 = ((icmp_ln882_52_fu_2287_p2[0:0] == 1'b1) ? add_ln26_16_fu_2297_p2 : trunc_ln213_16_fu_2293_p1);

assign y_V_159_fu_2262_p3 = ((icmp_ln882_49_fu_2246_p2[0:0] == 1'b1) ? add_ln26_15_fu_2256_p2 : trunc_ln213_15_fu_2252_p1);

assign y_V_160_fu_2598_p2 = (select_ln213_19_fu_2585_p3 + sub_ln213_fu_2593_p2);

assign y_V_59_fu_282_p2 = ($signed(y_V_fu_270_p2) + $signed(26'd67101183));

assign y_V_60_fu_288_p3 = ((icmp_ln882_fu_276_p2[0:0] == 1'b1) ? y_V_59_fu_282_p2 : y_V_fu_270_p2);

assign y_V_61_fu_359_p2 = ($signed(y_V_60_reg_3469) + $signed(26'd67101183));

assign y_V_62_fu_364_p3 = ((icmp_ln882_21_fu_354_p2[0:0] == 1'b1) ? y_V_61_fu_359_p2 : y_V_60_reg_3469);

assign y_V_63_fu_328_p2 = (add_ln213_30_fu_322_p2 - r_15_fu_299_p3);

assign y_V_64_fu_340_p2 = ($signed(y_V_63_fu_328_p2) + $signed(26'd67101183));

assign y_V_65_fu_346_p3 = ((icmp_ln882_23_fu_334_p2[0:0] == 1'b1) ? y_V_64_fu_340_p2 : y_V_63_fu_328_p2);

assign y_V_66_fu_400_p2 = ($signed(y_V_65_reg_3476) + $signed(26'd67101183));

assign y_V_67_fu_405_p3 = ((icmp_ln882_24_fu_395_p2[0:0] == 1'b1) ? y_V_66_fu_400_p2 : y_V_65_reg_3476);

assign y_V_68_fu_428_p3 = ((icmp_ln882_25_fu_412_p2[0:0] == 1'b1) ? add_ln26_7_fu_422_p2 : trunc_ln213_7_fu_418_p1);

assign y_V_69_fu_718_p2 = (add_ln213_33_fu_712_p2 - r_17_fu_689_p3);

assign y_V_70_fu_730_p2 = ($signed(y_V_69_fu_718_p2) + $signed(26'd67101183));

assign y_V_71_fu_736_p3 = ((icmp_ln882_26_fu_724_p2[0:0] == 1'b1) ? y_V_70_fu_730_p2 : y_V_69_fu_718_p2);

assign y_V_72_fu_923_p2 = ($signed(y_V_71_reg_3581) + $signed(26'd67101183));

assign y_V_73_fu_928_p3 = ((icmp_ln882_27_fu_918_p2[0:0] == 1'b1) ? y_V_72_fu_923_p2 : y_V_71_reg_3581);

assign y_V_74_fu_387_p3 = ((icmp_ln882_22_fu_371_p2[0:0] == 1'b1) ? add_ln26_fu_381_p2 : trunc_ln213_fu_377_p1);

assign y_V_75_fu_776_p2 = (add_ln213_36_fu_770_p2 - r_19_fu_747_p3);

assign y_V_76_fu_788_p2 = ($signed(y_V_75_fu_776_p2) + $signed(26'd67101183));

assign y_V_77_fu_794_p3 = ((icmp_ln882_29_fu_782_p2[0:0] == 1'b1) ? y_V_76_fu_788_p2 : y_V_75_fu_776_p2);

assign y_V_78_fu_964_p2 = ($signed(y_V_77_reg_3588) + $signed(26'd67101183));

assign y_V_79_fu_969_p3 = ((icmp_ln882_30_fu_959_p2[0:0] == 1'b1) ? y_V_78_fu_964_p2 : y_V_77_reg_3588);

assign y_V_80_fu_834_p2 = (add_ln213_39_fu_828_p2 - r_21_fu_805_p3);

assign y_V_81_fu_846_p2 = ($signed(y_V_80_fu_834_p2) + $signed(26'd67101183));

assign y_V_82_fu_852_p3 = ((icmp_ln882_32_fu_840_p2[0:0] == 1'b1) ? y_V_81_fu_846_p2 : y_V_80_fu_834_p2);

assign y_V_83_fu_1005_p2 = ($signed(y_V_82_reg_3595) + $signed(26'd67101183));

assign y_V_84_fu_1010_p3 = ((icmp_ln882_33_fu_1000_p2[0:0] == 1'b1) ? y_V_83_fu_1005_p2 : y_V_82_reg_3595);

assign y_V_86_fu_1309_p2 = (add_ln213_42_fu_1303_p2 - r_23_fu_1280_p3);

assign y_V_87_fu_1321_p2 = ($signed(y_V_86_fu_1309_p2) + $signed(26'd67101183));

assign y_V_88_fu_1327_p3 = ((icmp_ln882_35_fu_1315_p2[0:0] == 1'b1) ? y_V_87_fu_1321_p2 : y_V_86_fu_1309_p2);

assign y_V_89_fu_1398_p2 = ($signed(y_V_88_reg_3698) + $signed(26'd67101183));

assign y_V_90_fu_1403_p3 = ((icmp_ln882_36_fu_1393_p2[0:0] == 1'b1) ? y_V_89_fu_1398_p2 : y_V_88_reg_3698);

assign y_V_91_fu_892_p2 = (add_ln213_45_fu_886_p2 - r_25_fu_863_p3);

assign y_V_92_fu_904_p2 = ($signed(y_V_91_fu_892_p2) + $signed(26'd67101183));

assign y_V_93_fu_910_p3 = ((icmp_ln882_38_fu_898_p2[0:0] == 1'b1) ? y_V_92_fu_904_p2 : y_V_91_fu_892_p2);

assign y_V_94_fu_1053_p2 = ($signed(y_V_93_reg_3602) + $signed(26'd67101183));

assign y_V_95_fu_1058_p3 = ((icmp_ln882_39_fu_1048_p2[0:0] == 1'b1) ? y_V_94_fu_1053_p2 : y_V_93_reg_3602);

assign y_V_97_fu_1367_p2 = (add_ln213_48_fu_1361_p2 - r_27_fu_1338_p3);

assign y_V_98_fu_1379_p2 = ($signed(y_V_97_fu_1367_p2) + $signed(26'd67101183));

assign y_V_99_fu_1385_p3 = ((icmp_ln882_41_fu_1373_p2[0:0] == 1'b1) ? y_V_98_fu_1379_p2 : y_V_97_fu_1367_p2);

assign y_V_fu_270_p2 = (add_ln213_fu_264_p2 - r_fu_241_p3);

assign zext_ln1345_10_fu_1151_p1 = x_V_15_fu_1145_p2;

assign zext_ln1345_11_fu_1654_p1 = H_V_reg_3649_pp0_iter16_reg;

assign zext_ln1345_12_fu_1657_p1 = y_V_110_fu_1646_p3;

assign zext_ln1345_14_fu_1698_p1 = x_V_18_fu_1689_p2;

assign zext_ln1345_16_fu_1815_p1 = x_V_24_fu_1809_p2;

assign zext_ln1345_7_fu_116_p1 = p2_z_int_reg;

assign zext_ln1345_8_fu_439_p1 = y_V_68_fu_428_p3;

assign zext_ln1345_9_fu_446_p1 = y_V_74_fu_387_p3;

assign zext_ln1345_fu_112_p1 = p1_z_int_reg;

assign zext_ln1497_28_fu_142_p1 = trunc_ln1497_s_fu_133_p4;

assign zext_ln1497_29_fu_155_p1 = trunc_ln1497_20_fu_146_p4;

assign zext_ln1497_30_fu_255_p1 = r_14_fu_248_p3;

assign zext_ln1497_31_fu_188_p1 = trunc_ln1497_21_fu_179_p4;

assign zext_ln1497_32_fu_201_p1 = trunc_ln1497_22_fu_192_p4;

assign zext_ln1497_33_fu_214_p1 = trunc_ln1497_23_fu_205_p4;

assign zext_ln1497_34_fu_313_p1 = r_16_fu_306_p3;

assign zext_ln1497_35_fu_459_p1 = trunc_ln1497_24_fu_450_p4;

assign zext_ln1497_36_fu_472_p1 = trunc_ln1497_25_fu_463_p4;

assign zext_ln1497_37_fu_485_p1 = trunc_ln1497_26_fu_476_p4;

assign zext_ln1497_38_fu_703_p1 = r_18_fu_696_p3;

assign zext_ln1497_39_fu_518_p1 = trunc_ln1497_27_fu_509_p4;

assign zext_ln1497_40_fu_531_p1 = trunc_ln1497_28_fu_522_p4;

assign zext_ln1497_41_fu_544_p1 = trunc_ln1497_29_fu_535_p4;

assign zext_ln1497_42_fu_761_p1 = r_20_fu_754_p3;

assign zext_ln1497_43_fu_577_p1 = trunc_ln1497_30_fu_568_p4;

assign zext_ln1497_44_fu_590_p1 = trunc_ln1497_31_fu_581_p4;

assign zext_ln1497_45_fu_603_p1 = trunc_ln1497_32_fu_594_p4;

assign zext_ln1497_46_fu_819_p1 = r_22_fu_812_p3;

assign zext_ln1497_47_fu_1168_p1 = trunc_ln1497_33_fu_1159_p4;

assign zext_ln1497_48_fu_1181_p1 = trunc_ln1497_34_fu_1172_p4;

assign zext_ln1497_49_fu_1194_p1 = trunc_ln1497_35_fu_1185_p4;

assign zext_ln1497_50_fu_1294_p1 = r_24_fu_1287_p3;

assign zext_ln1497_51_fu_636_p1 = trunc_ln1497_36_fu_627_p4;

assign zext_ln1497_52_fu_649_p1 = trunc_ln1497_37_fu_640_p4;

assign zext_ln1497_53_fu_662_p1 = trunc_ln1497_38_fu_653_p4;

assign zext_ln1497_54_fu_877_p1 = r_26_fu_870_p3;

assign zext_ln1497_55_fu_1227_p1 = trunc_ln1497_39_fu_1218_p4;

assign zext_ln1497_56_fu_1240_p1 = trunc_ln1497_40_fu_1231_p4;

assign zext_ln1497_57_fu_1253_p1 = trunc_ln1497_41_fu_1244_p4;

assign zext_ln1497_58_fu_1352_p1 = r_28_fu_1345_p3;

assign zext_ln1497_59_fu_1484_p1 = trunc_ln1497_42_fu_1475_p4;

assign zext_ln1497_60_fu_1497_p1 = trunc_ln1497_43_fu_1488_p4;

assign zext_ln1497_61_fu_1510_p1 = trunc_ln1497_44_fu_1501_p4;

assign zext_ln1497_62_fu_1568_p1 = r_30_fu_1561_p3;

assign zext_ln1497_63_fu_1828_p1 = trunc_ln1497_45_fu_1819_p4;

assign zext_ln1497_64_fu_1841_p1 = trunc_ln1497_46_fu_1832_p4;

assign zext_ln1497_65_fu_1854_p1 = trunc_ln1497_47_fu_1845_p4;

assign zext_ln1497_66_fu_2013_p1 = r_32_fu_2006_p3;

assign zext_ln1497_67_fu_1887_p1 = trunc_ln1497_48_fu_1878_p4;

assign zext_ln1497_68_fu_1900_p1 = trunc_ln1497_49_fu_1891_p4;

assign zext_ln1497_69_fu_1913_p1 = trunc_ln1497_50_fu_1904_p4;

assign zext_ln1497_70_fu_2071_p1 = r_34_fu_2064_p3;

assign zext_ln1497_71_fu_1946_p1 = trunc_ln1497_51_fu_1937_p4;

assign zext_ln1497_72_fu_1959_p1 = trunc_ln1497_52_fu_1950_p4;

assign zext_ln1497_73_fu_1972_p1 = trunc_ln1497_53_fu_1963_p4;

assign zext_ln1497_74_fu_2129_p1 = r_36_fu_2122_p3;

assign zext_ln1497_75_fu_2663_p1 = trunc_ln1497_54_fu_2654_p4;

assign zext_ln1497_76_fu_2676_p1 = trunc_ln1497_55_fu_2667_p4;

assign zext_ln1497_77_fu_2689_p1 = trunc_ln1497_56_fu_2680_p4;

assign zext_ln1497_78_fu_2760_p1 = r_38_fu_2753_p3;

assign zext_ln1497_79_fu_2851_p1 = trunc_ln1497_57_fu_2842_p4;

assign zext_ln1497_80_fu_2864_p1 = trunc_ln1497_58_fu_2855_p4;

assign zext_ln1497_81_fu_2877_p1 = trunc_ln1497_59_fu_2868_p4;

assign zext_ln1497_82_fu_2977_p1 = r_40_fu_2970_p3;

assign zext_ln1497_83_fu_2179_p1 = trunc_ln1497_60_fu_2170_p4;

assign zext_ln1497_84_fu_2192_p1 = trunc_ln1497_61_fu_2183_p4;

assign zext_ln1497_85_fu_2205_p1 = trunc_ln1497_62_fu_2196_p4;

assign zext_ln1497_86_fu_2376_p1 = r_42_fu_2369_p3;

assign zext_ln1497_87_fu_2910_p1 = trunc_ln1497_63_fu_2901_p4;

assign zext_ln1497_88_fu_2923_p1 = trunc_ln1497_64_fu_2914_p4;

assign zext_ln1497_89_fu_2936_p1 = trunc_ln1497_65_fu_2927_p4;

assign zext_ln1497_90_fu_3035_p1 = r_44_fu_3028_p3;

assign zext_ln1497_fu_129_p1 = trunc_ln_fu_120_p4;

assign zext_ln208_10_fu_613_p1 = add_ln208_21_fu_607_p2;

assign zext_ln208_11_fu_1204_p1 = add_ln208_23_fu_1198_p2;

assign zext_ln208_12_fu_672_p1 = add_ln208_25_fu_666_p2;

assign zext_ln208_13_fu_1263_p1 = add_ln208_27_fu_1257_p2;

assign zext_ln208_14_fu_1520_p1 = add_ln208_29_fu_1514_p2;

assign zext_ln208_15_fu_1864_p1 = add_ln208_31_fu_1858_p2;

assign zext_ln208_16_fu_1923_p1 = add_ln208_33_fu_1917_p2;

assign zext_ln208_17_fu_1982_p1 = add_ln208_35_fu_1976_p2;

assign zext_ln208_18_fu_2699_p1 = add_ln208_37_fu_2693_p2;

assign zext_ln208_19_fu_2887_p1 = add_ln208_39_fu_2881_p2;

assign zext_ln208_20_fu_2215_p1 = add_ln208_41_fu_2209_p2;

assign zext_ln208_21_fu_2946_p1 = add_ln208_43_fu_2940_p2;

assign zext_ln208_7_fu_224_p1 = add_ln208_15_fu_218_p2;

assign zext_ln208_8_fu_495_p1 = add_ln208_17_fu_489_p2;

assign zext_ln208_9_fu_554_p1 = add_ln208_19_fu_548_p2;

assign zext_ln208_fu_165_p1 = add_ln208_fu_159_p2;

assign zext_ln215_10_fu_1705_p1 = p2_z_read_reg_3380_pp0_iter16_reg;

assign zext_ln215_9_fu_1702_p1 = p1_z_read_reg_3400_pp0_iter16_reg;

assign zext_ln21_10_fu_802_p1 = t_V_8_reg_3554;

assign zext_ln21_11_fu_1277_p1 = t_V_9_reg_3671;

assign zext_ln21_12_fu_860_p1 = t_V_10_reg_3570;

assign zext_ln21_13_fu_1335_p1 = t_V_11_reg_3687;

assign zext_ln21_14_fu_1551_p1 = t_V_12_reg_3731;

assign zext_ln21_15_fu_1996_p1 = t_V_13_reg_3823;

assign zext_ln21_16_fu_2054_p1 = t_V_14_reg_3839;

assign zext_ln21_17_fu_2112_p1 = t_V_15_reg_3855;

assign zext_ln21_18_fu_2743_p1 = t_V_16_reg_3994;

assign zext_ln21_19_fu_2960_p1 = t_V_17_reg_4033;

assign zext_ln21_20_fu_2359_p1 = t_V_18_reg_3892;

assign zext_ln21_21_fu_3018_p1 = t_V_19_reg_4049;

assign zext_ln21_7_fu_296_p1 = t_V_reg_3458;

assign zext_ln21_8_fu_686_p1 = t_V_6_reg_3522;

assign zext_ln21_9_fu_744_p1 = t_V_7_reg_3538;

assign zext_ln21_fu_238_p1 = t_reg_3442;

always @ (posedge ap_clk) begin
    zext_ln1345_reg_3423[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3423_pp0_iter1_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3423_pp0_iter2_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3423_pp0_iter3_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3423_pp0_iter4_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3430[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3430_pp0_iter1_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3430_pp0_iter2_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3430_pp0_iter3_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3430_pp0_iter4_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter18_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter19_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter20_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter21_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter22_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter23_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3755_pp0_iter24_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter18_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter19_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter20_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter21_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter22_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter23_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3772_pp0_iter24_reg[25:13] <= 13'b0000000000000;
end

endmodule //msm_arr_padd
