// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module atan2_generic_float_s (
        ap_clk,
        ap_rst,
        y_in,
        x_in,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] y_in;
input  [31:0] x_in;
output  [31:0] ap_return;
input   ap_ce;

reg[31:0] ap_return;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_pp0_stage0_11001;
wire   [22:0] loc_V_24_fu_1269_p1;
reg   [22:0] loc_V_24_reg_4067;
wire   [0:0] tmp_s_fu_1305_p2;
reg   [0:0] tmp_s_reg_4072;
reg   [0:0] tmp_s_reg_4072_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter6_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter7_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter8_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter9_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter10_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter11_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter12_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter13_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter14_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter15_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter16_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter17_reg;
reg   [0:0] tmp_s_reg_4072_pp0_iter18_reg;
wire   [0:0] tmp_611_fu_1311_p2;
reg   [0:0] tmp_611_reg_4076;
reg   [0:0] tmp_611_reg_4076_pp0_iter1_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter2_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter3_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter4_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter5_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter6_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter7_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter8_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter9_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter10_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter11_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter12_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter13_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter14_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter15_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter16_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter17_reg;
reg   [0:0] tmp_611_reg_4076_pp0_iter18_reg;
wire   [42:0] y_fu_1409_p3;
reg   [42:0] y_reg_4080;
reg   [0:0] tmp_reg_4086;
wire   [0:0] p_s_fu_1440_p2;
reg   [0:0] p_s_reg_4092;
reg   [0:0] p_s_reg_4092_pp0_iter2_reg;
reg   [0:0] p_s_reg_4092_pp0_iter3_reg;
wire   [0:0] p_063_1_fu_1465_p2;
reg   [0:0] p_063_1_reg_4097;
reg   [0:0] p_063_1_reg_4097_pp0_iter2_reg;
reg   [0:0] p_063_1_reg_4097_pp0_iter3_reg;
wire   [0:0] p_063_2_fu_1521_p2;
reg   [0:0] p_063_2_reg_4102;
reg   [0:0] p_063_2_reg_4102_pp0_iter2_reg;
reg   [0:0] p_063_2_reg_4102_pp0_iter3_reg;
wire   [42:0] tmp_1325_fu_1543_p1;
reg   [42:0] tmp_1325_reg_4107;
wire   [42:0] tmp_1326_fu_1562_p1;
reg   [42:0] tmp_1326_reg_4112;
reg   [0:0] tmp_1328_reg_4117;
reg   [39:0] tmp_621_reg_4123;
reg   [39:0] tmp_622_reg_4128;
wire   [0:0] p_063_3_fu_1594_p2;
reg   [0:0] p_063_3_reg_4133;
reg   [0:0] p_063_3_reg_4133_pp0_iter3_reg;
wire   [0:0] p_063_4_fu_1627_p2;
reg   [0:0] p_063_4_reg_4138;
reg   [0:0] p_063_4_reg_4138_pp0_iter3_reg;
reg   [0:0] p_063_4_reg_4138_pp0_iter4_reg;
wire   [0:0] p_063_5_fu_1683_p2;
reg   [0:0] p_063_5_reg_4143;
reg   [0:0] p_063_5_reg_4143_pp0_iter3_reg;
reg   [0:0] p_063_5_reg_4143_pp0_iter4_reg;
wire   [42:0] tmp_1337_fu_1705_p1;
reg   [42:0] tmp_1337_reg_4148;
wire   [42:0] tmp_1338_fu_1724_p1;
reg   [42:0] tmp_1338_reg_4153;
reg   [0:0] tmp_1340_reg_4158;
reg   [36:0] tmp_627_reg_4164;
reg   [36:0] tmp_628_reg_4169;
wire   [0:0] p_063_6_fu_1756_p2;
reg   [0:0] p_063_6_reg_4174;
reg   [0:0] p_063_6_reg_4174_pp0_iter4_reg;
wire   [0:0] p_063_7_fu_1789_p2;
reg   [0:0] p_063_7_reg_4179;
reg   [0:0] p_063_7_reg_4179_pp0_iter4_reg;
wire   [0:0] p_063_8_fu_1845_p2;
reg   [0:0] p_063_8_reg_4184;
reg   [0:0] p_063_8_reg_4184_pp0_iter4_reg;
reg   [0:0] p_063_8_reg_4184_pp0_iter5_reg;
wire   [42:0] tmp_1349_fu_1867_p1;
reg   [42:0] tmp_1349_reg_4189;
wire   [42:0] tmp_1350_fu_1886_p1;
reg   [42:0] tmp_1350_reg_4194;
reg   [0:0] tmp_1352_reg_4199;
reg   [33:0] tmp_633_reg_4205;
reg   [33:0] tmp_634_reg_4210;
wire   [39:0] tmp_1331_fu_1933_p1;
reg   [39:0] tmp_1331_reg_4215;
wire   [0:0] p_063_9_fu_1937_p2;
reg   [0:0] p_063_9_reg_4220;
reg   [0:0] p_063_9_reg_4220_pp0_iter5_reg;
wire   [0:0] p_063_s_fu_1970_p2;
reg   [0:0] p_063_s_reg_4225;
reg   [0:0] p_063_s_reg_4225_pp0_iter5_reg;
wire   [0:0] p_063_10_fu_2026_p2;
reg   [0:0] p_063_10_reg_4230;
reg   [0:0] p_063_10_reg_4230_pp0_iter5_reg;
wire   [42:0] tmp_1361_fu_2048_p1;
reg   [42:0] tmp_1361_reg_4235;
wire   [42:0] tmp_1362_fu_2067_p1;
reg   [42:0] tmp_1362_reg_4240;
reg   [0:0] tmp_1364_reg_4245;
reg   [30:0] tmp_639_reg_4251;
reg   [30:0] tmp_640_reg_4256;
wire   [39:0] tmp_1347_fu_2114_p1;
reg   [39:0] tmp_1347_reg_4261;
wire   [0:0] p_063_11_fu_2118_p2;
reg   [0:0] p_063_11_reg_4266;
reg   [0:0] p_063_11_reg_4266_pp0_iter6_reg;
wire   [0:0] p_063_12_fu_2151_p2;
reg   [0:0] p_063_12_reg_4271;
reg   [0:0] p_063_12_reg_4271_pp0_iter6_reg;
wire   [0:0] p_063_13_fu_2207_p2;
reg   [0:0] p_063_13_reg_4276;
reg   [0:0] p_063_13_reg_4276_pp0_iter6_reg;
wire   [42:0] tmp_1373_fu_2229_p1;
reg   [42:0] tmp_1373_reg_4281;
wire   [42:0] tmp_1374_fu_2248_p1;
reg   [42:0] tmp_1374_reg_4286;
reg   [0:0] tmp_1376_reg_4291;
reg   [27:0] tmp_645_reg_4297;
reg   [27:0] tmp_646_reg_4302;
wire   [39:0] tmp_1363_fu_2295_p1;
reg   [39:0] tmp_1363_reg_4307;
wire   [0:0] p_063_14_fu_2299_p2;
reg   [0:0] p_063_14_reg_4312;
wire   [0:0] p_063_15_fu_2332_p2;
reg   [0:0] p_063_15_reg_4317;
reg   [0:0] p_063_15_reg_4317_pp0_iter7_reg;
wire   [0:0] p_063_16_fu_2388_p2;
reg   [0:0] p_063_16_reg_4322;
reg   [0:0] p_063_16_reg_4322_pp0_iter7_reg;
wire   [42:0] tmp_1385_fu_2410_p1;
reg   [42:0] tmp_1385_reg_4327;
wire   [42:0] tmp_1386_fu_2429_p1;
reg   [42:0] tmp_1386_reg_4332;
reg   [0:0] tmp_1388_reg_4337;
reg   [24:0] tmp_651_reg_4343;
reg   [24:0] tmp_652_reg_4348;
wire   [31:0] grp_fu_1246_p2;
reg   [31:0] tmp_i_reg_4353;
reg   [31:0] tmp_i_reg_4353_pp0_iter7_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter8_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter9_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter10_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter11_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter12_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter13_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter14_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter15_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter16_reg;
reg   [31:0] tmp_i_reg_4353_pp0_iter17_reg;
wire   [39:0] tmp_1379_fu_2476_p1;
reg   [39:0] tmp_1379_reg_4358;
wire   [0:0] p_063_17_fu_2480_p2;
reg   [0:0] p_063_17_reg_4363;
wire   [0:0] p_063_18_fu_2513_p2;
reg   [0:0] p_063_18_reg_4368;
wire   [0:0] p_063_19_fu_2569_p2;
reg   [0:0] p_063_19_reg_4373;
reg   [0:0] p_063_19_reg_4373_pp0_iter8_reg;
wire   [42:0] tmp_1397_fu_2591_p1;
reg   [42:0] tmp_1397_reg_4378;
wire   [42:0] tmp_1398_fu_2610_p1;
reg   [42:0] tmp_1398_reg_4383;
reg   [0:0] tmp_1400_reg_4388;
reg   [21:0] tmp_657_reg_4394;
reg   [21:0] tmp_658_reg_4399;
wire   [39:0] tmp_1395_fu_2657_p1;
reg   [39:0] tmp_1395_reg_4404;
wire   [0:0] p_063_20_fu_2661_p2;
reg   [0:0] p_063_20_reg_4409;
wire   [0:0] p_063_21_fu_2694_p2;
reg   [0:0] p_063_21_reg_4414;
wire   [0:0] p_063_22_fu_2750_p2;
reg   [0:0] p_063_22_reg_4419;
wire   [42:0] tmp_1409_fu_2772_p1;
reg   [42:0] tmp_1409_reg_4424;
wire   [42:0] tmp_1410_fu_2791_p1;
reg   [42:0] tmp_1410_reg_4429;
reg   [0:0] tmp_1412_reg_4434;
reg   [18:0] tmp_663_reg_4440;
reg   [18:0] tmp_664_reg_4445;
wire   [39:0] tmp_1411_fu_2838_p1;
reg   [39:0] tmp_1411_reg_4450;
wire   [0:0] p_063_23_fu_2842_p2;
reg   [0:0] p_063_23_reg_4455;
wire   [0:0] p_063_24_fu_2875_p2;
reg   [0:0] p_063_24_reg_4460;
wire   [0:0] p_063_25_fu_2931_p2;
reg   [0:0] p_063_25_reg_4465;
wire   [42:0] tmp_1421_fu_2953_p1;
reg   [42:0] tmp_1421_reg_4470;
wire   [42:0] tmp_1422_fu_2972_p1;
reg   [42:0] tmp_1422_reg_4475;
reg   [0:0] tmp_1424_reg_4480;
reg   [15:0] tmp_669_reg_4486;
reg   [15:0] tmp_670_reg_4491;
wire   [39:0] tmp_1427_fu_3044_p1;
reg   [39:0] tmp_1427_reg_4496;
wire   [0:0] p_063_27_fu_3057_p2;
reg   [0:0] p_063_27_reg_4501;
wire   [0:0] p_063_28_fu_3113_p2;
reg   [0:0] p_063_28_reg_4506;
wire   [42:0] tmp_1433_fu_3135_p1;
reg   [42:0] tmp_1433_reg_4511;
wire   [42:0] tmp_1434_fu_3154_p1;
reg   [42:0] tmp_1434_reg_4516;
reg   [0:0] tmp_1436_reg_4521;
reg   [12:0] tmp_675_reg_4527;
reg   [12:0] tmp_676_reg_4532;
wire   [39:0] tmp_1443_fu_3283_p1;
reg   [39:0] tmp_1443_reg_4537;
wire   [0:0] p_063_31_fu_3296_p2;
reg   [0:0] p_063_31_reg_4542;
wire   [42:0] tmp_1445_fu_3318_p1;
reg   [42:0] tmp_1445_reg_4547;
wire   [42:0] tmp_1446_fu_3337_p1;
reg   [42:0] tmp_1446_reg_4552;
reg   [0:0] tmp_1448_reg_4557;
reg   [9:0] tmp_681_reg_4563;
reg   [9:0] tmp_682_reg_4568;
wire   [42:0] tmp_1457_fu_3498_p1;
reg   [42:0] tmp_1457_reg_4573;
wire   [42:0] tmp_1458_fu_3517_p1;
reg   [42:0] tmp_1458_reg_4578;
wire   [39:0] tmp_1459_fu_3521_p1;
reg   [39:0] tmp_1459_reg_4583;
reg   [0:0] tmp_1460_reg_4588;
reg   [6:0] tmp_687_reg_4594;
reg   [6:0] tmp_688_reg_4599;
wire   [42:0] tmp_1469_fu_3677_p1;
reg   [42:0] tmp_1469_reg_4604;
wire   [42:0] tmp_1470_fu_3696_p1;
reg   [42:0] tmp_1470_reg_4609;
wire   [39:0] tmp_1471_fu_3700_p1;
reg   [39:0] tmp_1471_reg_4614;
wire   [0:0] tmp_1472_fu_3704_p3;
reg   [0:0] tmp_1472_reg_4619;
wire   [0:0] p_063_38_fu_3712_p2;
reg   [0:0] p_063_38_reg_4624;
reg   [3:0] tmp_693_reg_4630;
reg   [3:0] tmp_694_reg_4635;
wire   [39:0] tmp_1478_fu_3807_p1;
reg   [39:0] tmp_1478_reg_4640;
wire   [0:0] tmp_696_fu_3811_p2;
reg   [0:0] tmp_696_reg_4645;
reg   [0:0] tmp_696_reg_4645_pp0_iter15_reg;
reg   [0:0] tmp_696_reg_4645_pp0_iter16_reg;
reg   [0:0] tmp_696_reg_4645_pp0_iter17_reg;
reg   [0:0] tmp_696_reg_4645_pp0_iter18_reg;
reg   [0:0] is_neg_reg_4649;
reg   [0:0] is_neg_reg_4649_pp0_iter15_reg;
reg   [0:0] is_neg_reg_4649_pp0_iter16_reg;
reg   [0:0] is_neg_reg_4649_pp0_iter17_reg;
reg   [0:0] is_neg_reg_4649_pp0_iter18_reg;
wire   [39:0] tmp_697_fu_3825_p2;
reg   [39:0] tmp_697_reg_4655;
wire   [39:0] tmp_V_fu_3831_p3;
reg   [39:0] tmp_V_reg_4660;
wire   [30:0] msb_idx_8_fu_3884_p3;
reg   [30:0] msb_idx_8_reg_4665;
wire   [0:0] icmp_fu_3902_p2;
reg   [0:0] icmp_reg_4670;
wire   [31:0] tmp32_V_82_fu_3966_p1;
reg   [31:0] tmp32_V_82_reg_4675;
wire   [7:0] tmp_1495_fu_3970_p1;
reg   [7:0] tmp_1495_reg_4680;
reg   [7:0] tmp_1495_reg_4680_pp0_iter16_reg;
reg   [7:0] tmp_1495_reg_4680_pp0_iter17_reg;
reg   [7:0] tmp_1495_reg_4680_pp0_iter18_reg;
wire   [31:0] tmp32_V_83_fu_3992_p3;
reg   [31:0] tmp32_V_83_reg_4685;
wire   [31:0] tmp32_V_86_fu_3998_p1;
reg   [31:0] tmp32_V_86_reg_4690;
reg   [7:0] p_Result_s_219_reg_4695;
wire    op_V_assign_2_addsub_1_fu_342_ap_ready;
wire   [0:0] op_V_assign_2_addsub_1_fu_342_add_V;
wire   [43:0] op_V_assign_2_addsub_1_fu_342_ap_return;
wire    op_V_assign_2_0_1_addsub_1_fu_349_ap_ready;
wire   [42:0] op_V_assign_2_0_1_addsub_1_fu_349_a_V;
wire   [42:0] op_V_assign_2_0_1_addsub_1_fu_349_b_V;
wire   [0:0] op_V_assign_2_0_1_addsub_1_fu_349_add_V;
wire   [43:0] op_V_assign_2_0_1_addsub_1_fu_349_ap_return;
wire    op_V_assign_2_0_2_addsub_1_fu_356_ap_ready;
wire   [42:0] op_V_assign_2_0_2_addsub_1_fu_356_a_V;
wire   [42:0] op_V_assign_2_0_2_addsub_1_fu_356_b_V;
wire   [0:0] op_V_assign_2_0_2_addsub_1_fu_356_add_V;
wire   [43:0] op_V_assign_2_0_2_addsub_1_fu_356_ap_return;
wire    op_V_assign_2_0_3_addsub_1_fu_363_ap_ready;
wire   [42:0] op_V_assign_2_0_3_addsub_1_fu_363_b_V;
wire   [0:0] op_V_assign_2_0_3_addsub_1_fu_363_add_V;
wire   [43:0] op_V_assign_2_0_3_addsub_1_fu_363_ap_return;
wire    op_V_assign_2_0_4_addsub_1_fu_370_ap_ready;
wire   [42:0] op_V_assign_2_0_4_addsub_1_fu_370_a_V;
wire   [42:0] op_V_assign_2_0_4_addsub_1_fu_370_b_V;
wire   [0:0] op_V_assign_2_0_4_addsub_1_fu_370_add_V;
wire   [43:0] op_V_assign_2_0_4_addsub_1_fu_370_ap_return;
wire    op_V_assign_2_0_5_addsub_1_fu_377_ap_ready;
wire   [42:0] op_V_assign_2_0_5_addsub_1_fu_377_a_V;
wire   [42:0] op_V_assign_2_0_5_addsub_1_fu_377_b_V;
wire   [0:0] op_V_assign_2_0_5_addsub_1_fu_377_add_V;
wire   [43:0] op_V_assign_2_0_5_addsub_1_fu_377_ap_return;
wire    op_V_assign_2_0_6_addsub_1_fu_384_ap_ready;
wire   [42:0] op_V_assign_2_0_6_addsub_1_fu_384_b_V;
wire   [0:0] op_V_assign_2_0_6_addsub_1_fu_384_add_V;
wire   [43:0] op_V_assign_2_0_6_addsub_1_fu_384_ap_return;
wire    op_V_assign_2_0_7_addsub_1_fu_391_ap_ready;
wire   [42:0] op_V_assign_2_0_7_addsub_1_fu_391_a_V;
wire   [42:0] op_V_assign_2_0_7_addsub_1_fu_391_b_V;
wire   [0:0] op_V_assign_2_0_7_addsub_1_fu_391_add_V;
wire   [43:0] op_V_assign_2_0_7_addsub_1_fu_391_ap_return;
wire    op_V_assign_2_0_8_addsub_1_fu_398_ap_ready;
wire   [42:0] op_V_assign_2_0_8_addsub_1_fu_398_a_V;
wire   [42:0] op_V_assign_2_0_8_addsub_1_fu_398_b_V;
wire   [0:0] op_V_assign_2_0_8_addsub_1_fu_398_add_V;
wire   [43:0] op_V_assign_2_0_8_addsub_1_fu_398_ap_return;
wire    op_V_assign_2_0_9_addsub_1_fu_405_ap_ready;
wire   [42:0] op_V_assign_2_0_9_addsub_1_fu_405_b_V;
wire   [0:0] op_V_assign_2_0_9_addsub_1_fu_405_add_V;
wire   [43:0] op_V_assign_2_0_9_addsub_1_fu_405_ap_return;
wire    op_V_assign_2_0_s_addsub_1_fu_412_ap_ready;
wire   [42:0] op_V_assign_2_0_s_addsub_1_fu_412_a_V;
wire   [42:0] op_V_assign_2_0_s_addsub_1_fu_412_b_V;
wire   [0:0] op_V_assign_2_0_s_addsub_1_fu_412_add_V;
wire   [43:0] op_V_assign_2_0_s_addsub_1_fu_412_ap_return;
wire    op_V_assign_2_0_10_addsub_1_fu_419_ap_ready;
wire   [42:0] op_V_assign_2_0_10_addsub_1_fu_419_a_V;
wire   [42:0] op_V_assign_2_0_10_addsub_1_fu_419_b_V;
wire   [0:0] op_V_assign_2_0_10_addsub_1_fu_419_add_V;
wire   [43:0] op_V_assign_2_0_10_addsub_1_fu_419_ap_return;
wire    op_V_assign_2_0_11_addsub_1_fu_426_ap_ready;
wire   [42:0] op_V_assign_2_0_11_addsub_1_fu_426_b_V;
wire   [0:0] op_V_assign_2_0_11_addsub_1_fu_426_add_V;
wire   [43:0] op_V_assign_2_0_11_addsub_1_fu_426_ap_return;
wire    op_V_assign_2_0_12_addsub_1_fu_433_ap_ready;
wire   [42:0] op_V_assign_2_0_12_addsub_1_fu_433_a_V;
wire   [42:0] op_V_assign_2_0_12_addsub_1_fu_433_b_V;
wire   [0:0] op_V_assign_2_0_12_addsub_1_fu_433_add_V;
wire   [43:0] op_V_assign_2_0_12_addsub_1_fu_433_ap_return;
wire    op_V_assign_2_0_13_addsub_1_fu_440_ap_ready;
wire   [42:0] op_V_assign_2_0_13_addsub_1_fu_440_a_V;
wire   [42:0] op_V_assign_2_0_13_addsub_1_fu_440_b_V;
wire   [0:0] op_V_assign_2_0_13_addsub_1_fu_440_add_V;
wire   [43:0] op_V_assign_2_0_13_addsub_1_fu_440_ap_return;
wire    op_V_assign_2_0_14_addsub_1_fu_447_ap_ready;
wire   [42:0] op_V_assign_2_0_14_addsub_1_fu_447_b_V;
wire   [0:0] op_V_assign_2_0_14_addsub_1_fu_447_add_V;
wire   [43:0] op_V_assign_2_0_14_addsub_1_fu_447_ap_return;
wire    op_V_assign_2_0_15_addsub_1_fu_454_ap_ready;
wire   [42:0] op_V_assign_2_0_15_addsub_1_fu_454_a_V;
wire   [42:0] op_V_assign_2_0_15_addsub_1_fu_454_b_V;
wire   [0:0] op_V_assign_2_0_15_addsub_1_fu_454_add_V;
wire   [43:0] op_V_assign_2_0_15_addsub_1_fu_454_ap_return;
wire    op_V_assign_2_0_16_addsub_1_fu_461_ap_ready;
wire   [42:0] op_V_assign_2_0_16_addsub_1_fu_461_a_V;
wire   [42:0] op_V_assign_2_0_16_addsub_1_fu_461_b_V;
wire   [0:0] op_V_assign_2_0_16_addsub_1_fu_461_add_V;
wire   [43:0] op_V_assign_2_0_16_addsub_1_fu_461_ap_return;
wire    op_V_assign_2_0_17_addsub_1_fu_468_ap_ready;
wire   [42:0] op_V_assign_2_0_17_addsub_1_fu_468_b_V;
wire   [0:0] op_V_assign_2_0_17_addsub_1_fu_468_add_V;
wire   [43:0] op_V_assign_2_0_17_addsub_1_fu_468_ap_return;
wire    op_V_assign_2_0_18_addsub_1_fu_475_ap_ready;
wire   [42:0] op_V_assign_2_0_18_addsub_1_fu_475_a_V;
wire   [42:0] op_V_assign_2_0_18_addsub_1_fu_475_b_V;
wire   [0:0] op_V_assign_2_0_18_addsub_1_fu_475_add_V;
wire   [43:0] op_V_assign_2_0_18_addsub_1_fu_475_ap_return;
wire    op_V_assign_2_0_19_addsub_1_fu_482_ap_ready;
wire   [42:0] op_V_assign_2_0_19_addsub_1_fu_482_a_V;
wire   [42:0] op_V_assign_2_0_19_addsub_1_fu_482_b_V;
wire   [0:0] op_V_assign_2_0_19_addsub_1_fu_482_add_V;
wire   [43:0] op_V_assign_2_0_19_addsub_1_fu_482_ap_return;
wire    op_V_assign_2_0_20_addsub_1_fu_489_ap_ready;
wire   [42:0] op_V_assign_2_0_20_addsub_1_fu_489_b_V;
wire   [0:0] op_V_assign_2_0_20_addsub_1_fu_489_add_V;
wire   [43:0] op_V_assign_2_0_20_addsub_1_fu_489_ap_return;
wire    op_V_assign_2_0_21_addsub_1_fu_496_ap_ready;
wire   [42:0] op_V_assign_2_0_21_addsub_1_fu_496_a_V;
wire   [42:0] op_V_assign_2_0_21_addsub_1_fu_496_b_V;
wire   [0:0] op_V_assign_2_0_21_addsub_1_fu_496_add_V;
wire   [43:0] op_V_assign_2_0_21_addsub_1_fu_496_ap_return;
wire    op_V_assign_2_0_22_addsub_1_fu_503_ap_ready;
wire   [42:0] op_V_assign_2_0_22_addsub_1_fu_503_a_V;
wire   [42:0] op_V_assign_2_0_22_addsub_1_fu_503_b_V;
wire   [0:0] op_V_assign_2_0_22_addsub_1_fu_503_add_V;
wire   [43:0] op_V_assign_2_0_22_addsub_1_fu_503_ap_return;
wire    op_V_assign_2_0_23_addsub_1_fu_510_ap_ready;
wire   [42:0] op_V_assign_2_0_23_addsub_1_fu_510_b_V;
wire   [0:0] op_V_assign_2_0_23_addsub_1_fu_510_add_V;
wire   [43:0] op_V_assign_2_0_23_addsub_1_fu_510_ap_return;
wire    op_V_assign_2_0_24_addsub_1_fu_517_ap_ready;
wire   [42:0] op_V_assign_2_0_24_addsub_1_fu_517_a_V;
wire   [42:0] op_V_assign_2_0_24_addsub_1_fu_517_b_V;
wire   [0:0] op_V_assign_2_0_24_addsub_1_fu_517_add_V;
wire   [43:0] op_V_assign_2_0_24_addsub_1_fu_517_ap_return;
wire    op_V_assign_2_0_25_addsub_1_fu_524_ap_ready;
wire   [42:0] op_V_assign_2_0_25_addsub_1_fu_524_a_V;
wire   [42:0] op_V_assign_2_0_25_addsub_1_fu_524_b_V;
wire   [0:0] op_V_assign_2_0_25_addsub_1_fu_524_add_V;
wire   [43:0] op_V_assign_2_0_25_addsub_1_fu_524_ap_return;
wire    op_V_assign_2_0_26_addsub_1_fu_531_ap_ready;
wire   [42:0] op_V_assign_2_0_26_addsub_1_fu_531_b_V;
wire   [43:0] op_V_assign_2_0_26_addsub_1_fu_531_ap_return;
wire    op_V_assign_2_0_27_addsub_1_fu_538_ap_ready;
wire   [42:0] op_V_assign_2_0_27_addsub_1_fu_538_a_V;
wire   [42:0] op_V_assign_2_0_27_addsub_1_fu_538_b_V;
wire   [0:0] op_V_assign_2_0_27_addsub_1_fu_538_add_V;
wire   [43:0] op_V_assign_2_0_27_addsub_1_fu_538_ap_return;
wire    op_V_assign_2_0_28_addsub_1_fu_545_ap_ready;
wire   [42:0] op_V_assign_2_0_28_addsub_1_fu_545_a_V;
wire   [42:0] op_V_assign_2_0_28_addsub_1_fu_545_b_V;
wire   [0:0] op_V_assign_2_0_28_addsub_1_fu_545_add_V;
wire   [43:0] op_V_assign_2_0_28_addsub_1_fu_545_ap_return;
wire    op_V_assign_2_0_29_addsub_1_fu_552_ap_ready;
wire   [42:0] op_V_assign_2_0_29_addsub_1_fu_552_b_V;
wire   [43:0] op_V_assign_2_0_29_addsub_1_fu_552_ap_return;
wire    op_V_assign_2_0_30_addsub_1_fu_559_ap_ready;
wire   [42:0] op_V_assign_2_0_30_addsub_1_fu_559_a_V;
wire   [42:0] op_V_assign_2_0_30_addsub_1_fu_559_b_V;
wire   [43:0] op_V_assign_2_0_30_addsub_1_fu_559_ap_return;
wire    op_V_assign_2_0_31_addsub_1_fu_566_ap_ready;
wire   [42:0] op_V_assign_2_0_31_addsub_1_fu_566_a_V;
wire   [42:0] op_V_assign_2_0_31_addsub_1_fu_566_b_V;
wire   [0:0] op_V_assign_2_0_31_addsub_1_fu_566_add_V;
wire   [43:0] op_V_assign_2_0_31_addsub_1_fu_566_ap_return;
wire    op_V_assign_2_0_32_addsub_1_fu_573_ap_ready;
wire   [42:0] op_V_assign_2_0_32_addsub_1_fu_573_b_V;
wire   [43:0] op_V_assign_2_0_32_addsub_1_fu_573_ap_return;
wire    op_V_assign_2_0_33_addsub_1_fu_580_ap_ready;
wire   [42:0] op_V_assign_2_0_33_addsub_1_fu_580_a_V;
wire   [42:0] op_V_assign_2_0_33_addsub_1_fu_580_b_V;
wire   [43:0] op_V_assign_2_0_33_addsub_1_fu_580_ap_return;
wire    op_V_assign_2_0_34_addsub_1_fu_587_ap_ready;
wire   [42:0] op_V_assign_2_0_34_addsub_1_fu_587_a_V;
wire   [42:0] op_V_assign_2_0_34_addsub_1_fu_587_b_V;
wire   [43:0] op_V_assign_2_0_34_addsub_1_fu_587_ap_return;
wire    op_V_assign_2_0_35_addsub_1_fu_594_ap_ready;
wire   [42:0] op_V_assign_2_0_35_addsub_1_fu_594_b_V;
wire   [43:0] op_V_assign_2_0_35_addsub_1_fu_594_ap_return;
wire    op_V_assign_2_0_36_addsub_1_fu_601_ap_ready;
wire   [42:0] op_V_assign_2_0_36_addsub_1_fu_601_a_V;
wire   [42:0] op_V_assign_2_0_36_addsub_1_fu_601_b_V;
wire   [43:0] op_V_assign_2_0_36_addsub_1_fu_601_ap_return;
wire    op_V_assign_2_0_37_addsub_1_fu_608_ap_ready;
wire   [42:0] op_V_assign_2_0_37_addsub_1_fu_608_a_V;
wire   [42:0] op_V_assign_2_0_37_addsub_1_fu_608_b_V;
wire   [43:0] op_V_assign_2_0_37_addsub_1_fu_608_ap_return;
wire    op_V_assign_2_0_38_addsub_1_fu_615_ap_ready;
wire   [42:0] op_V_assign_2_0_38_addsub_1_fu_615_b_V;
wire   [43:0] op_V_assign_2_0_38_addsub_1_fu_615_ap_return;
wire    op_V_assign_3_addsub_fu_622_ap_ready;
wire    op_V_assign_3_addsub_fu_622_add;
wire   [43:0] op_V_assign_3_addsub_fu_622_ap_return;
wire    op_V_assign_3_0_1_addsub_fu_629_ap_ready;
wire   [42:0] op_V_assign_3_0_1_addsub_fu_629_a_V;
wire   [42:0] op_V_assign_3_0_1_addsub_fu_629_b_V;
wire    op_V_assign_3_0_1_addsub_fu_629_add;
wire   [43:0] op_V_assign_3_0_1_addsub_fu_629_ap_return;
wire    op_V_assign_3_0_2_addsub_fu_636_ap_ready;
wire   [42:0] op_V_assign_3_0_2_addsub_fu_636_a_V;
wire   [42:0] op_V_assign_3_0_2_addsub_fu_636_b_V;
wire    op_V_assign_3_0_2_addsub_fu_636_add;
wire   [43:0] op_V_assign_3_0_2_addsub_fu_636_ap_return;
wire    op_V_assign_3_0_3_addsub_fu_643_ap_ready;
wire   [42:0] op_V_assign_3_0_3_addsub_fu_643_b_V;
wire    op_V_assign_3_0_3_addsub_fu_643_add;
wire   [43:0] op_V_assign_3_0_3_addsub_fu_643_ap_return;
wire    op_V_assign_3_0_4_addsub_fu_650_ap_ready;
wire   [42:0] op_V_assign_3_0_4_addsub_fu_650_a_V;
wire   [42:0] op_V_assign_3_0_4_addsub_fu_650_b_V;
wire    op_V_assign_3_0_4_addsub_fu_650_add;
wire   [43:0] op_V_assign_3_0_4_addsub_fu_650_ap_return;
wire    op_V_assign_3_0_5_addsub_fu_657_ap_ready;
wire   [42:0] op_V_assign_3_0_5_addsub_fu_657_a_V;
wire   [42:0] op_V_assign_3_0_5_addsub_fu_657_b_V;
wire    op_V_assign_3_0_5_addsub_fu_657_add;
wire   [43:0] op_V_assign_3_0_5_addsub_fu_657_ap_return;
wire    op_V_assign_3_0_6_addsub_fu_664_ap_ready;
wire   [42:0] op_V_assign_3_0_6_addsub_fu_664_b_V;
wire    op_V_assign_3_0_6_addsub_fu_664_add;
wire   [43:0] op_V_assign_3_0_6_addsub_fu_664_ap_return;
wire    op_V_assign_3_0_7_addsub_fu_671_ap_ready;
wire   [42:0] op_V_assign_3_0_7_addsub_fu_671_a_V;
wire   [42:0] op_V_assign_3_0_7_addsub_fu_671_b_V;
wire    op_V_assign_3_0_7_addsub_fu_671_add;
wire   [43:0] op_V_assign_3_0_7_addsub_fu_671_ap_return;
wire    op_V_assign_3_0_8_addsub_fu_678_ap_ready;
wire   [42:0] op_V_assign_3_0_8_addsub_fu_678_a_V;
wire   [42:0] op_V_assign_3_0_8_addsub_fu_678_b_V;
wire    op_V_assign_3_0_8_addsub_fu_678_add;
wire   [43:0] op_V_assign_3_0_8_addsub_fu_678_ap_return;
wire    op_V_assign_3_0_9_addsub_fu_685_ap_ready;
wire   [42:0] op_V_assign_3_0_9_addsub_fu_685_b_V;
wire    op_V_assign_3_0_9_addsub_fu_685_add;
wire   [43:0] op_V_assign_3_0_9_addsub_fu_685_ap_return;
wire    op_V_assign_3_0_s_addsub_fu_692_ap_ready;
wire   [42:0] op_V_assign_3_0_s_addsub_fu_692_a_V;
wire   [42:0] op_V_assign_3_0_s_addsub_fu_692_b_V;
wire    op_V_assign_3_0_s_addsub_fu_692_add;
wire   [43:0] op_V_assign_3_0_s_addsub_fu_692_ap_return;
wire    op_V_assign_3_0_10_addsub_fu_699_ap_ready;
wire   [42:0] op_V_assign_3_0_10_addsub_fu_699_a_V;
wire   [42:0] op_V_assign_3_0_10_addsub_fu_699_b_V;
wire    op_V_assign_3_0_10_addsub_fu_699_add;
wire   [43:0] op_V_assign_3_0_10_addsub_fu_699_ap_return;
wire    op_V_assign_3_0_11_addsub_fu_706_ap_ready;
wire   [42:0] op_V_assign_3_0_11_addsub_fu_706_b_V;
wire    op_V_assign_3_0_11_addsub_fu_706_add;
wire   [43:0] op_V_assign_3_0_11_addsub_fu_706_ap_return;
wire    op_V_assign_3_0_12_addsub_fu_713_ap_ready;
wire   [42:0] op_V_assign_3_0_12_addsub_fu_713_a_V;
wire   [42:0] op_V_assign_3_0_12_addsub_fu_713_b_V;
wire    op_V_assign_3_0_12_addsub_fu_713_add;
wire   [43:0] op_V_assign_3_0_12_addsub_fu_713_ap_return;
wire    op_V_assign_3_0_13_addsub_fu_720_ap_ready;
wire   [42:0] op_V_assign_3_0_13_addsub_fu_720_a_V;
wire   [42:0] op_V_assign_3_0_13_addsub_fu_720_b_V;
wire    op_V_assign_3_0_13_addsub_fu_720_add;
wire   [43:0] op_V_assign_3_0_13_addsub_fu_720_ap_return;
wire    op_V_assign_3_0_14_addsub_fu_727_ap_ready;
wire   [42:0] op_V_assign_3_0_14_addsub_fu_727_b_V;
wire    op_V_assign_3_0_14_addsub_fu_727_add;
wire   [43:0] op_V_assign_3_0_14_addsub_fu_727_ap_return;
wire    op_V_assign_3_0_15_addsub_fu_734_ap_ready;
wire   [42:0] op_V_assign_3_0_15_addsub_fu_734_a_V;
wire   [42:0] op_V_assign_3_0_15_addsub_fu_734_b_V;
wire    op_V_assign_3_0_15_addsub_fu_734_add;
wire   [43:0] op_V_assign_3_0_15_addsub_fu_734_ap_return;
wire    op_V_assign_3_0_16_addsub_fu_741_ap_ready;
wire   [42:0] op_V_assign_3_0_16_addsub_fu_741_a_V;
wire   [42:0] op_V_assign_3_0_16_addsub_fu_741_b_V;
wire    op_V_assign_3_0_16_addsub_fu_741_add;
wire   [43:0] op_V_assign_3_0_16_addsub_fu_741_ap_return;
wire    op_V_assign_3_0_17_addsub_fu_748_ap_ready;
wire   [42:0] op_V_assign_3_0_17_addsub_fu_748_b_V;
wire    op_V_assign_3_0_17_addsub_fu_748_add;
wire   [43:0] op_V_assign_3_0_17_addsub_fu_748_ap_return;
wire    op_V_assign_3_0_18_addsub_fu_755_ap_ready;
wire   [42:0] op_V_assign_3_0_18_addsub_fu_755_a_V;
wire   [42:0] op_V_assign_3_0_18_addsub_fu_755_b_V;
wire    op_V_assign_3_0_18_addsub_fu_755_add;
wire   [43:0] op_V_assign_3_0_18_addsub_fu_755_ap_return;
wire    op_V_assign_3_0_19_addsub_fu_762_ap_ready;
wire   [42:0] op_V_assign_3_0_19_addsub_fu_762_a_V;
wire   [42:0] op_V_assign_3_0_19_addsub_fu_762_b_V;
wire    op_V_assign_3_0_19_addsub_fu_762_add;
wire   [43:0] op_V_assign_3_0_19_addsub_fu_762_ap_return;
wire    op_V_assign_3_0_20_addsub_fu_769_ap_ready;
wire   [42:0] op_V_assign_3_0_20_addsub_fu_769_b_V;
wire    op_V_assign_3_0_20_addsub_fu_769_add;
wire   [43:0] op_V_assign_3_0_20_addsub_fu_769_ap_return;
wire    op_V_assign_3_0_21_addsub_fu_776_ap_ready;
wire   [42:0] op_V_assign_3_0_21_addsub_fu_776_a_V;
wire   [42:0] op_V_assign_3_0_21_addsub_fu_776_b_V;
wire    op_V_assign_3_0_21_addsub_fu_776_add;
wire   [43:0] op_V_assign_3_0_21_addsub_fu_776_ap_return;
wire    op_V_assign_3_0_22_addsub_fu_783_ap_ready;
wire   [42:0] op_V_assign_3_0_22_addsub_fu_783_a_V;
wire   [42:0] op_V_assign_3_0_22_addsub_fu_783_b_V;
wire    op_V_assign_3_0_22_addsub_fu_783_add;
wire   [43:0] op_V_assign_3_0_22_addsub_fu_783_ap_return;
wire    op_V_assign_3_0_23_addsub_fu_790_ap_ready;
wire   [42:0] op_V_assign_3_0_23_addsub_fu_790_b_V;
wire    op_V_assign_3_0_23_addsub_fu_790_add;
wire   [43:0] op_V_assign_3_0_23_addsub_fu_790_ap_return;
wire    op_V_assign_3_0_24_addsub_fu_797_ap_ready;
wire   [42:0] op_V_assign_3_0_24_addsub_fu_797_a_V;
wire   [42:0] op_V_assign_3_0_24_addsub_fu_797_b_V;
wire    op_V_assign_3_0_24_addsub_fu_797_add;
wire   [43:0] op_V_assign_3_0_24_addsub_fu_797_ap_return;
wire    op_V_assign_3_0_25_addsub_fu_804_ap_ready;
wire   [42:0] op_V_assign_3_0_25_addsub_fu_804_a_V;
wire   [42:0] op_V_assign_3_0_25_addsub_fu_804_b_V;
wire    op_V_assign_3_0_25_addsub_fu_804_add;
wire   [43:0] op_V_assign_3_0_25_addsub_fu_804_ap_return;
wire    op_V_assign_3_0_26_addsub_fu_811_ap_ready;
wire   [42:0] op_V_assign_3_0_26_addsub_fu_811_b_V;
wire    op_V_assign_3_0_26_addsub_fu_811_add;
wire   [43:0] op_V_assign_3_0_26_addsub_fu_811_ap_return;
wire    op_V_assign_3_0_27_addsub_fu_818_ap_ready;
wire   [42:0] op_V_assign_3_0_27_addsub_fu_818_a_V;
wire   [42:0] op_V_assign_3_0_27_addsub_fu_818_b_V;
wire    op_V_assign_3_0_27_addsub_fu_818_add;
wire   [43:0] op_V_assign_3_0_27_addsub_fu_818_ap_return;
wire    op_V_assign_3_0_28_addsub_fu_825_ap_ready;
wire   [42:0] op_V_assign_3_0_28_addsub_fu_825_a_V;
wire   [42:0] op_V_assign_3_0_28_addsub_fu_825_b_V;
wire    op_V_assign_3_0_28_addsub_fu_825_add;
wire   [43:0] op_V_assign_3_0_28_addsub_fu_825_ap_return;
wire    op_V_assign_3_0_29_addsub_fu_832_ap_ready;
wire   [42:0] op_V_assign_3_0_29_addsub_fu_832_b_V;
wire    op_V_assign_3_0_29_addsub_fu_832_add;
wire   [43:0] op_V_assign_3_0_29_addsub_fu_832_ap_return;
wire    op_V_assign_3_0_30_addsub_fu_839_ap_ready;
wire   [42:0] op_V_assign_3_0_30_addsub_fu_839_a_V;
wire   [42:0] op_V_assign_3_0_30_addsub_fu_839_b_V;
wire    op_V_assign_3_0_30_addsub_fu_839_add;
wire   [43:0] op_V_assign_3_0_30_addsub_fu_839_ap_return;
wire    op_V_assign_3_0_31_addsub_fu_846_ap_ready;
wire   [42:0] op_V_assign_3_0_31_addsub_fu_846_a_V;
wire   [42:0] op_V_assign_3_0_31_addsub_fu_846_b_V;
wire    op_V_assign_3_0_31_addsub_fu_846_add;
wire   [43:0] op_V_assign_3_0_31_addsub_fu_846_ap_return;
wire    op_V_assign_3_0_32_addsub_fu_853_ap_ready;
wire   [42:0] op_V_assign_3_0_32_addsub_fu_853_b_V;
wire    op_V_assign_3_0_32_addsub_fu_853_add;
wire   [43:0] op_V_assign_3_0_32_addsub_fu_853_ap_return;
wire    op_V_assign_3_0_33_addsub_fu_860_ap_ready;
wire   [42:0] op_V_assign_3_0_33_addsub_fu_860_a_V;
wire   [42:0] op_V_assign_3_0_33_addsub_fu_860_b_V;
wire    op_V_assign_3_0_33_addsub_fu_860_add;
wire   [43:0] op_V_assign_3_0_33_addsub_fu_860_ap_return;
wire    op_V_assign_3_0_34_addsub_fu_867_ap_ready;
wire   [42:0] op_V_assign_3_0_34_addsub_fu_867_a_V;
wire   [42:0] op_V_assign_3_0_34_addsub_fu_867_b_V;
wire    op_V_assign_3_0_34_addsub_fu_867_add;
wire   [43:0] op_V_assign_3_0_34_addsub_fu_867_ap_return;
wire    op_V_assign_3_0_35_addsub_fu_874_ap_ready;
wire   [42:0] op_V_assign_3_0_35_addsub_fu_874_b_V;
wire    op_V_assign_3_0_35_addsub_fu_874_add;
wire   [43:0] op_V_assign_3_0_35_addsub_fu_874_ap_return;
wire    op_V_assign_3_0_36_addsub_fu_881_ap_ready;
wire   [42:0] op_V_assign_3_0_36_addsub_fu_881_a_V;
wire   [42:0] op_V_assign_3_0_36_addsub_fu_881_b_V;
wire    op_V_assign_3_0_36_addsub_fu_881_add;
wire   [43:0] op_V_assign_3_0_36_addsub_fu_881_ap_return;
wire    op_V_assign_3_0_37_addsub_fu_888_ap_ready;
wire   [42:0] op_V_assign_3_0_37_addsub_fu_888_a_V;
wire   [42:0] op_V_assign_3_0_37_addsub_fu_888_b_V;
wire    op_V_assign_3_0_37_addsub_fu_888_add;
wire   [43:0] op_V_assign_3_0_37_addsub_fu_888_ap_return;
wire    op_V_assign_3_0_38_addsub_fu_895_ap_ready;
wire   [42:0] op_V_assign_3_0_38_addsub_fu_895_b_V;
wire    op_V_assign_3_0_38_addsub_fu_895_add;
wire   [43:0] op_V_assign_3_0_38_addsub_fu_895_ap_return;
wire    op_V_assign_3_0_39_addsub_fu_902_ap_ready;
wire   [42:0] op_V_assign_3_0_39_addsub_fu_902_a_V;
wire   [42:0] op_V_assign_3_0_39_addsub_fu_902_b_V;
wire    op_V_assign_3_0_39_addsub_fu_902_add;
wire   [43:0] op_V_assign_3_0_39_addsub_fu_902_ap_return;
wire    op_V_assign_4_addsub_2_fu_909_ap_ready;
wire   [40:0] op_V_assign_4_addsub_2_fu_909_ap_return;
wire    op_V_assign_4_0_1_addsub_2_fu_918_ap_ready;
wire   [39:0] op_V_assign_4_0_1_addsub_2_fu_918_a_V;
wire   [40:0] op_V_assign_4_0_1_addsub_2_fu_918_ap_return;
wire    op_V_assign_4_0_2_addsub_2_fu_926_ap_ready;
wire   [39:0] op_V_assign_4_0_2_addsub_2_fu_926_a_V;
wire   [40:0] op_V_assign_4_0_2_addsub_2_fu_926_ap_return;
wire    op_V_assign_4_0_3_addsub_2_fu_934_ap_ready;
wire   [39:0] op_V_assign_4_0_3_addsub_2_fu_934_a_V;
wire   [40:0] op_V_assign_4_0_3_addsub_2_fu_934_ap_return;
wire    op_V_assign_4_0_4_addsub_2_fu_942_ap_ready;
wire   [40:0] op_V_assign_4_0_4_addsub_2_fu_942_ap_return;
wire    op_V_assign_4_0_5_addsub_2_fu_950_ap_ready;
wire   [39:0] op_V_assign_4_0_5_addsub_2_fu_950_a_V;
wire   [40:0] op_V_assign_4_0_5_addsub_2_fu_950_ap_return;
wire    op_V_assign_4_0_6_addsub_2_fu_958_ap_ready;
wire   [39:0] op_V_assign_4_0_6_addsub_2_fu_958_a_V;
wire   [40:0] op_V_assign_4_0_6_addsub_2_fu_958_ap_return;
wire    op_V_assign_4_0_7_addsub_2_fu_966_ap_ready;
wire   [39:0] op_V_assign_4_0_7_addsub_2_fu_966_a_V;
wire   [40:0] op_V_assign_4_0_7_addsub_2_fu_966_ap_return;
wire    op_V_assign_4_0_8_addsub_2_fu_974_ap_ready;
wire   [40:0] op_V_assign_4_0_8_addsub_2_fu_974_ap_return;
wire    op_V_assign_4_0_9_addsub_2_fu_982_ap_ready;
wire   [39:0] op_V_assign_4_0_9_addsub_2_fu_982_a_V;
wire   [40:0] op_V_assign_4_0_9_addsub_2_fu_982_ap_return;
wire    op_V_assign_4_0_s_addsub_2_fu_990_ap_ready;
wire   [39:0] op_V_assign_4_0_s_addsub_2_fu_990_a_V;
wire   [40:0] op_V_assign_4_0_s_addsub_2_fu_990_ap_return;
wire    op_V_assign_4_0_10_addsub_2_fu_998_ap_ready;
wire   [39:0] op_V_assign_4_0_10_addsub_2_fu_998_a_V;
wire   [40:0] op_V_assign_4_0_10_addsub_2_fu_998_ap_return;
wire    op_V_assign_4_0_11_addsub_2_fu_1006_ap_ready;
wire   [40:0] op_V_assign_4_0_11_addsub_2_fu_1006_ap_return;
wire    op_V_assign_4_0_12_addsub_2_fu_1014_ap_ready;
wire   [39:0] op_V_assign_4_0_12_addsub_2_fu_1014_a_V;
wire   [40:0] op_V_assign_4_0_12_addsub_2_fu_1014_ap_return;
wire    op_V_assign_4_0_13_addsub_2_fu_1022_ap_ready;
wire   [39:0] op_V_assign_4_0_13_addsub_2_fu_1022_a_V;
wire   [40:0] op_V_assign_4_0_13_addsub_2_fu_1022_ap_return;
wire    op_V_assign_4_0_14_addsub_2_fu_1030_ap_ready;
wire   [39:0] op_V_assign_4_0_14_addsub_2_fu_1030_a_V;
wire   [40:0] op_V_assign_4_0_14_addsub_2_fu_1030_ap_return;
wire    op_V_assign_4_0_15_addsub_2_fu_1038_ap_ready;
wire   [40:0] op_V_assign_4_0_15_addsub_2_fu_1038_ap_return;
wire    op_V_assign_4_0_16_addsub_2_fu_1046_ap_ready;
wire   [39:0] op_V_assign_4_0_16_addsub_2_fu_1046_a_V;
wire   [40:0] op_V_assign_4_0_16_addsub_2_fu_1046_ap_return;
wire    op_V_assign_4_0_17_addsub_2_fu_1054_ap_ready;
wire   [39:0] op_V_assign_4_0_17_addsub_2_fu_1054_a_V;
wire   [40:0] op_V_assign_4_0_17_addsub_2_fu_1054_ap_return;
wire    op_V_assign_4_0_18_addsub_2_fu_1062_ap_ready;
wire   [39:0] op_V_assign_4_0_18_addsub_2_fu_1062_a_V;
wire   [40:0] op_V_assign_4_0_18_addsub_2_fu_1062_ap_return;
wire    op_V_assign_4_0_19_addsub_2_fu_1070_ap_ready;
wire   [40:0] op_V_assign_4_0_19_addsub_2_fu_1070_ap_return;
wire    op_V_assign_4_0_20_addsub_2_fu_1078_ap_ready;
wire   [39:0] op_V_assign_4_0_20_addsub_2_fu_1078_a_V;
wire   [40:0] op_V_assign_4_0_20_addsub_2_fu_1078_ap_return;
wire    op_V_assign_4_0_21_addsub_2_fu_1086_ap_ready;
wire   [39:0] op_V_assign_4_0_21_addsub_2_fu_1086_a_V;
wire   [40:0] op_V_assign_4_0_21_addsub_2_fu_1086_ap_return;
wire    op_V_assign_4_0_22_addsub_2_fu_1094_ap_ready;
wire   [39:0] op_V_assign_4_0_22_addsub_2_fu_1094_a_V;
wire   [40:0] op_V_assign_4_0_22_addsub_2_fu_1094_ap_return;
wire    op_V_assign_4_0_23_addsub_2_fu_1102_ap_ready;
wire   [40:0] op_V_assign_4_0_23_addsub_2_fu_1102_ap_return;
wire    op_V_assign_4_0_24_addsub_2_fu_1110_ap_ready;
wire   [39:0] op_V_assign_4_0_24_addsub_2_fu_1110_a_V;
wire   [40:0] op_V_assign_4_0_24_addsub_2_fu_1110_ap_return;
wire    op_V_assign_4_0_25_addsub_2_fu_1118_ap_ready;
wire   [39:0] op_V_assign_4_0_25_addsub_2_fu_1118_a_V;
wire   [40:0] op_V_assign_4_0_25_addsub_2_fu_1118_ap_return;
wire    op_V_assign_4_0_26_addsub_2_fu_1126_ap_ready;
wire   [39:0] op_V_assign_4_0_26_addsub_2_fu_1126_a_V;
wire   [40:0] op_V_assign_4_0_26_addsub_2_fu_1126_ap_return;
wire    op_V_assign_4_0_27_addsub_2_fu_1134_ap_ready;
wire   [40:0] op_V_assign_4_0_27_addsub_2_fu_1134_ap_return;
wire    op_V_assign_4_0_28_addsub_2_fu_1142_ap_ready;
wire   [39:0] op_V_assign_4_0_28_addsub_2_fu_1142_a_V;
wire   [40:0] op_V_assign_4_0_28_addsub_2_fu_1142_ap_return;
wire    op_V_assign_4_0_29_addsub_2_fu_1150_ap_ready;
wire   [39:0] op_V_assign_4_0_29_addsub_2_fu_1150_a_V;
wire   [40:0] op_V_assign_4_0_29_addsub_2_fu_1150_ap_return;
wire    op_V_assign_4_0_30_addsub_2_fu_1158_ap_ready;
wire   [39:0] op_V_assign_4_0_30_addsub_2_fu_1158_a_V;
wire   [40:0] op_V_assign_4_0_30_addsub_2_fu_1158_ap_return;
wire    op_V_assign_4_0_31_addsub_2_fu_1166_ap_ready;
wire   [40:0] op_V_assign_4_0_31_addsub_2_fu_1166_ap_return;
wire    op_V_assign_4_0_32_addsub_2_fu_1174_ap_ready;
wire   [39:0] op_V_assign_4_0_32_addsub_2_fu_1174_a_V;
wire   [40:0] op_V_assign_4_0_32_addsub_2_fu_1174_ap_return;
wire    op_V_assign_4_0_33_addsub_2_fu_1182_ap_ready;
wire   [39:0] op_V_assign_4_0_33_addsub_2_fu_1182_a_V;
wire   [40:0] op_V_assign_4_0_33_addsub_2_fu_1182_ap_return;
wire    op_V_assign_4_0_34_addsub_2_fu_1190_ap_ready;
wire   [39:0] op_V_assign_4_0_34_addsub_2_fu_1190_a_V;
wire   [40:0] op_V_assign_4_0_34_addsub_2_fu_1190_ap_return;
wire    op_V_assign_4_0_35_addsub_2_fu_1198_ap_ready;
wire   [40:0] op_V_assign_4_0_35_addsub_2_fu_1198_ap_return;
wire    op_V_assign_4_0_36_addsub_2_fu_1206_ap_ready;
wire   [39:0] op_V_assign_4_0_36_addsub_2_fu_1206_a_V;
wire   [40:0] op_V_assign_4_0_36_addsub_2_fu_1206_ap_return;
wire    op_V_assign_4_0_37_addsub_2_fu_1214_ap_ready;
wire   [39:0] op_V_assign_4_0_37_addsub_2_fu_1214_a_V;
wire   [40:0] op_V_assign_4_0_37_addsub_2_fu_1214_ap_return;
wire    op_V_assign_4_0_38_addsub_2_fu_1222_ap_ready;
wire   [40:0] op_V_assign_4_0_38_addsub_2_fu_1222_ap_return;
wire    op_V_assign_4_0_39_addsub_2_fu_1230_ap_ready;
wire   [39:0] op_V_assign_4_0_39_addsub_2_fu_1230_a_V;
wire   [0:0] op_V_assign_4_0_39_addsub_2_fu_1230_add_V;
wire   [40:0] op_V_assign_4_0_39_addsub_2_fu_1230_ap_return;
wire    op_V_assign_4_0_40_addsub_2_fu_1238_ap_ready;
wire   [39:0] op_V_assign_4_0_40_addsub_2_fu_1238_a_V;
wire   [0:0] op_V_assign_4_0_40_addsub_2_fu_1238_add_V;
wire   [40:0] op_V_assign_4_0_40_addsub_2_fu_1238_ap_return;
reg   [31:0] ap_phi_mux_p_1_phi_fu_330_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter1_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter2_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter3_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter4_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter5_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter6_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter7_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter8_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter9_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter10_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter11_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter12_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter13_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter14_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter15_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter16_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter17_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter18_p_1_reg_326;
reg   [31:0] ap_phi_reg_pp0_iter19_p_1_reg_326;
wire   [31:0] f_fu_4052_p1;
wire    ap_block_pp0_stage0;
wire   [42:0] x_V_cast_fu_1434_p1;
wire   [0:0] p_063_26_fu_3019_p2;
wire   [0:0] p_063_29_fu_3196_p2;
wire   [0:0] p_063_30_fu_3235_p2;
wire   [0:0] p_063_32_fu_3374_p2;
wire   [0:0] p_063_33_fu_3413_p2;
wire   [0:0] p_063_34_fu_3475_p2;
wire   [0:0] p_063_35_fu_3553_p2;
wire   [0:0] p_063_36_fu_3592_p2;
wire   [0:0] p_063_37_fu_3654_p2;
wire   [0:0] tmp_1320_fu_1456_p3;
wire   [0:0] tmp_1324_fu_1512_p3;
wire   [0:0] tmp_1332_fu_1618_p3;
wire   [0:0] tmp_1336_fu_1674_p3;
wire   [0:0] tmp_1344_fu_1780_p3;
wire   [0:0] tmp_1348_fu_1836_p3;
wire   [0:0] tmp_1356_fu_1961_p3;
wire   [0:0] tmp_1360_fu_2017_p3;
wire   [0:0] tmp_1368_fu_2142_p3;
wire   [0:0] tmp_1372_fu_2198_p3;
wire   [0:0] tmp_1380_fu_2323_p3;
wire   [0:0] tmp_1384_fu_2379_p3;
wire   [0:0] tmp_1392_fu_2504_p3;
wire   [0:0] tmp_1396_fu_2560_p3;
wire   [0:0] tmp_1404_fu_2685_p3;
wire   [0:0] tmp_1408_fu_2741_p3;
wire   [0:0] tmp_1416_fu_2866_p3;
wire   [0:0] tmp_1420_fu_2922_p3;
wire   [0:0] tmp_1428_fu_3048_p3;
wire   [0:0] tmp_1432_fu_3104_p3;
wire   [0:0] tmp_1440_fu_3226_p3;
wire   [0:0] tmp_1444_fu_3287_p3;
wire   [0:0] tmp_1452_fu_3404_p3;
wire   [0:0] tmp_1456_fu_3466_p3;
wire   [0:0] tmp_1464_fu_3583_p3;
wire   [0:0] tmp_1468_fu_3645_p3;
wire   [0:0] tmp_1475_fu_3756_p3;
wire   [31:0] p_Val2_s_fu_1255_p1;
wire   [31:0] p_Val2_196_fu_1273_p1;
wire   [7:0] loc_V_25_fu_1277_p4;
wire   [8:0] rhs_V_fu_1291_p1;
wire   [7:0] loc_V_fu_1259_p4;
wire   [8:0] r_V_fu_1295_p2;
wire   [8:0] lhs_V_fu_1301_p1;
wire   [22:0] loc_V_26_fu_1287_p1;
wire   [39:0] y_V_fu_1323_p4;
wire   [8:0] r_V_12_fu_1317_p2;
wire   [0:0] isNeg_fu_1343_p3;
wire   [8:0] tmp_613_fu_1351_p2;
wire   [8:0] sh_assign_7_fu_1357_p3;
wire   [42:0] y_V_cast_fu_1333_p1;
wire   [42:0] tmp_614_fu_1365_p1;
wire   [39:0] tmp_1715_cast_fu_1369_p1;
wire   [0:0] tmp_612_fu_1337_p2;
wire   [39:0] tmp_616_fu_1379_p2;
wire   [39:0] sel_tmp_fu_1385_p3;
wire   [0:0] sel_tmp1_fu_1397_p2;
wire   [0:0] sel_tmp2_fu_1403_p2;
wire   [42:0] tmp_615_fu_1373_p2;
wire   [42:0] sel_tmp_cast_fu_1393_p1;
wire   [39:0] x_V_fu_1425_p4;
wire   [41:0] tmp_617_fu_1472_p4;
wire   [41:0] tmp_618_fu_1492_p4;
wire   [40:0] tmp_619_fu_1528_p4;
wire   [40:0] tmp_620_fu_1547_p4;
wire   [38:0] tmp_623_fu_1634_p4;
wire   [38:0] tmp_624_fu_1654_p4;
wire   [37:0] tmp_625_fu_1690_p4;
wire   [37:0] tmp_626_fu_1709_p4;
wire   [35:0] tmp_629_fu_1796_p4;
wire   [35:0] tmp_630_fu_1816_p4;
wire   [34:0] tmp_631_fu_1852_p4;
wire   [34:0] tmp_632_fu_1871_p4;
wire   [32:0] tmp_635_fu_1977_p4;
wire   [32:0] tmp_636_fu_1997_p4;
wire   [31:0] tmp_637_fu_2033_p4;
wire   [31:0] tmp_638_fu_2052_p4;
wire   [29:0] tmp_641_fu_2158_p4;
wire   [29:0] tmp_642_fu_2178_p4;
wire   [28:0] tmp_643_fu_2214_p4;
wire   [28:0] tmp_644_fu_2233_p4;
wire   [26:0] tmp_647_fu_2339_p4;
wire   [26:0] tmp_648_fu_2359_p4;
wire   [25:0] tmp_649_fu_2395_p4;
wire   [25:0] tmp_650_fu_2414_p4;
wire   [23:0] tmp_653_fu_2520_p4;
wire   [23:0] tmp_654_fu_2540_p4;
wire   [22:0] tmp_655_fu_2576_p4;
wire   [22:0] tmp_656_fu_2595_p4;
wire   [20:0] tmp_659_fu_2701_p4;
wire   [20:0] tmp_660_fu_2721_p4;
wire   [19:0] tmp_661_fu_2757_p4;
wire   [19:0] tmp_662_fu_2776_p4;
wire   [17:0] tmp_665_fu_2882_p4;
wire   [17:0] tmp_666_fu_2902_p4;
wire   [16:0] tmp_667_fu_2938_p4;
wire   [16:0] tmp_668_fu_2957_p4;
wire   [14:0] tmp_671_fu_3064_p4;
wire   [14:0] tmp_672_fu_3084_p4;
wire   [13:0] tmp_673_fu_3120_p4;
wire   [13:0] tmp_674_fu_3139_p4;
wire   [11:0] tmp_677_fu_3243_p4;
wire   [11:0] tmp_678_fu_3263_p4;
wire   [10:0] tmp_679_fu_3303_p4;
wire   [10:0] tmp_680_fu_3322_p4;
wire   [8:0] tmp_683_fu_3421_p4;
wire   [8:0] tmp_684_fu_3441_p4;
wire   [7:0] tmp_685_fu_3483_p4;
wire   [7:0] tmp_686_fu_3502_p4;
wire   [5:0] tmp_689_fu_3600_p4;
wire   [5:0] tmp_690_fu_3620_p4;
wire   [4:0] tmp_691_fu_3662_p4;
wire   [4:0] tmp_692_fu_3681_p4;
wire   [2:0] tmp_695_fu_3772_p4;
wire   [0:0] tmp_1477_fu_3792_p3;
reg   [39:0] p_Result_s_fu_3836_p4;
wire   [63:0] p_Result_207_fu_3846_p3;
reg   [63:0] tmp_698_fu_3854_p3;
wire   [31:0] num_zeros_fu_3862_p1;
wire   [31:0] msb_idx_fu_3866_p2;
wire   [0:0] tmp_1482_fu_3876_p3;
wire   [30:0] tmp_1481_fu_3872_p1;
wire   [25:0] tmp_1483_fu_3892_p4;
wire   [5:0] tmp_1485_fu_3908_p1;
wire   [0:0] tmp_1486_fu_3912_p2;
reg   [39:0] tmp_1488_fu_3924_p4;
wire   [5:0] tmp_1489_fu_3934_p2;
wire   [5:0] tmp_1487_fu_3918_p2;
wire   [5:0] tmp_1491_fu_3948_p3;
wire   [39:0] tmp_1490_fu_3940_p3;
wire   [39:0] tmp_1492_fu_3956_p1;
wire   [39:0] tmp_1493_fu_3960_p2;
wire   [30:0] tmp_699_fu_3977_p2;
wire   [31:0] tmp32_V_fu_3974_p1;
wire   [31:0] tmp_1777_cast_fu_3982_p1;
wire   [31:0] tmp32_V_81_fu_3986_p2;
wire   [31:0] grp_fu_1252_p1;
wire   [0:0] tmp_700_fu_4012_p2;
wire   [6:0] tmp6_fu_4017_p3;
wire   [7:0] tmp6_cast_fu_4025_p1;
wire   [7:0] p_Repl2_113_trunc_fu_4029_p2;
wire   [8:0] tmp_701_fu_4034_p3;
wire   [31:0] p_Result_208_fu_4041_p5;
reg    grp_fu_1246_ce;
reg    grp_fu_1252_ce;
reg    ap_ce_reg;
reg   [31:0] y_in_int_reg;
reg   [31:0] x_in_int_reg;
reg   [31:0] ap_return_int_reg;
reg    ap_condition_1282;

addsub_1 op_V_assign_2_addsub_1_fu_342(
    .ap_ready(op_V_assign_2_addsub_1_fu_342_ap_ready),
    .a_V(x_V_cast_fu_1434_p1),
    .b_V(y_reg_4080),
    .add_V(op_V_assign_2_addsub_1_fu_342_add_V),
    .ap_return(op_V_assign_2_addsub_1_fu_342_ap_return)
);

addsub_1 op_V_assign_2_0_1_addsub_1_fu_349(
    .ap_ready(op_V_assign_2_0_1_addsub_1_fu_349_ap_ready),
    .a_V(op_V_assign_2_0_1_addsub_1_fu_349_a_V),
    .b_V(op_V_assign_2_0_1_addsub_1_fu_349_b_V),
    .add_V(op_V_assign_2_0_1_addsub_1_fu_349_add_V),
    .ap_return(op_V_assign_2_0_1_addsub_1_fu_349_ap_return)
);

addsub_1 op_V_assign_2_0_2_addsub_1_fu_356(
    .ap_ready(op_V_assign_2_0_2_addsub_1_fu_356_ap_ready),
    .a_V(op_V_assign_2_0_2_addsub_1_fu_356_a_V),
    .b_V(op_V_assign_2_0_2_addsub_1_fu_356_b_V),
    .add_V(op_V_assign_2_0_2_addsub_1_fu_356_add_V),
    .ap_return(op_V_assign_2_0_2_addsub_1_fu_356_ap_return)
);

addsub_1 op_V_assign_2_0_3_addsub_1_fu_363(
    .ap_ready(op_V_assign_2_0_3_addsub_1_fu_363_ap_ready),
    .a_V(tmp_1325_reg_4107),
    .b_V(op_V_assign_2_0_3_addsub_1_fu_363_b_V),
    .add_V(op_V_assign_2_0_3_addsub_1_fu_363_add_V),
    .ap_return(op_V_assign_2_0_3_addsub_1_fu_363_ap_return)
);

addsub_1 op_V_assign_2_0_4_addsub_1_fu_370(
    .ap_ready(op_V_assign_2_0_4_addsub_1_fu_370_ap_ready),
    .a_V(op_V_assign_2_0_4_addsub_1_fu_370_a_V),
    .b_V(op_V_assign_2_0_4_addsub_1_fu_370_b_V),
    .add_V(op_V_assign_2_0_4_addsub_1_fu_370_add_V),
    .ap_return(op_V_assign_2_0_4_addsub_1_fu_370_ap_return)
);

addsub_1 op_V_assign_2_0_5_addsub_1_fu_377(
    .ap_ready(op_V_assign_2_0_5_addsub_1_fu_377_ap_ready),
    .a_V(op_V_assign_2_0_5_addsub_1_fu_377_a_V),
    .b_V(op_V_assign_2_0_5_addsub_1_fu_377_b_V),
    .add_V(op_V_assign_2_0_5_addsub_1_fu_377_add_V),
    .ap_return(op_V_assign_2_0_5_addsub_1_fu_377_ap_return)
);

addsub_1 op_V_assign_2_0_6_addsub_1_fu_384(
    .ap_ready(op_V_assign_2_0_6_addsub_1_fu_384_ap_ready),
    .a_V(tmp_1337_reg_4148),
    .b_V(op_V_assign_2_0_6_addsub_1_fu_384_b_V),
    .add_V(op_V_assign_2_0_6_addsub_1_fu_384_add_V),
    .ap_return(op_V_assign_2_0_6_addsub_1_fu_384_ap_return)
);

addsub_1 op_V_assign_2_0_7_addsub_1_fu_391(
    .ap_ready(op_V_assign_2_0_7_addsub_1_fu_391_ap_ready),
    .a_V(op_V_assign_2_0_7_addsub_1_fu_391_a_V),
    .b_V(op_V_assign_2_0_7_addsub_1_fu_391_b_V),
    .add_V(op_V_assign_2_0_7_addsub_1_fu_391_add_V),
    .ap_return(op_V_assign_2_0_7_addsub_1_fu_391_ap_return)
);

addsub_1 op_V_assign_2_0_8_addsub_1_fu_398(
    .ap_ready(op_V_assign_2_0_8_addsub_1_fu_398_ap_ready),
    .a_V(op_V_assign_2_0_8_addsub_1_fu_398_a_V),
    .b_V(op_V_assign_2_0_8_addsub_1_fu_398_b_V),
    .add_V(op_V_assign_2_0_8_addsub_1_fu_398_add_V),
    .ap_return(op_V_assign_2_0_8_addsub_1_fu_398_ap_return)
);

addsub_1 op_V_assign_2_0_9_addsub_1_fu_405(
    .ap_ready(op_V_assign_2_0_9_addsub_1_fu_405_ap_ready),
    .a_V(tmp_1349_reg_4189),
    .b_V(op_V_assign_2_0_9_addsub_1_fu_405_b_V),
    .add_V(op_V_assign_2_0_9_addsub_1_fu_405_add_V),
    .ap_return(op_V_assign_2_0_9_addsub_1_fu_405_ap_return)
);

addsub_1 op_V_assign_2_0_s_addsub_1_fu_412(
    .ap_ready(op_V_assign_2_0_s_addsub_1_fu_412_ap_ready),
    .a_V(op_V_assign_2_0_s_addsub_1_fu_412_a_V),
    .b_V(op_V_assign_2_0_s_addsub_1_fu_412_b_V),
    .add_V(op_V_assign_2_0_s_addsub_1_fu_412_add_V),
    .ap_return(op_V_assign_2_0_s_addsub_1_fu_412_ap_return)
);

addsub_1 op_V_assign_2_0_10_addsub_1_fu_419(
    .ap_ready(op_V_assign_2_0_10_addsub_1_fu_419_ap_ready),
    .a_V(op_V_assign_2_0_10_addsub_1_fu_419_a_V),
    .b_V(op_V_assign_2_0_10_addsub_1_fu_419_b_V),
    .add_V(op_V_assign_2_0_10_addsub_1_fu_419_add_V),
    .ap_return(op_V_assign_2_0_10_addsub_1_fu_419_ap_return)
);

addsub_1 op_V_assign_2_0_11_addsub_1_fu_426(
    .ap_ready(op_V_assign_2_0_11_addsub_1_fu_426_ap_ready),
    .a_V(tmp_1361_reg_4235),
    .b_V(op_V_assign_2_0_11_addsub_1_fu_426_b_V),
    .add_V(op_V_assign_2_0_11_addsub_1_fu_426_add_V),
    .ap_return(op_V_assign_2_0_11_addsub_1_fu_426_ap_return)
);

addsub_1 op_V_assign_2_0_12_addsub_1_fu_433(
    .ap_ready(op_V_assign_2_0_12_addsub_1_fu_433_ap_ready),
    .a_V(op_V_assign_2_0_12_addsub_1_fu_433_a_V),
    .b_V(op_V_assign_2_0_12_addsub_1_fu_433_b_V),
    .add_V(op_V_assign_2_0_12_addsub_1_fu_433_add_V),
    .ap_return(op_V_assign_2_0_12_addsub_1_fu_433_ap_return)
);

addsub_1 op_V_assign_2_0_13_addsub_1_fu_440(
    .ap_ready(op_V_assign_2_0_13_addsub_1_fu_440_ap_ready),
    .a_V(op_V_assign_2_0_13_addsub_1_fu_440_a_V),
    .b_V(op_V_assign_2_0_13_addsub_1_fu_440_b_V),
    .add_V(op_V_assign_2_0_13_addsub_1_fu_440_add_V),
    .ap_return(op_V_assign_2_0_13_addsub_1_fu_440_ap_return)
);

addsub_1 op_V_assign_2_0_14_addsub_1_fu_447(
    .ap_ready(op_V_assign_2_0_14_addsub_1_fu_447_ap_ready),
    .a_V(tmp_1373_reg_4281),
    .b_V(op_V_assign_2_0_14_addsub_1_fu_447_b_V),
    .add_V(op_V_assign_2_0_14_addsub_1_fu_447_add_V),
    .ap_return(op_V_assign_2_0_14_addsub_1_fu_447_ap_return)
);

addsub_1 op_V_assign_2_0_15_addsub_1_fu_454(
    .ap_ready(op_V_assign_2_0_15_addsub_1_fu_454_ap_ready),
    .a_V(op_V_assign_2_0_15_addsub_1_fu_454_a_V),
    .b_V(op_V_assign_2_0_15_addsub_1_fu_454_b_V),
    .add_V(op_V_assign_2_0_15_addsub_1_fu_454_add_V),
    .ap_return(op_V_assign_2_0_15_addsub_1_fu_454_ap_return)
);

addsub_1 op_V_assign_2_0_16_addsub_1_fu_461(
    .ap_ready(op_V_assign_2_0_16_addsub_1_fu_461_ap_ready),
    .a_V(op_V_assign_2_0_16_addsub_1_fu_461_a_V),
    .b_V(op_V_assign_2_0_16_addsub_1_fu_461_b_V),
    .add_V(op_V_assign_2_0_16_addsub_1_fu_461_add_V),
    .ap_return(op_V_assign_2_0_16_addsub_1_fu_461_ap_return)
);

addsub_1 op_V_assign_2_0_17_addsub_1_fu_468(
    .ap_ready(op_V_assign_2_0_17_addsub_1_fu_468_ap_ready),
    .a_V(tmp_1385_reg_4327),
    .b_V(op_V_assign_2_0_17_addsub_1_fu_468_b_V),
    .add_V(op_V_assign_2_0_17_addsub_1_fu_468_add_V),
    .ap_return(op_V_assign_2_0_17_addsub_1_fu_468_ap_return)
);

addsub_1 op_V_assign_2_0_18_addsub_1_fu_475(
    .ap_ready(op_V_assign_2_0_18_addsub_1_fu_475_ap_ready),
    .a_V(op_V_assign_2_0_18_addsub_1_fu_475_a_V),
    .b_V(op_V_assign_2_0_18_addsub_1_fu_475_b_V),
    .add_V(op_V_assign_2_0_18_addsub_1_fu_475_add_V),
    .ap_return(op_V_assign_2_0_18_addsub_1_fu_475_ap_return)
);

addsub_1 op_V_assign_2_0_19_addsub_1_fu_482(
    .ap_ready(op_V_assign_2_0_19_addsub_1_fu_482_ap_ready),
    .a_V(op_V_assign_2_0_19_addsub_1_fu_482_a_V),
    .b_V(op_V_assign_2_0_19_addsub_1_fu_482_b_V),
    .add_V(op_V_assign_2_0_19_addsub_1_fu_482_add_V),
    .ap_return(op_V_assign_2_0_19_addsub_1_fu_482_ap_return)
);

addsub_1 op_V_assign_2_0_20_addsub_1_fu_489(
    .ap_ready(op_V_assign_2_0_20_addsub_1_fu_489_ap_ready),
    .a_V(tmp_1397_reg_4378),
    .b_V(op_V_assign_2_0_20_addsub_1_fu_489_b_V),
    .add_V(op_V_assign_2_0_20_addsub_1_fu_489_add_V),
    .ap_return(op_V_assign_2_0_20_addsub_1_fu_489_ap_return)
);

addsub_1 op_V_assign_2_0_21_addsub_1_fu_496(
    .ap_ready(op_V_assign_2_0_21_addsub_1_fu_496_ap_ready),
    .a_V(op_V_assign_2_0_21_addsub_1_fu_496_a_V),
    .b_V(op_V_assign_2_0_21_addsub_1_fu_496_b_V),
    .add_V(op_V_assign_2_0_21_addsub_1_fu_496_add_V),
    .ap_return(op_V_assign_2_0_21_addsub_1_fu_496_ap_return)
);

addsub_1 op_V_assign_2_0_22_addsub_1_fu_503(
    .ap_ready(op_V_assign_2_0_22_addsub_1_fu_503_ap_ready),
    .a_V(op_V_assign_2_0_22_addsub_1_fu_503_a_V),
    .b_V(op_V_assign_2_0_22_addsub_1_fu_503_b_V),
    .add_V(op_V_assign_2_0_22_addsub_1_fu_503_add_V),
    .ap_return(op_V_assign_2_0_22_addsub_1_fu_503_ap_return)
);

addsub_1 op_V_assign_2_0_23_addsub_1_fu_510(
    .ap_ready(op_V_assign_2_0_23_addsub_1_fu_510_ap_ready),
    .a_V(tmp_1409_reg_4424),
    .b_V(op_V_assign_2_0_23_addsub_1_fu_510_b_V),
    .add_V(op_V_assign_2_0_23_addsub_1_fu_510_add_V),
    .ap_return(op_V_assign_2_0_23_addsub_1_fu_510_ap_return)
);

addsub_1 op_V_assign_2_0_24_addsub_1_fu_517(
    .ap_ready(op_V_assign_2_0_24_addsub_1_fu_517_ap_ready),
    .a_V(op_V_assign_2_0_24_addsub_1_fu_517_a_V),
    .b_V(op_V_assign_2_0_24_addsub_1_fu_517_b_V),
    .add_V(op_V_assign_2_0_24_addsub_1_fu_517_add_V),
    .ap_return(op_V_assign_2_0_24_addsub_1_fu_517_ap_return)
);

addsub_1 op_V_assign_2_0_25_addsub_1_fu_524(
    .ap_ready(op_V_assign_2_0_25_addsub_1_fu_524_ap_ready),
    .a_V(op_V_assign_2_0_25_addsub_1_fu_524_a_V),
    .b_V(op_V_assign_2_0_25_addsub_1_fu_524_b_V),
    .add_V(op_V_assign_2_0_25_addsub_1_fu_524_add_V),
    .ap_return(op_V_assign_2_0_25_addsub_1_fu_524_ap_return)
);

addsub_1 op_V_assign_2_0_26_addsub_1_fu_531(
    .ap_ready(op_V_assign_2_0_26_addsub_1_fu_531_ap_ready),
    .a_V(tmp_1421_reg_4470),
    .b_V(op_V_assign_2_0_26_addsub_1_fu_531_b_V),
    .add_V(p_063_26_fu_3019_p2),
    .ap_return(op_V_assign_2_0_26_addsub_1_fu_531_ap_return)
);

addsub_1 op_V_assign_2_0_27_addsub_1_fu_538(
    .ap_ready(op_V_assign_2_0_27_addsub_1_fu_538_ap_ready),
    .a_V(op_V_assign_2_0_27_addsub_1_fu_538_a_V),
    .b_V(op_V_assign_2_0_27_addsub_1_fu_538_b_V),
    .add_V(op_V_assign_2_0_27_addsub_1_fu_538_add_V),
    .ap_return(op_V_assign_2_0_27_addsub_1_fu_538_ap_return)
);

addsub_1 op_V_assign_2_0_28_addsub_1_fu_545(
    .ap_ready(op_V_assign_2_0_28_addsub_1_fu_545_ap_ready),
    .a_V(op_V_assign_2_0_28_addsub_1_fu_545_a_V),
    .b_V(op_V_assign_2_0_28_addsub_1_fu_545_b_V),
    .add_V(op_V_assign_2_0_28_addsub_1_fu_545_add_V),
    .ap_return(op_V_assign_2_0_28_addsub_1_fu_545_ap_return)
);

addsub_1 op_V_assign_2_0_29_addsub_1_fu_552(
    .ap_ready(op_V_assign_2_0_29_addsub_1_fu_552_ap_ready),
    .a_V(tmp_1433_reg_4511),
    .b_V(op_V_assign_2_0_29_addsub_1_fu_552_b_V),
    .add_V(p_063_29_fu_3196_p2),
    .ap_return(op_V_assign_2_0_29_addsub_1_fu_552_ap_return)
);

addsub_1 op_V_assign_2_0_30_addsub_1_fu_559(
    .ap_ready(op_V_assign_2_0_30_addsub_1_fu_559_ap_ready),
    .a_V(op_V_assign_2_0_30_addsub_1_fu_559_a_V),
    .b_V(op_V_assign_2_0_30_addsub_1_fu_559_b_V),
    .add_V(p_063_30_fu_3235_p2),
    .ap_return(op_V_assign_2_0_30_addsub_1_fu_559_ap_return)
);

addsub_1 op_V_assign_2_0_31_addsub_1_fu_566(
    .ap_ready(op_V_assign_2_0_31_addsub_1_fu_566_ap_ready),
    .a_V(op_V_assign_2_0_31_addsub_1_fu_566_a_V),
    .b_V(op_V_assign_2_0_31_addsub_1_fu_566_b_V),
    .add_V(op_V_assign_2_0_31_addsub_1_fu_566_add_V),
    .ap_return(op_V_assign_2_0_31_addsub_1_fu_566_ap_return)
);

addsub_1 op_V_assign_2_0_32_addsub_1_fu_573(
    .ap_ready(op_V_assign_2_0_32_addsub_1_fu_573_ap_ready),
    .a_V(tmp_1445_reg_4547),
    .b_V(op_V_assign_2_0_32_addsub_1_fu_573_b_V),
    .add_V(p_063_32_fu_3374_p2),
    .ap_return(op_V_assign_2_0_32_addsub_1_fu_573_ap_return)
);

addsub_1 op_V_assign_2_0_33_addsub_1_fu_580(
    .ap_ready(op_V_assign_2_0_33_addsub_1_fu_580_ap_ready),
    .a_V(op_V_assign_2_0_33_addsub_1_fu_580_a_V),
    .b_V(op_V_assign_2_0_33_addsub_1_fu_580_b_V),
    .add_V(p_063_33_fu_3413_p2),
    .ap_return(op_V_assign_2_0_33_addsub_1_fu_580_ap_return)
);

addsub_1 op_V_assign_2_0_34_addsub_1_fu_587(
    .ap_ready(op_V_assign_2_0_34_addsub_1_fu_587_ap_ready),
    .a_V(op_V_assign_2_0_34_addsub_1_fu_587_a_V),
    .b_V(op_V_assign_2_0_34_addsub_1_fu_587_b_V),
    .add_V(p_063_34_fu_3475_p2),
    .ap_return(op_V_assign_2_0_34_addsub_1_fu_587_ap_return)
);

addsub_1 op_V_assign_2_0_35_addsub_1_fu_594(
    .ap_ready(op_V_assign_2_0_35_addsub_1_fu_594_ap_ready),
    .a_V(tmp_1457_reg_4573),
    .b_V(op_V_assign_2_0_35_addsub_1_fu_594_b_V),
    .add_V(p_063_35_fu_3553_p2),
    .ap_return(op_V_assign_2_0_35_addsub_1_fu_594_ap_return)
);

addsub_1 op_V_assign_2_0_36_addsub_1_fu_601(
    .ap_ready(op_V_assign_2_0_36_addsub_1_fu_601_ap_ready),
    .a_V(op_V_assign_2_0_36_addsub_1_fu_601_a_V),
    .b_V(op_V_assign_2_0_36_addsub_1_fu_601_b_V),
    .add_V(p_063_36_fu_3592_p2),
    .ap_return(op_V_assign_2_0_36_addsub_1_fu_601_ap_return)
);

addsub_1 op_V_assign_2_0_37_addsub_1_fu_608(
    .ap_ready(op_V_assign_2_0_37_addsub_1_fu_608_ap_ready),
    .a_V(op_V_assign_2_0_37_addsub_1_fu_608_a_V),
    .b_V(op_V_assign_2_0_37_addsub_1_fu_608_b_V),
    .add_V(p_063_37_fu_3654_p2),
    .ap_return(op_V_assign_2_0_37_addsub_1_fu_608_ap_return)
);

addsub_1 op_V_assign_2_0_38_addsub_1_fu_615(
    .ap_ready(op_V_assign_2_0_38_addsub_1_fu_615_ap_ready),
    .a_V(tmp_1469_reg_4604),
    .b_V(op_V_assign_2_0_38_addsub_1_fu_615_b_V),
    .add_V(p_063_38_reg_4624),
    .ap_return(op_V_assign_2_0_38_addsub_1_fu_615_ap_return)
);

addsub op_V_assign_3_addsub_fu_622(
    .ap_ready(op_V_assign_3_addsub_fu_622_ap_ready),
    .a_V(y_reg_4080),
    .b_V(x_V_cast_fu_1434_p1),
    .add(op_V_assign_3_addsub_fu_622_add),
    .ap_return(op_V_assign_3_addsub_fu_622_ap_return)
);

addsub op_V_assign_3_0_1_addsub_fu_629(
    .ap_ready(op_V_assign_3_0_1_addsub_fu_629_ap_ready),
    .a_V(op_V_assign_3_0_1_addsub_fu_629_a_V),
    .b_V(op_V_assign_3_0_1_addsub_fu_629_b_V),
    .add(op_V_assign_3_0_1_addsub_fu_629_add),
    .ap_return(op_V_assign_3_0_1_addsub_fu_629_ap_return)
);

addsub op_V_assign_3_0_2_addsub_fu_636(
    .ap_ready(op_V_assign_3_0_2_addsub_fu_636_ap_ready),
    .a_V(op_V_assign_3_0_2_addsub_fu_636_a_V),
    .b_V(op_V_assign_3_0_2_addsub_fu_636_b_V),
    .add(op_V_assign_3_0_2_addsub_fu_636_add),
    .ap_return(op_V_assign_3_0_2_addsub_fu_636_ap_return)
);

addsub op_V_assign_3_0_3_addsub_fu_643(
    .ap_ready(op_V_assign_3_0_3_addsub_fu_643_ap_ready),
    .a_V(tmp_1326_reg_4112),
    .b_V(op_V_assign_3_0_3_addsub_fu_643_b_V),
    .add(op_V_assign_3_0_3_addsub_fu_643_add),
    .ap_return(op_V_assign_3_0_3_addsub_fu_643_ap_return)
);

addsub op_V_assign_3_0_4_addsub_fu_650(
    .ap_ready(op_V_assign_3_0_4_addsub_fu_650_ap_ready),
    .a_V(op_V_assign_3_0_4_addsub_fu_650_a_V),
    .b_V(op_V_assign_3_0_4_addsub_fu_650_b_V),
    .add(op_V_assign_3_0_4_addsub_fu_650_add),
    .ap_return(op_V_assign_3_0_4_addsub_fu_650_ap_return)
);

addsub op_V_assign_3_0_5_addsub_fu_657(
    .ap_ready(op_V_assign_3_0_5_addsub_fu_657_ap_ready),
    .a_V(op_V_assign_3_0_5_addsub_fu_657_a_V),
    .b_V(op_V_assign_3_0_5_addsub_fu_657_b_V),
    .add(op_V_assign_3_0_5_addsub_fu_657_add),
    .ap_return(op_V_assign_3_0_5_addsub_fu_657_ap_return)
);

addsub op_V_assign_3_0_6_addsub_fu_664(
    .ap_ready(op_V_assign_3_0_6_addsub_fu_664_ap_ready),
    .a_V(tmp_1338_reg_4153),
    .b_V(op_V_assign_3_0_6_addsub_fu_664_b_V),
    .add(op_V_assign_3_0_6_addsub_fu_664_add),
    .ap_return(op_V_assign_3_0_6_addsub_fu_664_ap_return)
);

addsub op_V_assign_3_0_7_addsub_fu_671(
    .ap_ready(op_V_assign_3_0_7_addsub_fu_671_ap_ready),
    .a_V(op_V_assign_3_0_7_addsub_fu_671_a_V),
    .b_V(op_V_assign_3_0_7_addsub_fu_671_b_V),
    .add(op_V_assign_3_0_7_addsub_fu_671_add),
    .ap_return(op_V_assign_3_0_7_addsub_fu_671_ap_return)
);

addsub op_V_assign_3_0_8_addsub_fu_678(
    .ap_ready(op_V_assign_3_0_8_addsub_fu_678_ap_ready),
    .a_V(op_V_assign_3_0_8_addsub_fu_678_a_V),
    .b_V(op_V_assign_3_0_8_addsub_fu_678_b_V),
    .add(op_V_assign_3_0_8_addsub_fu_678_add),
    .ap_return(op_V_assign_3_0_8_addsub_fu_678_ap_return)
);

addsub op_V_assign_3_0_9_addsub_fu_685(
    .ap_ready(op_V_assign_3_0_9_addsub_fu_685_ap_ready),
    .a_V(tmp_1350_reg_4194),
    .b_V(op_V_assign_3_0_9_addsub_fu_685_b_V),
    .add(op_V_assign_3_0_9_addsub_fu_685_add),
    .ap_return(op_V_assign_3_0_9_addsub_fu_685_ap_return)
);

addsub op_V_assign_3_0_s_addsub_fu_692(
    .ap_ready(op_V_assign_3_0_s_addsub_fu_692_ap_ready),
    .a_V(op_V_assign_3_0_s_addsub_fu_692_a_V),
    .b_V(op_V_assign_3_0_s_addsub_fu_692_b_V),
    .add(op_V_assign_3_0_s_addsub_fu_692_add),
    .ap_return(op_V_assign_3_0_s_addsub_fu_692_ap_return)
);

addsub op_V_assign_3_0_10_addsub_fu_699(
    .ap_ready(op_V_assign_3_0_10_addsub_fu_699_ap_ready),
    .a_V(op_V_assign_3_0_10_addsub_fu_699_a_V),
    .b_V(op_V_assign_3_0_10_addsub_fu_699_b_V),
    .add(op_V_assign_3_0_10_addsub_fu_699_add),
    .ap_return(op_V_assign_3_0_10_addsub_fu_699_ap_return)
);

addsub op_V_assign_3_0_11_addsub_fu_706(
    .ap_ready(op_V_assign_3_0_11_addsub_fu_706_ap_ready),
    .a_V(tmp_1362_reg_4240),
    .b_V(op_V_assign_3_0_11_addsub_fu_706_b_V),
    .add(op_V_assign_3_0_11_addsub_fu_706_add),
    .ap_return(op_V_assign_3_0_11_addsub_fu_706_ap_return)
);

addsub op_V_assign_3_0_12_addsub_fu_713(
    .ap_ready(op_V_assign_3_0_12_addsub_fu_713_ap_ready),
    .a_V(op_V_assign_3_0_12_addsub_fu_713_a_V),
    .b_V(op_V_assign_3_0_12_addsub_fu_713_b_V),
    .add(op_V_assign_3_0_12_addsub_fu_713_add),
    .ap_return(op_V_assign_3_0_12_addsub_fu_713_ap_return)
);

addsub op_V_assign_3_0_13_addsub_fu_720(
    .ap_ready(op_V_assign_3_0_13_addsub_fu_720_ap_ready),
    .a_V(op_V_assign_3_0_13_addsub_fu_720_a_V),
    .b_V(op_V_assign_3_0_13_addsub_fu_720_b_V),
    .add(op_V_assign_3_0_13_addsub_fu_720_add),
    .ap_return(op_V_assign_3_0_13_addsub_fu_720_ap_return)
);

addsub op_V_assign_3_0_14_addsub_fu_727(
    .ap_ready(op_V_assign_3_0_14_addsub_fu_727_ap_ready),
    .a_V(tmp_1374_reg_4286),
    .b_V(op_V_assign_3_0_14_addsub_fu_727_b_V),
    .add(op_V_assign_3_0_14_addsub_fu_727_add),
    .ap_return(op_V_assign_3_0_14_addsub_fu_727_ap_return)
);

addsub op_V_assign_3_0_15_addsub_fu_734(
    .ap_ready(op_V_assign_3_0_15_addsub_fu_734_ap_ready),
    .a_V(op_V_assign_3_0_15_addsub_fu_734_a_V),
    .b_V(op_V_assign_3_0_15_addsub_fu_734_b_V),
    .add(op_V_assign_3_0_15_addsub_fu_734_add),
    .ap_return(op_V_assign_3_0_15_addsub_fu_734_ap_return)
);

addsub op_V_assign_3_0_16_addsub_fu_741(
    .ap_ready(op_V_assign_3_0_16_addsub_fu_741_ap_ready),
    .a_V(op_V_assign_3_0_16_addsub_fu_741_a_V),
    .b_V(op_V_assign_3_0_16_addsub_fu_741_b_V),
    .add(op_V_assign_3_0_16_addsub_fu_741_add),
    .ap_return(op_V_assign_3_0_16_addsub_fu_741_ap_return)
);

addsub op_V_assign_3_0_17_addsub_fu_748(
    .ap_ready(op_V_assign_3_0_17_addsub_fu_748_ap_ready),
    .a_V(tmp_1386_reg_4332),
    .b_V(op_V_assign_3_0_17_addsub_fu_748_b_V),
    .add(op_V_assign_3_0_17_addsub_fu_748_add),
    .ap_return(op_V_assign_3_0_17_addsub_fu_748_ap_return)
);

addsub op_V_assign_3_0_18_addsub_fu_755(
    .ap_ready(op_V_assign_3_0_18_addsub_fu_755_ap_ready),
    .a_V(op_V_assign_3_0_18_addsub_fu_755_a_V),
    .b_V(op_V_assign_3_0_18_addsub_fu_755_b_V),
    .add(op_V_assign_3_0_18_addsub_fu_755_add),
    .ap_return(op_V_assign_3_0_18_addsub_fu_755_ap_return)
);

addsub op_V_assign_3_0_19_addsub_fu_762(
    .ap_ready(op_V_assign_3_0_19_addsub_fu_762_ap_ready),
    .a_V(op_V_assign_3_0_19_addsub_fu_762_a_V),
    .b_V(op_V_assign_3_0_19_addsub_fu_762_b_V),
    .add(op_V_assign_3_0_19_addsub_fu_762_add),
    .ap_return(op_V_assign_3_0_19_addsub_fu_762_ap_return)
);

addsub op_V_assign_3_0_20_addsub_fu_769(
    .ap_ready(op_V_assign_3_0_20_addsub_fu_769_ap_ready),
    .a_V(tmp_1398_reg_4383),
    .b_V(op_V_assign_3_0_20_addsub_fu_769_b_V),
    .add(op_V_assign_3_0_20_addsub_fu_769_add),
    .ap_return(op_V_assign_3_0_20_addsub_fu_769_ap_return)
);

addsub op_V_assign_3_0_21_addsub_fu_776(
    .ap_ready(op_V_assign_3_0_21_addsub_fu_776_ap_ready),
    .a_V(op_V_assign_3_0_21_addsub_fu_776_a_V),
    .b_V(op_V_assign_3_0_21_addsub_fu_776_b_V),
    .add(op_V_assign_3_0_21_addsub_fu_776_add),
    .ap_return(op_V_assign_3_0_21_addsub_fu_776_ap_return)
);

addsub op_V_assign_3_0_22_addsub_fu_783(
    .ap_ready(op_V_assign_3_0_22_addsub_fu_783_ap_ready),
    .a_V(op_V_assign_3_0_22_addsub_fu_783_a_V),
    .b_V(op_V_assign_3_0_22_addsub_fu_783_b_V),
    .add(op_V_assign_3_0_22_addsub_fu_783_add),
    .ap_return(op_V_assign_3_0_22_addsub_fu_783_ap_return)
);

addsub op_V_assign_3_0_23_addsub_fu_790(
    .ap_ready(op_V_assign_3_0_23_addsub_fu_790_ap_ready),
    .a_V(tmp_1410_reg_4429),
    .b_V(op_V_assign_3_0_23_addsub_fu_790_b_V),
    .add(op_V_assign_3_0_23_addsub_fu_790_add),
    .ap_return(op_V_assign_3_0_23_addsub_fu_790_ap_return)
);

addsub op_V_assign_3_0_24_addsub_fu_797(
    .ap_ready(op_V_assign_3_0_24_addsub_fu_797_ap_ready),
    .a_V(op_V_assign_3_0_24_addsub_fu_797_a_V),
    .b_V(op_V_assign_3_0_24_addsub_fu_797_b_V),
    .add(op_V_assign_3_0_24_addsub_fu_797_add),
    .ap_return(op_V_assign_3_0_24_addsub_fu_797_ap_return)
);

addsub op_V_assign_3_0_25_addsub_fu_804(
    .ap_ready(op_V_assign_3_0_25_addsub_fu_804_ap_ready),
    .a_V(op_V_assign_3_0_25_addsub_fu_804_a_V),
    .b_V(op_V_assign_3_0_25_addsub_fu_804_b_V),
    .add(op_V_assign_3_0_25_addsub_fu_804_add),
    .ap_return(op_V_assign_3_0_25_addsub_fu_804_ap_return)
);

addsub op_V_assign_3_0_26_addsub_fu_811(
    .ap_ready(op_V_assign_3_0_26_addsub_fu_811_ap_ready),
    .a_V(tmp_1422_reg_4475),
    .b_V(op_V_assign_3_0_26_addsub_fu_811_b_V),
    .add(op_V_assign_3_0_26_addsub_fu_811_add),
    .ap_return(op_V_assign_3_0_26_addsub_fu_811_ap_return)
);

addsub op_V_assign_3_0_27_addsub_fu_818(
    .ap_ready(op_V_assign_3_0_27_addsub_fu_818_ap_ready),
    .a_V(op_V_assign_3_0_27_addsub_fu_818_a_V),
    .b_V(op_V_assign_3_0_27_addsub_fu_818_b_V),
    .add(op_V_assign_3_0_27_addsub_fu_818_add),
    .ap_return(op_V_assign_3_0_27_addsub_fu_818_ap_return)
);

addsub op_V_assign_3_0_28_addsub_fu_825(
    .ap_ready(op_V_assign_3_0_28_addsub_fu_825_ap_ready),
    .a_V(op_V_assign_3_0_28_addsub_fu_825_a_V),
    .b_V(op_V_assign_3_0_28_addsub_fu_825_b_V),
    .add(op_V_assign_3_0_28_addsub_fu_825_add),
    .ap_return(op_V_assign_3_0_28_addsub_fu_825_ap_return)
);

addsub op_V_assign_3_0_29_addsub_fu_832(
    .ap_ready(op_V_assign_3_0_29_addsub_fu_832_ap_ready),
    .a_V(tmp_1434_reg_4516),
    .b_V(op_V_assign_3_0_29_addsub_fu_832_b_V),
    .add(op_V_assign_3_0_29_addsub_fu_832_add),
    .ap_return(op_V_assign_3_0_29_addsub_fu_832_ap_return)
);

addsub op_V_assign_3_0_30_addsub_fu_839(
    .ap_ready(op_V_assign_3_0_30_addsub_fu_839_ap_ready),
    .a_V(op_V_assign_3_0_30_addsub_fu_839_a_V),
    .b_V(op_V_assign_3_0_30_addsub_fu_839_b_V),
    .add(op_V_assign_3_0_30_addsub_fu_839_add),
    .ap_return(op_V_assign_3_0_30_addsub_fu_839_ap_return)
);

addsub op_V_assign_3_0_31_addsub_fu_846(
    .ap_ready(op_V_assign_3_0_31_addsub_fu_846_ap_ready),
    .a_V(op_V_assign_3_0_31_addsub_fu_846_a_V),
    .b_V(op_V_assign_3_0_31_addsub_fu_846_b_V),
    .add(op_V_assign_3_0_31_addsub_fu_846_add),
    .ap_return(op_V_assign_3_0_31_addsub_fu_846_ap_return)
);

addsub op_V_assign_3_0_32_addsub_fu_853(
    .ap_ready(op_V_assign_3_0_32_addsub_fu_853_ap_ready),
    .a_V(tmp_1446_reg_4552),
    .b_V(op_V_assign_3_0_32_addsub_fu_853_b_V),
    .add(op_V_assign_3_0_32_addsub_fu_853_add),
    .ap_return(op_V_assign_3_0_32_addsub_fu_853_ap_return)
);

addsub op_V_assign_3_0_33_addsub_fu_860(
    .ap_ready(op_V_assign_3_0_33_addsub_fu_860_ap_ready),
    .a_V(op_V_assign_3_0_33_addsub_fu_860_a_V),
    .b_V(op_V_assign_3_0_33_addsub_fu_860_b_V),
    .add(op_V_assign_3_0_33_addsub_fu_860_add),
    .ap_return(op_V_assign_3_0_33_addsub_fu_860_ap_return)
);

addsub op_V_assign_3_0_34_addsub_fu_867(
    .ap_ready(op_V_assign_3_0_34_addsub_fu_867_ap_ready),
    .a_V(op_V_assign_3_0_34_addsub_fu_867_a_V),
    .b_V(op_V_assign_3_0_34_addsub_fu_867_b_V),
    .add(op_V_assign_3_0_34_addsub_fu_867_add),
    .ap_return(op_V_assign_3_0_34_addsub_fu_867_ap_return)
);

addsub op_V_assign_3_0_35_addsub_fu_874(
    .ap_ready(op_V_assign_3_0_35_addsub_fu_874_ap_ready),
    .a_V(tmp_1458_reg_4578),
    .b_V(op_V_assign_3_0_35_addsub_fu_874_b_V),
    .add(op_V_assign_3_0_35_addsub_fu_874_add),
    .ap_return(op_V_assign_3_0_35_addsub_fu_874_ap_return)
);

addsub op_V_assign_3_0_36_addsub_fu_881(
    .ap_ready(op_V_assign_3_0_36_addsub_fu_881_ap_ready),
    .a_V(op_V_assign_3_0_36_addsub_fu_881_a_V),
    .b_V(op_V_assign_3_0_36_addsub_fu_881_b_V),
    .add(op_V_assign_3_0_36_addsub_fu_881_add),
    .ap_return(op_V_assign_3_0_36_addsub_fu_881_ap_return)
);

addsub op_V_assign_3_0_37_addsub_fu_888(
    .ap_ready(op_V_assign_3_0_37_addsub_fu_888_ap_ready),
    .a_V(op_V_assign_3_0_37_addsub_fu_888_a_V),
    .b_V(op_V_assign_3_0_37_addsub_fu_888_b_V),
    .add(op_V_assign_3_0_37_addsub_fu_888_add),
    .ap_return(op_V_assign_3_0_37_addsub_fu_888_ap_return)
);

addsub op_V_assign_3_0_38_addsub_fu_895(
    .ap_ready(op_V_assign_3_0_38_addsub_fu_895_ap_ready),
    .a_V(tmp_1470_reg_4609),
    .b_V(op_V_assign_3_0_38_addsub_fu_895_b_V),
    .add(op_V_assign_3_0_38_addsub_fu_895_add),
    .ap_return(op_V_assign_3_0_38_addsub_fu_895_ap_return)
);

addsub op_V_assign_3_0_39_addsub_fu_902(
    .ap_ready(op_V_assign_3_0_39_addsub_fu_902_ap_ready),
    .a_V(op_V_assign_3_0_39_addsub_fu_902_a_V),
    .b_V(op_V_assign_3_0_39_addsub_fu_902_b_V),
    .add(op_V_assign_3_0_39_addsub_fu_902_add),
    .ap_return(op_V_assign_3_0_39_addsub_fu_902_ap_return)
);

addsub_2 op_V_assign_4_addsub_2_fu_909(
    .ap_ready(op_V_assign_4_addsub_2_fu_909_ap_ready),
    .a_V(40'd0),
    .b_V(40'd431777206545),
    .add_V(p_s_reg_4092_pp0_iter3_reg),
    .ap_return(op_V_assign_4_addsub_2_fu_909_ap_return)
);

addsub_2 op_V_assign_4_0_1_addsub_2_fu_918(
    .ap_ready(op_V_assign_4_0_1_addsub_2_fu_918_ap_ready),
    .a_V(op_V_assign_4_0_1_addsub_2_fu_918_a_V),
    .b_V(40'd254892968643),
    .add_V(p_063_1_reg_4097_pp0_iter3_reg),
    .ap_return(op_V_assign_4_0_1_addsub_2_fu_918_ap_return)
);

addsub_2 op_V_assign_4_0_2_addsub_2_fu_926(
    .ap_ready(op_V_assign_4_0_2_addsub_2_fu_926_ap_ready),
    .a_V(op_V_assign_4_0_2_addsub_2_fu_926_a_V),
    .b_V(40'd134678444333),
    .add_V(p_063_2_reg_4102_pp0_iter3_reg),
    .ap_return(op_V_assign_4_0_2_addsub_2_fu_926_ap_return)
);

addsub_2 op_V_assign_4_0_3_addsub_2_fu_934(
    .ap_ready(op_V_assign_4_0_3_addsub_2_fu_934_ap_ready),
    .a_V(op_V_assign_4_0_3_addsub_2_fu_934_a_V),
    .b_V(40'd68364881238),
    .add_V(p_063_3_reg_4133_pp0_iter3_reg),
    .ap_return(op_V_assign_4_0_3_addsub_2_fu_934_ap_return)
);

addsub_2 op_V_assign_4_0_4_addsub_2_fu_942(
    .ap_ready(op_V_assign_4_0_4_addsub_2_fu_942_ap_ready),
    .a_V(tmp_1331_reg_4215),
    .b_V(40'd34315103691),
    .add_V(p_063_4_reg_4138_pp0_iter4_reg),
    .ap_return(op_V_assign_4_0_4_addsub_2_fu_942_ap_return)
);

addsub_2 op_V_assign_4_0_5_addsub_2_fu_950(
    .ap_ready(op_V_assign_4_0_5_addsub_2_fu_950_ap_ready),
    .a_V(op_V_assign_4_0_5_addsub_2_fu_950_a_V),
    .b_V(40'd17174280053),
    .add_V(p_063_5_reg_4143_pp0_iter4_reg),
    .ap_return(op_V_assign_4_0_5_addsub_2_fu_950_ap_return)
);

addsub_2 op_V_assign_4_0_6_addsub_2_fu_958(
    .ap_ready(op_V_assign_4_0_6_addsub_2_fu_958_ap_ready),
    .a_V(op_V_assign_4_0_6_addsub_2_fu_958_a_V),
    .b_V(40'd8589235644),
    .add_V(p_063_6_reg_4174_pp0_iter4_reg),
    .ap_return(op_V_assign_4_0_6_addsub_2_fu_958_ap_return)
);

addsub_2 op_V_assign_4_0_7_addsub_2_fu_966(
    .ap_ready(op_V_assign_4_0_7_addsub_2_fu_966_ap_ready),
    .a_V(op_V_assign_4_0_7_addsub_2_fu_966_a_V),
    .b_V(40'd4294879918),
    .add_V(p_063_7_reg_4179_pp0_iter4_reg),
    .ap_return(op_V_assign_4_0_7_addsub_2_fu_966_ap_return)
);

addsub_2 op_V_assign_4_0_8_addsub_2_fu_974(
    .ap_ready(op_V_assign_4_0_8_addsub_2_fu_974_ap_ready),
    .a_V(tmp_1347_reg_4261),
    .b_V(40'd2147472725),
    .add_V(p_063_8_reg_4184_pp0_iter5_reg),
    .ap_return(op_V_assign_4_0_8_addsub_2_fu_974_ap_return)
);

addsub_2 op_V_assign_4_0_9_addsub_2_fu_982(
    .ap_ready(op_V_assign_4_0_9_addsub_2_fu_982_ap_ready),
    .a_V(op_V_assign_4_0_9_addsub_2_fu_982_a_V),
    .b_V(40'd1073740459),
    .add_V(p_063_9_reg_4220_pp0_iter5_reg),
    .ap_return(op_V_assign_4_0_9_addsub_2_fu_982_ap_return)
);

addsub_2 op_V_assign_4_0_s_addsub_2_fu_990(
    .ap_ready(op_V_assign_4_0_s_addsub_2_fu_990_ap_ready),
    .a_V(op_V_assign_4_0_s_addsub_2_fu_990_a_V),
    .b_V(40'd536870741),
    .add_V(p_063_s_reg_4225_pp0_iter5_reg),
    .ap_return(op_V_assign_4_0_s_addsub_2_fu_990_ap_return)
);

addsub_2 op_V_assign_4_0_10_addsub_2_fu_998(
    .ap_ready(op_V_assign_4_0_10_addsub_2_fu_998_ap_ready),
    .a_V(op_V_assign_4_0_10_addsub_2_fu_998_a_V),
    .b_V(40'd268435435),
    .add_V(p_063_10_reg_4230_pp0_iter5_reg),
    .ap_return(op_V_assign_4_0_10_addsub_2_fu_998_ap_return)
);

addsub_2 op_V_assign_4_0_11_addsub_2_fu_1006(
    .ap_ready(op_V_assign_4_0_11_addsub_2_fu_1006_ap_ready),
    .a_V(tmp_1363_reg_4307),
    .b_V(40'd134217725),
    .add_V(p_063_11_reg_4266_pp0_iter6_reg),
    .ap_return(op_V_assign_4_0_11_addsub_2_fu_1006_ap_return)
);

addsub_2 op_V_assign_4_0_12_addsub_2_fu_1014(
    .ap_ready(op_V_assign_4_0_12_addsub_2_fu_1014_ap_ready),
    .a_V(op_V_assign_4_0_12_addsub_2_fu_1014_a_V),
    .b_V(40'd67108864),
    .add_V(p_063_12_reg_4271_pp0_iter6_reg),
    .ap_return(op_V_assign_4_0_12_addsub_2_fu_1014_ap_return)
);

addsub_2 op_V_assign_4_0_13_addsub_2_fu_1022(
    .ap_ready(op_V_assign_4_0_13_addsub_2_fu_1022_ap_ready),
    .a_V(op_V_assign_4_0_13_addsub_2_fu_1022_a_V),
    .b_V(40'd33554432),
    .add_V(p_063_13_reg_4276_pp0_iter6_reg),
    .ap_return(op_V_assign_4_0_13_addsub_2_fu_1022_ap_return)
);

addsub_2 op_V_assign_4_0_14_addsub_2_fu_1030(
    .ap_ready(op_V_assign_4_0_14_addsub_2_fu_1030_ap_ready),
    .a_V(op_V_assign_4_0_14_addsub_2_fu_1030_a_V),
    .b_V(40'd16777216),
    .add_V(p_063_14_reg_4312),
    .ap_return(op_V_assign_4_0_14_addsub_2_fu_1030_ap_return)
);

addsub_2 op_V_assign_4_0_15_addsub_2_fu_1038(
    .ap_ready(op_V_assign_4_0_15_addsub_2_fu_1038_ap_ready),
    .a_V(tmp_1379_reg_4358),
    .b_V(40'd8388608),
    .add_V(p_063_15_reg_4317_pp0_iter7_reg),
    .ap_return(op_V_assign_4_0_15_addsub_2_fu_1038_ap_return)
);

addsub_2 op_V_assign_4_0_16_addsub_2_fu_1046(
    .ap_ready(op_V_assign_4_0_16_addsub_2_fu_1046_ap_ready),
    .a_V(op_V_assign_4_0_16_addsub_2_fu_1046_a_V),
    .b_V(40'd4194304),
    .add_V(p_063_16_reg_4322_pp0_iter7_reg),
    .ap_return(op_V_assign_4_0_16_addsub_2_fu_1046_ap_return)
);

addsub_2 op_V_assign_4_0_17_addsub_2_fu_1054(
    .ap_ready(op_V_assign_4_0_17_addsub_2_fu_1054_ap_ready),
    .a_V(op_V_assign_4_0_17_addsub_2_fu_1054_a_V),
    .b_V(40'd2097152),
    .add_V(p_063_17_reg_4363),
    .ap_return(op_V_assign_4_0_17_addsub_2_fu_1054_ap_return)
);

addsub_2 op_V_assign_4_0_18_addsub_2_fu_1062(
    .ap_ready(op_V_assign_4_0_18_addsub_2_fu_1062_ap_ready),
    .a_V(op_V_assign_4_0_18_addsub_2_fu_1062_a_V),
    .b_V(40'd1048576),
    .add_V(p_063_18_reg_4368),
    .ap_return(op_V_assign_4_0_18_addsub_2_fu_1062_ap_return)
);

addsub_2 op_V_assign_4_0_19_addsub_2_fu_1070(
    .ap_ready(op_V_assign_4_0_19_addsub_2_fu_1070_ap_ready),
    .a_V(tmp_1395_reg_4404),
    .b_V(40'd524288),
    .add_V(p_063_19_reg_4373_pp0_iter8_reg),
    .ap_return(op_V_assign_4_0_19_addsub_2_fu_1070_ap_return)
);

addsub_2 op_V_assign_4_0_20_addsub_2_fu_1078(
    .ap_ready(op_V_assign_4_0_20_addsub_2_fu_1078_ap_ready),
    .a_V(op_V_assign_4_0_20_addsub_2_fu_1078_a_V),
    .b_V(40'd262144),
    .add_V(p_063_20_reg_4409),
    .ap_return(op_V_assign_4_0_20_addsub_2_fu_1078_ap_return)
);

addsub_2 op_V_assign_4_0_21_addsub_2_fu_1086(
    .ap_ready(op_V_assign_4_0_21_addsub_2_fu_1086_ap_ready),
    .a_V(op_V_assign_4_0_21_addsub_2_fu_1086_a_V),
    .b_V(40'd131072),
    .add_V(p_063_21_reg_4414),
    .ap_return(op_V_assign_4_0_21_addsub_2_fu_1086_ap_return)
);

addsub_2 op_V_assign_4_0_22_addsub_2_fu_1094(
    .ap_ready(op_V_assign_4_0_22_addsub_2_fu_1094_ap_ready),
    .a_V(op_V_assign_4_0_22_addsub_2_fu_1094_a_V),
    .b_V(40'd65536),
    .add_V(p_063_22_reg_4419),
    .ap_return(op_V_assign_4_0_22_addsub_2_fu_1094_ap_return)
);

addsub_2 op_V_assign_4_0_23_addsub_2_fu_1102(
    .ap_ready(op_V_assign_4_0_23_addsub_2_fu_1102_ap_ready),
    .a_V(tmp_1411_reg_4450),
    .b_V(40'd32768),
    .add_V(p_063_23_reg_4455),
    .ap_return(op_V_assign_4_0_23_addsub_2_fu_1102_ap_return)
);

addsub_2 op_V_assign_4_0_24_addsub_2_fu_1110(
    .ap_ready(op_V_assign_4_0_24_addsub_2_fu_1110_ap_ready),
    .a_V(op_V_assign_4_0_24_addsub_2_fu_1110_a_V),
    .b_V(40'd16384),
    .add_V(p_063_24_reg_4460),
    .ap_return(op_V_assign_4_0_24_addsub_2_fu_1110_ap_return)
);

addsub_2 op_V_assign_4_0_25_addsub_2_fu_1118(
    .ap_ready(op_V_assign_4_0_25_addsub_2_fu_1118_ap_ready),
    .a_V(op_V_assign_4_0_25_addsub_2_fu_1118_a_V),
    .b_V(40'd8192),
    .add_V(p_063_25_reg_4465),
    .ap_return(op_V_assign_4_0_25_addsub_2_fu_1118_ap_return)
);

addsub_2 op_V_assign_4_0_26_addsub_2_fu_1126(
    .ap_ready(op_V_assign_4_0_26_addsub_2_fu_1126_ap_ready),
    .a_V(op_V_assign_4_0_26_addsub_2_fu_1126_a_V),
    .b_V(40'd4096),
    .add_V(p_063_26_fu_3019_p2),
    .ap_return(op_V_assign_4_0_26_addsub_2_fu_1126_ap_return)
);

addsub_2 op_V_assign_4_0_27_addsub_2_fu_1134(
    .ap_ready(op_V_assign_4_0_27_addsub_2_fu_1134_ap_ready),
    .a_V(tmp_1427_reg_4496),
    .b_V(40'd2048),
    .add_V(p_063_27_reg_4501),
    .ap_return(op_V_assign_4_0_27_addsub_2_fu_1134_ap_return)
);

addsub_2 op_V_assign_4_0_28_addsub_2_fu_1142(
    .ap_ready(op_V_assign_4_0_28_addsub_2_fu_1142_ap_ready),
    .a_V(op_V_assign_4_0_28_addsub_2_fu_1142_a_V),
    .b_V(40'd1024),
    .add_V(p_063_28_reg_4506),
    .ap_return(op_V_assign_4_0_28_addsub_2_fu_1142_ap_return)
);

addsub_2 op_V_assign_4_0_29_addsub_2_fu_1150(
    .ap_ready(op_V_assign_4_0_29_addsub_2_fu_1150_ap_ready),
    .a_V(op_V_assign_4_0_29_addsub_2_fu_1150_a_V),
    .b_V(40'd512),
    .add_V(p_063_29_fu_3196_p2),
    .ap_return(op_V_assign_4_0_29_addsub_2_fu_1150_ap_return)
);

addsub_2 op_V_assign_4_0_30_addsub_2_fu_1158(
    .ap_ready(op_V_assign_4_0_30_addsub_2_fu_1158_ap_ready),
    .a_V(op_V_assign_4_0_30_addsub_2_fu_1158_a_V),
    .b_V(40'd256),
    .add_V(p_063_30_fu_3235_p2),
    .ap_return(op_V_assign_4_0_30_addsub_2_fu_1158_ap_return)
);

addsub_2 op_V_assign_4_0_31_addsub_2_fu_1166(
    .ap_ready(op_V_assign_4_0_31_addsub_2_fu_1166_ap_ready),
    .a_V(tmp_1443_reg_4537),
    .b_V(40'd128),
    .add_V(p_063_31_reg_4542),
    .ap_return(op_V_assign_4_0_31_addsub_2_fu_1166_ap_return)
);

addsub_2 op_V_assign_4_0_32_addsub_2_fu_1174(
    .ap_ready(op_V_assign_4_0_32_addsub_2_fu_1174_ap_ready),
    .a_V(op_V_assign_4_0_32_addsub_2_fu_1174_a_V),
    .b_V(40'd64),
    .add_V(p_063_32_fu_3374_p2),
    .ap_return(op_V_assign_4_0_32_addsub_2_fu_1174_ap_return)
);

addsub_2 op_V_assign_4_0_33_addsub_2_fu_1182(
    .ap_ready(op_V_assign_4_0_33_addsub_2_fu_1182_ap_ready),
    .a_V(op_V_assign_4_0_33_addsub_2_fu_1182_a_V),
    .b_V(40'd32),
    .add_V(p_063_33_fu_3413_p2),
    .ap_return(op_V_assign_4_0_33_addsub_2_fu_1182_ap_return)
);

addsub_2 op_V_assign_4_0_34_addsub_2_fu_1190(
    .ap_ready(op_V_assign_4_0_34_addsub_2_fu_1190_ap_ready),
    .a_V(op_V_assign_4_0_34_addsub_2_fu_1190_a_V),
    .b_V(40'd16),
    .add_V(p_063_34_fu_3475_p2),
    .ap_return(op_V_assign_4_0_34_addsub_2_fu_1190_ap_return)
);

addsub_2 op_V_assign_4_0_35_addsub_2_fu_1198(
    .ap_ready(op_V_assign_4_0_35_addsub_2_fu_1198_ap_ready),
    .a_V(tmp_1459_reg_4583),
    .b_V(40'd8),
    .add_V(p_063_35_fu_3553_p2),
    .ap_return(op_V_assign_4_0_35_addsub_2_fu_1198_ap_return)
);

addsub_2 op_V_assign_4_0_36_addsub_2_fu_1206(
    .ap_ready(op_V_assign_4_0_36_addsub_2_fu_1206_ap_ready),
    .a_V(op_V_assign_4_0_36_addsub_2_fu_1206_a_V),
    .b_V(40'd4),
    .add_V(p_063_36_fu_3592_p2),
    .ap_return(op_V_assign_4_0_36_addsub_2_fu_1206_ap_return)
);

addsub_2 op_V_assign_4_0_37_addsub_2_fu_1214(
    .ap_ready(op_V_assign_4_0_37_addsub_2_fu_1214_ap_ready),
    .a_V(op_V_assign_4_0_37_addsub_2_fu_1214_a_V),
    .b_V(40'd2),
    .add_V(p_063_37_fu_3654_p2),
    .ap_return(op_V_assign_4_0_37_addsub_2_fu_1214_ap_return)
);

addsub_2 op_V_assign_4_0_38_addsub_2_fu_1222(
    .ap_ready(op_V_assign_4_0_38_addsub_2_fu_1222_ap_ready),
    .a_V(tmp_1471_reg_4614),
    .b_V(40'd1),
    .add_V(p_063_38_reg_4624),
    .ap_return(op_V_assign_4_0_38_addsub_2_fu_1222_ap_return)
);

addsub_2 op_V_assign_4_0_39_addsub_2_fu_1230(
    .ap_ready(op_V_assign_4_0_39_addsub_2_fu_1230_ap_ready),
    .a_V(op_V_assign_4_0_39_addsub_2_fu_1230_a_V),
    .b_V(40'd0),
    .add_V(op_V_assign_4_0_39_addsub_2_fu_1230_add_V),
    .ap_return(op_V_assign_4_0_39_addsub_2_fu_1230_ap_return)
);

addsub_2 op_V_assign_4_0_40_addsub_2_fu_1238(
    .ap_ready(op_V_assign_4_0_40_addsub_2_fu_1238_ap_ready),
    .a_V(op_V_assign_4_0_40_addsub_2_fu_1238_a_V),
    .b_V(40'd0),
    .add_V(op_V_assign_4_0_40_addsub_2_fu_1238_add_V),
    .ap_return(op_V_assign_4_0_40_addsub_2_fu_1238_ap_return)
);

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U908(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in_int_reg),
    .din1(x_in_int_reg),
    .ce(grp_fu_1246_ce),
    .dout(grp_fu_1246_p2)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U909(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp32_V_83_reg_4685),
    .ce(grp_fu_1252_ce),
    .dout(grp_fu_1252_p1)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((1'b1 == ap_condition_1282)) begin
            ap_phi_reg_pp0_iter16_p_1_reg_326 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_p_1_reg_326 <= ap_phi_reg_pp0_iter15_p_1_reg_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((tmp_s_reg_4072_pp0_iter17_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter19_p_1_reg_326 <= tmp_i_reg_4353_pp0_iter17_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_p_1_reg_326 <= ap_phi_reg_pp0_iter18_p_1_reg_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if (((tmp_611_fu_1311_p2 == 1'd1) & (tmp_s_fu_1305_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_1_reg_326 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_1_reg_326 <= ap_phi_reg_pp0_iter0_p_1_reg_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter10_p_1_reg_326 <= ap_phi_reg_pp0_iter9_p_1_reg_326;
        ap_phi_reg_pp0_iter11_p_1_reg_326 <= ap_phi_reg_pp0_iter10_p_1_reg_326;
        ap_phi_reg_pp0_iter12_p_1_reg_326 <= ap_phi_reg_pp0_iter11_p_1_reg_326;
        ap_phi_reg_pp0_iter13_p_1_reg_326 <= ap_phi_reg_pp0_iter12_p_1_reg_326;
        ap_phi_reg_pp0_iter14_p_1_reg_326 <= ap_phi_reg_pp0_iter13_p_1_reg_326;
        ap_phi_reg_pp0_iter15_p_1_reg_326 <= ap_phi_reg_pp0_iter14_p_1_reg_326;
        ap_phi_reg_pp0_iter17_p_1_reg_326 <= ap_phi_reg_pp0_iter16_p_1_reg_326;
        ap_phi_reg_pp0_iter18_p_1_reg_326 <= ap_phi_reg_pp0_iter17_p_1_reg_326;
        ap_phi_reg_pp0_iter2_p_1_reg_326 <= ap_phi_reg_pp0_iter1_p_1_reg_326;
        ap_phi_reg_pp0_iter3_p_1_reg_326 <= ap_phi_reg_pp0_iter2_p_1_reg_326;
        ap_phi_reg_pp0_iter4_p_1_reg_326 <= ap_phi_reg_pp0_iter3_p_1_reg_326;
        ap_phi_reg_pp0_iter5_p_1_reg_326 <= ap_phi_reg_pp0_iter4_p_1_reg_326;
        ap_phi_reg_pp0_iter6_p_1_reg_326 <= ap_phi_reg_pp0_iter5_p_1_reg_326;
        ap_phi_reg_pp0_iter7_p_1_reg_326 <= ap_phi_reg_pp0_iter6_p_1_reg_326;
        ap_phi_reg_pp0_iter8_p_1_reg_326 <= ap_phi_reg_pp0_iter7_p_1_reg_326;
        ap_phi_reg_pp0_iter9_p_1_reg_326 <= ap_phi_reg_pp0_iter8_p_1_reg_326;
        is_neg_reg_4649_pp0_iter15_reg <= is_neg_reg_4649;
        is_neg_reg_4649_pp0_iter16_reg <= is_neg_reg_4649_pp0_iter15_reg;
        is_neg_reg_4649_pp0_iter17_reg <= is_neg_reg_4649_pp0_iter16_reg;
        is_neg_reg_4649_pp0_iter18_reg <= is_neg_reg_4649_pp0_iter17_reg;
        loc_V_24_reg_4067 <= loc_V_24_fu_1269_p1;
        p_063_10_reg_4230_pp0_iter5_reg <= p_063_10_reg_4230;
        p_063_11_reg_4266_pp0_iter6_reg <= p_063_11_reg_4266;
        p_063_12_reg_4271_pp0_iter6_reg <= p_063_12_reg_4271;
        p_063_13_reg_4276_pp0_iter6_reg <= p_063_13_reg_4276;
        p_063_15_reg_4317_pp0_iter7_reg <= p_063_15_reg_4317;
        p_063_16_reg_4322_pp0_iter7_reg <= p_063_16_reg_4322;
        p_063_19_reg_4373_pp0_iter8_reg <= p_063_19_reg_4373;
        p_063_1_reg_4097_pp0_iter2_reg <= p_063_1_reg_4097;
        p_063_1_reg_4097_pp0_iter3_reg <= p_063_1_reg_4097_pp0_iter2_reg;
        p_063_2_reg_4102_pp0_iter2_reg <= p_063_2_reg_4102;
        p_063_2_reg_4102_pp0_iter3_reg <= p_063_2_reg_4102_pp0_iter2_reg;
        p_063_3_reg_4133_pp0_iter3_reg <= p_063_3_reg_4133;
        p_063_4_reg_4138_pp0_iter3_reg <= p_063_4_reg_4138;
        p_063_4_reg_4138_pp0_iter4_reg <= p_063_4_reg_4138_pp0_iter3_reg;
        p_063_5_reg_4143_pp0_iter3_reg <= p_063_5_reg_4143;
        p_063_5_reg_4143_pp0_iter4_reg <= p_063_5_reg_4143_pp0_iter3_reg;
        p_063_6_reg_4174_pp0_iter4_reg <= p_063_6_reg_4174;
        p_063_7_reg_4179_pp0_iter4_reg <= p_063_7_reg_4179;
        p_063_8_reg_4184_pp0_iter4_reg <= p_063_8_reg_4184;
        p_063_8_reg_4184_pp0_iter5_reg <= p_063_8_reg_4184_pp0_iter4_reg;
        p_063_9_reg_4220_pp0_iter5_reg <= p_063_9_reg_4220;
        p_063_s_reg_4225_pp0_iter5_reg <= p_063_s_reg_4225;
        p_s_reg_4092_pp0_iter2_reg <= p_s_reg_4092;
        p_s_reg_4092_pp0_iter3_reg <= p_s_reg_4092_pp0_iter2_reg;
        tmp_1495_reg_4680_pp0_iter16_reg <= tmp_1495_reg_4680;
        tmp_1495_reg_4680_pp0_iter17_reg <= tmp_1495_reg_4680_pp0_iter16_reg;
        tmp_1495_reg_4680_pp0_iter18_reg <= tmp_1495_reg_4680_pp0_iter17_reg;
        tmp_611_reg_4076_pp0_iter10_reg <= tmp_611_reg_4076_pp0_iter9_reg;
        tmp_611_reg_4076_pp0_iter11_reg <= tmp_611_reg_4076_pp0_iter10_reg;
        tmp_611_reg_4076_pp0_iter12_reg <= tmp_611_reg_4076_pp0_iter11_reg;
        tmp_611_reg_4076_pp0_iter13_reg <= tmp_611_reg_4076_pp0_iter12_reg;
        tmp_611_reg_4076_pp0_iter14_reg <= tmp_611_reg_4076_pp0_iter13_reg;
        tmp_611_reg_4076_pp0_iter15_reg <= tmp_611_reg_4076_pp0_iter14_reg;
        tmp_611_reg_4076_pp0_iter16_reg <= tmp_611_reg_4076_pp0_iter15_reg;
        tmp_611_reg_4076_pp0_iter17_reg <= tmp_611_reg_4076_pp0_iter16_reg;
        tmp_611_reg_4076_pp0_iter18_reg <= tmp_611_reg_4076_pp0_iter17_reg;
        tmp_611_reg_4076_pp0_iter1_reg <= tmp_611_reg_4076;
        tmp_611_reg_4076_pp0_iter2_reg <= tmp_611_reg_4076_pp0_iter1_reg;
        tmp_611_reg_4076_pp0_iter3_reg <= tmp_611_reg_4076_pp0_iter2_reg;
        tmp_611_reg_4076_pp0_iter4_reg <= tmp_611_reg_4076_pp0_iter3_reg;
        tmp_611_reg_4076_pp0_iter5_reg <= tmp_611_reg_4076_pp0_iter4_reg;
        tmp_611_reg_4076_pp0_iter6_reg <= tmp_611_reg_4076_pp0_iter5_reg;
        tmp_611_reg_4076_pp0_iter7_reg <= tmp_611_reg_4076_pp0_iter6_reg;
        tmp_611_reg_4076_pp0_iter8_reg <= tmp_611_reg_4076_pp0_iter7_reg;
        tmp_611_reg_4076_pp0_iter9_reg <= tmp_611_reg_4076_pp0_iter8_reg;
        tmp_696_reg_4645_pp0_iter15_reg <= tmp_696_reg_4645;
        tmp_696_reg_4645_pp0_iter16_reg <= tmp_696_reg_4645_pp0_iter15_reg;
        tmp_696_reg_4645_pp0_iter17_reg <= tmp_696_reg_4645_pp0_iter16_reg;
        tmp_696_reg_4645_pp0_iter18_reg <= tmp_696_reg_4645_pp0_iter17_reg;
        tmp_i_reg_4353_pp0_iter10_reg <= tmp_i_reg_4353_pp0_iter9_reg;
        tmp_i_reg_4353_pp0_iter11_reg <= tmp_i_reg_4353_pp0_iter10_reg;
        tmp_i_reg_4353_pp0_iter12_reg <= tmp_i_reg_4353_pp0_iter11_reg;
        tmp_i_reg_4353_pp0_iter13_reg <= tmp_i_reg_4353_pp0_iter12_reg;
        tmp_i_reg_4353_pp0_iter14_reg <= tmp_i_reg_4353_pp0_iter13_reg;
        tmp_i_reg_4353_pp0_iter15_reg <= tmp_i_reg_4353_pp0_iter14_reg;
        tmp_i_reg_4353_pp0_iter16_reg <= tmp_i_reg_4353_pp0_iter15_reg;
        tmp_i_reg_4353_pp0_iter17_reg <= tmp_i_reg_4353_pp0_iter16_reg;
        tmp_i_reg_4353_pp0_iter7_reg <= tmp_i_reg_4353;
        tmp_i_reg_4353_pp0_iter8_reg <= tmp_i_reg_4353_pp0_iter7_reg;
        tmp_i_reg_4353_pp0_iter9_reg <= tmp_i_reg_4353_pp0_iter8_reg;
        tmp_s_reg_4072 <= tmp_s_fu_1305_p2;
        tmp_s_reg_4072_pp0_iter10_reg <= tmp_s_reg_4072_pp0_iter9_reg;
        tmp_s_reg_4072_pp0_iter11_reg <= tmp_s_reg_4072_pp0_iter10_reg;
        tmp_s_reg_4072_pp0_iter12_reg <= tmp_s_reg_4072_pp0_iter11_reg;
        tmp_s_reg_4072_pp0_iter13_reg <= tmp_s_reg_4072_pp0_iter12_reg;
        tmp_s_reg_4072_pp0_iter14_reg <= tmp_s_reg_4072_pp0_iter13_reg;
        tmp_s_reg_4072_pp0_iter15_reg <= tmp_s_reg_4072_pp0_iter14_reg;
        tmp_s_reg_4072_pp0_iter16_reg <= tmp_s_reg_4072_pp0_iter15_reg;
        tmp_s_reg_4072_pp0_iter17_reg <= tmp_s_reg_4072_pp0_iter16_reg;
        tmp_s_reg_4072_pp0_iter18_reg <= tmp_s_reg_4072_pp0_iter17_reg;
        tmp_s_reg_4072_pp0_iter1_reg <= tmp_s_reg_4072;
        tmp_s_reg_4072_pp0_iter2_reg <= tmp_s_reg_4072_pp0_iter1_reg;
        tmp_s_reg_4072_pp0_iter3_reg <= tmp_s_reg_4072_pp0_iter2_reg;
        tmp_s_reg_4072_pp0_iter4_reg <= tmp_s_reg_4072_pp0_iter3_reg;
        tmp_s_reg_4072_pp0_iter5_reg <= tmp_s_reg_4072_pp0_iter4_reg;
        tmp_s_reg_4072_pp0_iter6_reg <= tmp_s_reg_4072_pp0_iter5_reg;
        tmp_s_reg_4072_pp0_iter7_reg <= tmp_s_reg_4072_pp0_iter6_reg;
        tmp_s_reg_4072_pp0_iter8_reg <= tmp_s_reg_4072_pp0_iter7_reg;
        tmp_s_reg_4072_pp0_iter9_reg <= tmp_s_reg_4072_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= ap_phi_mux_p_1_phi_fu_330_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_696_reg_4645 == 1'd0) & (tmp_611_reg_4076_pp0_iter14_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        icmp_reg_4670 <= icmp_fu_3902_p2;
        msb_idx_8_reg_4665 <= msb_idx_8_fu_3884_p3;
        tmp32_V_82_reg_4675 <= tmp32_V_82_fu_3966_p1;
        tmp_1495_reg_4680 <= tmp_1495_fu_3970_p1;
        tmp_V_reg_4660 <= tmp_V_fu_3831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_696_fu_3811_p2 == 1'd0) & (tmp_611_reg_4076_pp0_iter13_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        is_neg_reg_4649 <= op_V_assign_4_0_40_addsub_2_fu_1238_ap_return[32'd39];
        tmp_697_reg_4655 <= tmp_697_fu_3825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter3_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_10_reg_4230 <= p_063_10_fu_2026_p2;
        p_063_9_reg_4220 <= p_063_9_fu_1937_p2;
        p_063_s_reg_4225 <= p_063_s_fu_1970_p2;
        tmp_1331_reg_4215 <= tmp_1331_fu_1933_p1;
        tmp_1361_reg_4235 <= tmp_1361_fu_2048_p1;
        tmp_1362_reg_4240 <= tmp_1362_fu_2067_p1;
        tmp_1364_reg_4245 <= op_V_assign_3_0_10_addsub_fu_699_ap_return[32'd42];
        tmp_639_reg_4251 <= {{op_V_assign_3_0_10_addsub_fu_699_ap_return[42:12]}};
        tmp_640_reg_4256 <= {{op_V_assign_2_0_10_addsub_1_fu_419_ap_return[42:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter4_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_11_reg_4266 <= p_063_11_fu_2118_p2;
        p_063_12_reg_4271 <= p_063_12_fu_2151_p2;
        p_063_13_reg_4276 <= p_063_13_fu_2207_p2;
        tmp_1347_reg_4261 <= tmp_1347_fu_2114_p1;
        tmp_1373_reg_4281 <= tmp_1373_fu_2229_p1;
        tmp_1374_reg_4286 <= tmp_1374_fu_2248_p1;
        tmp_1376_reg_4291 <= op_V_assign_3_0_13_addsub_fu_720_ap_return[32'd42];
        tmp_645_reg_4297 <= {{op_V_assign_3_0_13_addsub_fu_720_ap_return[42:15]}};
        tmp_646_reg_4302 <= {{op_V_assign_2_0_13_addsub_1_fu_440_ap_return[42:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter5_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_14_reg_4312 <= p_063_14_fu_2299_p2;
        p_063_15_reg_4317 <= p_063_15_fu_2332_p2;
        p_063_16_reg_4322 <= p_063_16_fu_2388_p2;
        tmp_1363_reg_4307 <= tmp_1363_fu_2295_p1;
        tmp_1385_reg_4327 <= tmp_1385_fu_2410_p1;
        tmp_1386_reg_4332 <= tmp_1386_fu_2429_p1;
        tmp_1388_reg_4337 <= op_V_assign_3_0_16_addsub_fu_741_ap_return[32'd42];
        tmp_651_reg_4343 <= {{op_V_assign_3_0_16_addsub_fu_741_ap_return[42:18]}};
        tmp_652_reg_4348 <= {{op_V_assign_2_0_16_addsub_1_fu_461_ap_return[42:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter6_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_17_reg_4363 <= p_063_17_fu_2480_p2;
        p_063_18_reg_4368 <= p_063_18_fu_2513_p2;
        p_063_19_reg_4373 <= p_063_19_fu_2569_p2;
        tmp_1379_reg_4358 <= tmp_1379_fu_2476_p1;
        tmp_1397_reg_4378 <= tmp_1397_fu_2591_p1;
        tmp_1398_reg_4383 <= tmp_1398_fu_2610_p1;
        tmp_1400_reg_4388 <= op_V_assign_3_0_19_addsub_fu_762_ap_return[32'd42];
        tmp_657_reg_4394 <= {{op_V_assign_3_0_19_addsub_fu_762_ap_return[42:21]}};
        tmp_658_reg_4399 <= {{op_V_assign_2_0_19_addsub_1_fu_482_ap_return[42:21]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076 == 1'd0) & (tmp_s_reg_4072 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_1_reg_4097 <= p_063_1_fu_1465_p2;
        p_063_2_reg_4102 <= p_063_2_fu_1521_p2;
        p_s_reg_4092 <= p_s_fu_1440_p2;
        tmp_1325_reg_4107 <= tmp_1325_fu_1543_p1;
        tmp_1326_reg_4112 <= tmp_1326_fu_1562_p1;
        tmp_1328_reg_4117 <= op_V_assign_3_0_2_addsub_fu_636_ap_return[32'd42];
        tmp_621_reg_4123 <= {{op_V_assign_3_0_2_addsub_fu_636_ap_return[42:3]}};
        tmp_622_reg_4128 <= {{op_V_assign_2_0_2_addsub_1_fu_356_ap_return[42:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter7_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_20_reg_4409 <= p_063_20_fu_2661_p2;
        p_063_21_reg_4414 <= p_063_21_fu_2694_p2;
        p_063_22_reg_4419 <= p_063_22_fu_2750_p2;
        tmp_1395_reg_4404 <= tmp_1395_fu_2657_p1;
        tmp_1409_reg_4424 <= tmp_1409_fu_2772_p1;
        tmp_1410_reg_4429 <= tmp_1410_fu_2791_p1;
        tmp_1412_reg_4434 <= op_V_assign_3_0_22_addsub_fu_783_ap_return[32'd42];
        tmp_663_reg_4440 <= {{op_V_assign_3_0_22_addsub_fu_783_ap_return[42:24]}};
        tmp_664_reg_4445 <= {{op_V_assign_2_0_22_addsub_1_fu_503_ap_return[42:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter8_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_23_reg_4455 <= p_063_23_fu_2842_p2;
        p_063_24_reg_4460 <= p_063_24_fu_2875_p2;
        p_063_25_reg_4465 <= p_063_25_fu_2931_p2;
        tmp_1411_reg_4450 <= tmp_1411_fu_2838_p1;
        tmp_1421_reg_4470 <= tmp_1421_fu_2953_p1;
        tmp_1422_reg_4475 <= tmp_1422_fu_2972_p1;
        tmp_1424_reg_4480 <= op_V_assign_3_0_25_addsub_fu_804_ap_return[32'd42];
        tmp_669_reg_4486 <= {{op_V_assign_3_0_25_addsub_fu_804_ap_return[42:27]}};
        tmp_670_reg_4491 <= {{op_V_assign_2_0_25_addsub_1_fu_524_ap_return[42:27]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter9_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_27_reg_4501 <= p_063_27_fu_3057_p2;
        p_063_28_reg_4506 <= p_063_28_fu_3113_p2;
        tmp_1427_reg_4496 <= tmp_1427_fu_3044_p1;
        tmp_1433_reg_4511 <= tmp_1433_fu_3135_p1;
        tmp_1434_reg_4516 <= tmp_1434_fu_3154_p1;
        tmp_1436_reg_4521 <= op_V_assign_3_0_28_addsub_fu_825_ap_return[32'd42];
        tmp_675_reg_4527 <= {{op_V_assign_3_0_28_addsub_fu_825_ap_return[42:30]}};
        tmp_676_reg_4532 <= {{op_V_assign_2_0_28_addsub_1_fu_545_ap_return[42:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter10_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_31_reg_4542 <= p_063_31_fu_3296_p2;
        tmp_1443_reg_4537 <= tmp_1443_fu_3283_p1;
        tmp_1445_reg_4547 <= tmp_1445_fu_3318_p1;
        tmp_1446_reg_4552 <= tmp_1446_fu_3337_p1;
        tmp_1448_reg_4557 <= op_V_assign_3_0_31_addsub_fu_846_ap_return[32'd42];
        tmp_681_reg_4563 <= {{op_V_assign_3_0_31_addsub_fu_846_ap_return[42:33]}};
        tmp_682_reg_4568 <= {{op_V_assign_2_0_31_addsub_1_fu_566_ap_return[42:33]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter12_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_38_reg_4624 <= p_063_38_fu_3712_p2;
        tmp_1469_reg_4604 <= tmp_1469_fu_3677_p1;
        tmp_1470_reg_4609 <= tmp_1470_fu_3696_p1;
        tmp_1471_reg_4614 <= tmp_1471_fu_3700_p1;
        tmp_1472_reg_4619 <= op_V_assign_3_0_37_addsub_fu_888_ap_return[32'd42];
        tmp_693_reg_4630 <= {{op_V_assign_3_0_37_addsub_fu_888_ap_return[42:39]}};
        tmp_694_reg_4635 <= {{op_V_assign_2_0_37_addsub_1_fu_608_ap_return[42:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter1_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_3_reg_4133 <= p_063_3_fu_1594_p2;
        p_063_4_reg_4138 <= p_063_4_fu_1627_p2;
        p_063_5_reg_4143 <= p_063_5_fu_1683_p2;
        tmp_1337_reg_4148 <= tmp_1337_fu_1705_p1;
        tmp_1338_reg_4153 <= tmp_1338_fu_1724_p1;
        tmp_1340_reg_4158 <= op_V_assign_3_0_5_addsub_fu_657_ap_return[32'd42];
        tmp_627_reg_4164 <= {{op_V_assign_3_0_5_addsub_fu_657_ap_return[42:6]}};
        tmp_628_reg_4169 <= {{op_V_assign_2_0_5_addsub_1_fu_377_ap_return[42:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter2_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_063_6_reg_4174 <= p_063_6_fu_1756_p2;
        p_063_7_reg_4179 <= p_063_7_fu_1789_p2;
        p_063_8_reg_4184 <= p_063_8_fu_1845_p2;
        tmp_1349_reg_4189 <= tmp_1349_fu_1867_p1;
        tmp_1350_reg_4194 <= tmp_1350_fu_1886_p1;
        tmp_1352_reg_4199 <= op_V_assign_3_0_8_addsub_fu_678_ap_return[32'd42];
        tmp_633_reg_4205 <= {{op_V_assign_3_0_8_addsub_fu_678_ap_return[42:9]}};
        tmp_634_reg_4210 <= {{op_V_assign_2_0_8_addsub_1_fu_398_ap_return[42:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_696_reg_4645_pp0_iter17_reg == 1'd0) & (tmp_611_reg_4076_pp0_iter17_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_Result_s_219_reg_4695 <= {{tmp32_V_86_fu_3998_p1[30:23]}};
        tmp32_V_86_reg_4690 <= tmp32_V_86_fu_3998_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_696_reg_4645_pp0_iter15_reg == 1'd0) & (tmp_611_reg_4076_pp0_iter15_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp32_V_83_reg_4685 <= tmp32_V_83_fu_3992_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter11_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_1457_reg_4573 <= tmp_1457_fu_3498_p1;
        tmp_1458_reg_4578 <= tmp_1458_fu_3517_p1;
        tmp_1459_reg_4583 <= tmp_1459_fu_3521_p1;
        tmp_1460_reg_4588 <= op_V_assign_3_0_34_addsub_fu_867_ap_return[32'd42];
        tmp_687_reg_4594 <= {{op_V_assign_3_0_34_addsub_fu_867_ap_return[42:36]}};
        tmp_688_reg_4599 <= {{op_V_assign_2_0_34_addsub_1_fu_587_ap_return[42:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_reg_4076_pp0_iter13_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_1478_reg_4640 <= tmp_1478_fu_3807_p1;
        tmp_696_reg_4645 <= tmp_696_fu_3811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1305_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_611_reg_4076 <= tmp_611_fu_1311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_4072_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_i_reg_4353 <= grp_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_611_fu_1311_p2 == 1'd0) & (tmp_s_fu_1305_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_reg_4086 <= y_fu_1409_p3[32'd42];
        y_reg_4080 <= y_fu_1409_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_in_int_reg <= x_in;
        y_in_int_reg <= y_in;
    end
end

always @ (*) begin
    if (((tmp_696_reg_4645_pp0_iter18_reg == 1'd0) & (tmp_611_reg_4076_pp0_iter18_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_1_phi_fu_330_p8 = f_fu_4052_p1;
    end else begin
        ap_phi_mux_p_1_phi_fu_330_p8 = ap_phi_reg_pp0_iter19_p_1_reg_326;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = ap_phi_mux_p_1_phi_fu_330_p8;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1246_ce = 1'b1;
    end else begin
        grp_fu_1246_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1252_ce = 1'b1;
    end else begin
        grp_fu_1252_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1282 = ((tmp_611_reg_4076_pp0_iter14_reg == 1'd0) & (tmp_s_reg_4072_pp0_iter14_reg == 1'd0) & (tmp_696_reg_4645 == 1'd1));
end

assign ap_phi_reg_pp0_iter0_p_1_reg_326 = 'bx;

assign f_fu_4052_p1 = p_Result_208_fu_4041_p5;

assign icmp_fu_3902_p2 = ((tmp_1483_fu_3892_p4 == 26'd0) ? 1'b1 : 1'b0);

assign isNeg_fu_1343_p3 = r_V_12_fu_1317_p2[32'd8];

assign lhs_V_fu_1301_p1 = loc_V_fu_1259_p4;

assign loc_V_24_fu_1269_p1 = p_Val2_s_fu_1255_p1[22:0];

assign loc_V_25_fu_1277_p4 = {{p_Val2_196_fu_1273_p1[30:23]}};

assign loc_V_26_fu_1287_p1 = p_Val2_196_fu_1273_p1[22:0];

assign loc_V_fu_1259_p4 = {{p_Val2_s_fu_1255_p1[30:23]}};

assign msb_idx_8_fu_3884_p3 = ((tmp_1482_fu_3876_p3[0:0] === 1'b1) ? 31'd0 : tmp_1481_fu_3872_p1);

assign msb_idx_fu_3866_p2 = (32'd39 - num_zeros_fu_3862_p1);

assign num_zeros_fu_3862_p1 = tmp_698_fu_3854_p3[31:0];

assign op_V_assign_2_0_10_addsub_1_fu_419_a_V = op_V_assign_2_0_s_addsub_1_fu_412_ap_return[42:0];

assign op_V_assign_2_0_10_addsub_1_fu_419_add_V = (tmp_1360_fu_2017_p3 ^ 1'd1);

assign op_V_assign_2_0_10_addsub_1_fu_419_b_V = $signed(tmp_637_fu_2033_p4);

assign op_V_assign_2_0_11_addsub_1_fu_426_add_V = (tmp_1364_reg_4245 ^ 1'd1);

assign op_V_assign_2_0_11_addsub_1_fu_426_b_V = $signed(tmp_639_reg_4251);

assign op_V_assign_2_0_12_addsub_1_fu_433_a_V = op_V_assign_2_0_11_addsub_1_fu_426_ap_return[42:0];

assign op_V_assign_2_0_12_addsub_1_fu_433_add_V = (tmp_1368_fu_2142_p3 ^ 1'd1);

assign op_V_assign_2_0_12_addsub_1_fu_433_b_V = $signed(tmp_641_fu_2158_p4);

assign op_V_assign_2_0_13_addsub_1_fu_440_a_V = op_V_assign_2_0_12_addsub_1_fu_433_ap_return[42:0];

assign op_V_assign_2_0_13_addsub_1_fu_440_add_V = (tmp_1372_fu_2198_p3 ^ 1'd1);

assign op_V_assign_2_0_13_addsub_1_fu_440_b_V = $signed(tmp_643_fu_2214_p4);

assign op_V_assign_2_0_14_addsub_1_fu_447_add_V = (tmp_1376_reg_4291 ^ 1'd1);

assign op_V_assign_2_0_14_addsub_1_fu_447_b_V = $signed(tmp_645_reg_4297);

assign op_V_assign_2_0_15_addsub_1_fu_454_a_V = op_V_assign_2_0_14_addsub_1_fu_447_ap_return[42:0];

assign op_V_assign_2_0_15_addsub_1_fu_454_add_V = (tmp_1380_fu_2323_p3 ^ 1'd1);

assign op_V_assign_2_0_15_addsub_1_fu_454_b_V = $signed(tmp_647_fu_2339_p4);

assign op_V_assign_2_0_16_addsub_1_fu_461_a_V = op_V_assign_2_0_15_addsub_1_fu_454_ap_return[42:0];

assign op_V_assign_2_0_16_addsub_1_fu_461_add_V = (tmp_1384_fu_2379_p3 ^ 1'd1);

assign op_V_assign_2_0_16_addsub_1_fu_461_b_V = $signed(tmp_649_fu_2395_p4);

assign op_V_assign_2_0_17_addsub_1_fu_468_add_V = (tmp_1388_reg_4337 ^ 1'd1);

assign op_V_assign_2_0_17_addsub_1_fu_468_b_V = $signed(tmp_651_reg_4343);

assign op_V_assign_2_0_18_addsub_1_fu_475_a_V = op_V_assign_2_0_17_addsub_1_fu_468_ap_return[42:0];

assign op_V_assign_2_0_18_addsub_1_fu_475_add_V = (tmp_1392_fu_2504_p3 ^ 1'd1);

assign op_V_assign_2_0_18_addsub_1_fu_475_b_V = $signed(tmp_653_fu_2520_p4);

assign op_V_assign_2_0_19_addsub_1_fu_482_a_V = op_V_assign_2_0_18_addsub_1_fu_475_ap_return[42:0];

assign op_V_assign_2_0_19_addsub_1_fu_482_add_V = (tmp_1396_fu_2560_p3 ^ 1'd1);

assign op_V_assign_2_0_19_addsub_1_fu_482_b_V = $signed(tmp_655_fu_2576_p4);

assign op_V_assign_2_0_1_addsub_1_fu_349_a_V = op_V_assign_2_addsub_1_fu_342_ap_return[42:0];

assign op_V_assign_2_0_1_addsub_1_fu_349_add_V = (tmp_1320_fu_1456_p3 ^ 1'd1);

assign op_V_assign_2_0_1_addsub_1_fu_349_b_V = $signed(tmp_617_fu_1472_p4);

assign op_V_assign_2_0_20_addsub_1_fu_489_add_V = (tmp_1400_reg_4388 ^ 1'd1);

assign op_V_assign_2_0_20_addsub_1_fu_489_b_V = $signed(tmp_657_reg_4394);

assign op_V_assign_2_0_21_addsub_1_fu_496_a_V = op_V_assign_2_0_20_addsub_1_fu_489_ap_return[42:0];

assign op_V_assign_2_0_21_addsub_1_fu_496_add_V = (tmp_1404_fu_2685_p3 ^ 1'd1);

assign op_V_assign_2_0_21_addsub_1_fu_496_b_V = $signed(tmp_659_fu_2701_p4);

assign op_V_assign_2_0_22_addsub_1_fu_503_a_V = op_V_assign_2_0_21_addsub_1_fu_496_ap_return[42:0];

assign op_V_assign_2_0_22_addsub_1_fu_503_add_V = (tmp_1408_fu_2741_p3 ^ 1'd1);

assign op_V_assign_2_0_22_addsub_1_fu_503_b_V = $signed(tmp_661_fu_2757_p4);

assign op_V_assign_2_0_23_addsub_1_fu_510_add_V = (tmp_1412_reg_4434 ^ 1'd1);

assign op_V_assign_2_0_23_addsub_1_fu_510_b_V = $signed(tmp_663_reg_4440);

assign op_V_assign_2_0_24_addsub_1_fu_517_a_V = op_V_assign_2_0_23_addsub_1_fu_510_ap_return[42:0];

assign op_V_assign_2_0_24_addsub_1_fu_517_add_V = (tmp_1416_fu_2866_p3 ^ 1'd1);

assign op_V_assign_2_0_24_addsub_1_fu_517_b_V = $signed(tmp_665_fu_2882_p4);

assign op_V_assign_2_0_25_addsub_1_fu_524_a_V = op_V_assign_2_0_24_addsub_1_fu_517_ap_return[42:0];

assign op_V_assign_2_0_25_addsub_1_fu_524_add_V = (tmp_1420_fu_2922_p3 ^ 1'd1);

assign op_V_assign_2_0_25_addsub_1_fu_524_b_V = $signed(tmp_667_fu_2938_p4);

assign op_V_assign_2_0_26_addsub_1_fu_531_b_V = $signed(tmp_669_reg_4486);

assign op_V_assign_2_0_27_addsub_1_fu_538_a_V = op_V_assign_2_0_26_addsub_1_fu_531_ap_return[42:0];

assign op_V_assign_2_0_27_addsub_1_fu_538_add_V = (tmp_1428_fu_3048_p3 ^ 1'd1);

assign op_V_assign_2_0_27_addsub_1_fu_538_b_V = $signed(tmp_671_fu_3064_p4);

assign op_V_assign_2_0_28_addsub_1_fu_545_a_V = op_V_assign_2_0_27_addsub_1_fu_538_ap_return[42:0];

assign op_V_assign_2_0_28_addsub_1_fu_545_add_V = (tmp_1432_fu_3104_p3 ^ 1'd1);

assign op_V_assign_2_0_28_addsub_1_fu_545_b_V = $signed(tmp_673_fu_3120_p4);

assign op_V_assign_2_0_29_addsub_1_fu_552_b_V = $signed(tmp_675_reg_4527);

assign op_V_assign_2_0_2_addsub_1_fu_356_a_V = op_V_assign_2_0_1_addsub_1_fu_349_ap_return[42:0];

assign op_V_assign_2_0_2_addsub_1_fu_356_add_V = (tmp_1324_fu_1512_p3 ^ 1'd1);

assign op_V_assign_2_0_2_addsub_1_fu_356_b_V = $signed(tmp_619_fu_1528_p4);

assign op_V_assign_2_0_30_addsub_1_fu_559_a_V = op_V_assign_2_0_29_addsub_1_fu_552_ap_return[42:0];

assign op_V_assign_2_0_30_addsub_1_fu_559_b_V = $signed(tmp_677_fu_3243_p4);

assign op_V_assign_2_0_31_addsub_1_fu_566_a_V = op_V_assign_2_0_30_addsub_1_fu_559_ap_return[42:0];

assign op_V_assign_2_0_31_addsub_1_fu_566_add_V = (tmp_1444_fu_3287_p3 ^ 1'd1);

assign op_V_assign_2_0_31_addsub_1_fu_566_b_V = $signed(tmp_679_fu_3303_p4);

assign op_V_assign_2_0_32_addsub_1_fu_573_b_V = $signed(tmp_681_reg_4563);

assign op_V_assign_2_0_33_addsub_1_fu_580_a_V = op_V_assign_2_0_32_addsub_1_fu_573_ap_return[42:0];

assign op_V_assign_2_0_33_addsub_1_fu_580_b_V = $signed(tmp_683_fu_3421_p4);

assign op_V_assign_2_0_34_addsub_1_fu_587_a_V = op_V_assign_2_0_33_addsub_1_fu_580_ap_return[42:0];

assign op_V_assign_2_0_34_addsub_1_fu_587_b_V = $signed(tmp_685_fu_3483_p4);

assign op_V_assign_2_0_35_addsub_1_fu_594_b_V = $signed(tmp_687_reg_4594);

assign op_V_assign_2_0_36_addsub_1_fu_601_a_V = op_V_assign_2_0_35_addsub_1_fu_594_ap_return[42:0];

assign op_V_assign_2_0_36_addsub_1_fu_601_b_V = $signed(tmp_689_fu_3600_p4);

assign op_V_assign_2_0_37_addsub_1_fu_608_a_V = op_V_assign_2_0_36_addsub_1_fu_601_ap_return[42:0];

assign op_V_assign_2_0_37_addsub_1_fu_608_b_V = $signed(tmp_691_fu_3662_p4);

assign op_V_assign_2_0_38_addsub_1_fu_615_b_V = $signed(tmp_693_reg_4630);

assign op_V_assign_2_0_3_addsub_1_fu_363_add_V = (tmp_1328_reg_4117 ^ 1'd1);

assign op_V_assign_2_0_3_addsub_1_fu_363_b_V = $signed(tmp_621_reg_4123);

assign op_V_assign_2_0_4_addsub_1_fu_370_a_V = op_V_assign_2_0_3_addsub_1_fu_363_ap_return[42:0];

assign op_V_assign_2_0_4_addsub_1_fu_370_add_V = (tmp_1332_fu_1618_p3 ^ 1'd1);

assign op_V_assign_2_0_4_addsub_1_fu_370_b_V = $signed(tmp_623_fu_1634_p4);

assign op_V_assign_2_0_5_addsub_1_fu_377_a_V = op_V_assign_2_0_4_addsub_1_fu_370_ap_return[42:0];

assign op_V_assign_2_0_5_addsub_1_fu_377_add_V = (tmp_1336_fu_1674_p3 ^ 1'd1);

assign op_V_assign_2_0_5_addsub_1_fu_377_b_V = $signed(tmp_625_fu_1690_p4);

assign op_V_assign_2_0_6_addsub_1_fu_384_add_V = (tmp_1340_reg_4158 ^ 1'd1);

assign op_V_assign_2_0_6_addsub_1_fu_384_b_V = $signed(tmp_627_reg_4164);

assign op_V_assign_2_0_7_addsub_1_fu_391_a_V = op_V_assign_2_0_6_addsub_1_fu_384_ap_return[42:0];

assign op_V_assign_2_0_7_addsub_1_fu_391_add_V = (tmp_1344_fu_1780_p3 ^ 1'd1);

assign op_V_assign_2_0_7_addsub_1_fu_391_b_V = $signed(tmp_629_fu_1796_p4);

assign op_V_assign_2_0_8_addsub_1_fu_398_a_V = op_V_assign_2_0_7_addsub_1_fu_391_ap_return[42:0];

assign op_V_assign_2_0_8_addsub_1_fu_398_add_V = (tmp_1348_fu_1836_p3 ^ 1'd1);

assign op_V_assign_2_0_8_addsub_1_fu_398_b_V = $signed(tmp_631_fu_1852_p4);

assign op_V_assign_2_0_9_addsub_1_fu_405_add_V = (tmp_1352_reg_4199 ^ 1'd1);

assign op_V_assign_2_0_9_addsub_1_fu_405_b_V = $signed(tmp_633_reg_4205);

assign op_V_assign_2_0_s_addsub_1_fu_412_a_V = op_V_assign_2_0_9_addsub_1_fu_405_ap_return[42:0];

assign op_V_assign_2_0_s_addsub_1_fu_412_add_V = (tmp_1356_fu_1961_p3 ^ 1'd1);

assign op_V_assign_2_0_s_addsub_1_fu_412_b_V = $signed(tmp_635_fu_1977_p4);

assign op_V_assign_2_addsub_1_fu_342_add_V = (tmp_reg_4086 ^ 1'd1);

assign op_V_assign_3_0_10_addsub_fu_699_a_V = op_V_assign_3_0_s_addsub_fu_692_ap_return[42:0];

assign op_V_assign_3_0_10_addsub_fu_699_add = op_V_assign_3_0_s_addsub_fu_692_ap_return[32'd42];

assign op_V_assign_3_0_10_addsub_fu_699_b_V = $signed(tmp_638_fu_2052_p4);

assign op_V_assign_3_0_11_addsub_fu_706_add = tmp_1364_reg_4245;

assign op_V_assign_3_0_11_addsub_fu_706_b_V = $signed(tmp_640_reg_4256);

assign op_V_assign_3_0_12_addsub_fu_713_a_V = op_V_assign_3_0_11_addsub_fu_706_ap_return[42:0];

assign op_V_assign_3_0_12_addsub_fu_713_add = op_V_assign_3_0_11_addsub_fu_706_ap_return[32'd42];

assign op_V_assign_3_0_12_addsub_fu_713_b_V = $signed(tmp_642_fu_2178_p4);

assign op_V_assign_3_0_13_addsub_fu_720_a_V = op_V_assign_3_0_12_addsub_fu_713_ap_return[42:0];

assign op_V_assign_3_0_13_addsub_fu_720_add = op_V_assign_3_0_12_addsub_fu_713_ap_return[32'd42];

assign op_V_assign_3_0_13_addsub_fu_720_b_V = $signed(tmp_644_fu_2233_p4);

assign op_V_assign_3_0_14_addsub_fu_727_add = tmp_1376_reg_4291;

assign op_V_assign_3_0_14_addsub_fu_727_b_V = $signed(tmp_646_reg_4302);

assign op_V_assign_3_0_15_addsub_fu_734_a_V = op_V_assign_3_0_14_addsub_fu_727_ap_return[42:0];

assign op_V_assign_3_0_15_addsub_fu_734_add = op_V_assign_3_0_14_addsub_fu_727_ap_return[32'd42];

assign op_V_assign_3_0_15_addsub_fu_734_b_V = $signed(tmp_648_fu_2359_p4);

assign op_V_assign_3_0_16_addsub_fu_741_a_V = op_V_assign_3_0_15_addsub_fu_734_ap_return[42:0];

assign op_V_assign_3_0_16_addsub_fu_741_add = op_V_assign_3_0_15_addsub_fu_734_ap_return[32'd42];

assign op_V_assign_3_0_16_addsub_fu_741_b_V = $signed(tmp_650_fu_2414_p4);

assign op_V_assign_3_0_17_addsub_fu_748_add = tmp_1388_reg_4337;

assign op_V_assign_3_0_17_addsub_fu_748_b_V = $signed(tmp_652_reg_4348);

assign op_V_assign_3_0_18_addsub_fu_755_a_V = op_V_assign_3_0_17_addsub_fu_748_ap_return[42:0];

assign op_V_assign_3_0_18_addsub_fu_755_add = op_V_assign_3_0_17_addsub_fu_748_ap_return[32'd42];

assign op_V_assign_3_0_18_addsub_fu_755_b_V = $signed(tmp_654_fu_2540_p4);

assign op_V_assign_3_0_19_addsub_fu_762_a_V = op_V_assign_3_0_18_addsub_fu_755_ap_return[42:0];

assign op_V_assign_3_0_19_addsub_fu_762_add = op_V_assign_3_0_18_addsub_fu_755_ap_return[32'd42];

assign op_V_assign_3_0_19_addsub_fu_762_b_V = $signed(tmp_656_fu_2595_p4);

assign op_V_assign_3_0_1_addsub_fu_629_a_V = op_V_assign_3_addsub_fu_622_ap_return[42:0];

assign op_V_assign_3_0_1_addsub_fu_629_add = op_V_assign_3_addsub_fu_622_ap_return[32'd42];

assign op_V_assign_3_0_1_addsub_fu_629_b_V = $signed(tmp_618_fu_1492_p4);

assign op_V_assign_3_0_20_addsub_fu_769_add = tmp_1400_reg_4388;

assign op_V_assign_3_0_20_addsub_fu_769_b_V = $signed(tmp_658_reg_4399);

assign op_V_assign_3_0_21_addsub_fu_776_a_V = op_V_assign_3_0_20_addsub_fu_769_ap_return[42:0];

assign op_V_assign_3_0_21_addsub_fu_776_add = op_V_assign_3_0_20_addsub_fu_769_ap_return[32'd42];

assign op_V_assign_3_0_21_addsub_fu_776_b_V = $signed(tmp_660_fu_2721_p4);

assign op_V_assign_3_0_22_addsub_fu_783_a_V = op_V_assign_3_0_21_addsub_fu_776_ap_return[42:0];

assign op_V_assign_3_0_22_addsub_fu_783_add = op_V_assign_3_0_21_addsub_fu_776_ap_return[32'd42];

assign op_V_assign_3_0_22_addsub_fu_783_b_V = $signed(tmp_662_fu_2776_p4);

assign op_V_assign_3_0_23_addsub_fu_790_add = tmp_1412_reg_4434;

assign op_V_assign_3_0_23_addsub_fu_790_b_V = $signed(tmp_664_reg_4445);

assign op_V_assign_3_0_24_addsub_fu_797_a_V = op_V_assign_3_0_23_addsub_fu_790_ap_return[42:0];

assign op_V_assign_3_0_24_addsub_fu_797_add = op_V_assign_3_0_23_addsub_fu_790_ap_return[32'd42];

assign op_V_assign_3_0_24_addsub_fu_797_b_V = $signed(tmp_666_fu_2902_p4);

assign op_V_assign_3_0_25_addsub_fu_804_a_V = op_V_assign_3_0_24_addsub_fu_797_ap_return[42:0];

assign op_V_assign_3_0_25_addsub_fu_804_add = op_V_assign_3_0_24_addsub_fu_797_ap_return[32'd42];

assign op_V_assign_3_0_25_addsub_fu_804_b_V = $signed(tmp_668_fu_2957_p4);

assign op_V_assign_3_0_26_addsub_fu_811_add = tmp_1424_reg_4480;

assign op_V_assign_3_0_26_addsub_fu_811_b_V = $signed(tmp_670_reg_4491);

assign op_V_assign_3_0_27_addsub_fu_818_a_V = op_V_assign_3_0_26_addsub_fu_811_ap_return[42:0];

assign op_V_assign_3_0_27_addsub_fu_818_add = op_V_assign_3_0_26_addsub_fu_811_ap_return[32'd42];

assign op_V_assign_3_0_27_addsub_fu_818_b_V = $signed(tmp_672_fu_3084_p4);

assign op_V_assign_3_0_28_addsub_fu_825_a_V = op_V_assign_3_0_27_addsub_fu_818_ap_return[42:0];

assign op_V_assign_3_0_28_addsub_fu_825_add = op_V_assign_3_0_27_addsub_fu_818_ap_return[32'd42];

assign op_V_assign_3_0_28_addsub_fu_825_b_V = $signed(tmp_674_fu_3139_p4);

assign op_V_assign_3_0_29_addsub_fu_832_add = tmp_1436_reg_4521;

assign op_V_assign_3_0_29_addsub_fu_832_b_V = $signed(tmp_676_reg_4532);

assign op_V_assign_3_0_2_addsub_fu_636_a_V = op_V_assign_3_0_1_addsub_fu_629_ap_return[42:0];

assign op_V_assign_3_0_2_addsub_fu_636_add = op_V_assign_3_0_1_addsub_fu_629_ap_return[32'd42];

assign op_V_assign_3_0_2_addsub_fu_636_b_V = $signed(tmp_620_fu_1547_p4);

assign op_V_assign_3_0_30_addsub_fu_839_a_V = op_V_assign_3_0_29_addsub_fu_832_ap_return[42:0];

assign op_V_assign_3_0_30_addsub_fu_839_add = op_V_assign_3_0_29_addsub_fu_832_ap_return[32'd42];

assign op_V_assign_3_0_30_addsub_fu_839_b_V = $signed(tmp_678_fu_3263_p4);

assign op_V_assign_3_0_31_addsub_fu_846_a_V = op_V_assign_3_0_30_addsub_fu_839_ap_return[42:0];

assign op_V_assign_3_0_31_addsub_fu_846_add = op_V_assign_3_0_30_addsub_fu_839_ap_return[32'd42];

assign op_V_assign_3_0_31_addsub_fu_846_b_V = $signed(tmp_680_fu_3322_p4);

assign op_V_assign_3_0_32_addsub_fu_853_add = tmp_1448_reg_4557;

assign op_V_assign_3_0_32_addsub_fu_853_b_V = $signed(tmp_682_reg_4568);

assign op_V_assign_3_0_33_addsub_fu_860_a_V = op_V_assign_3_0_32_addsub_fu_853_ap_return[42:0];

assign op_V_assign_3_0_33_addsub_fu_860_add = op_V_assign_3_0_32_addsub_fu_853_ap_return[32'd42];

assign op_V_assign_3_0_33_addsub_fu_860_b_V = $signed(tmp_684_fu_3441_p4);

assign op_V_assign_3_0_34_addsub_fu_867_a_V = op_V_assign_3_0_33_addsub_fu_860_ap_return[42:0];

assign op_V_assign_3_0_34_addsub_fu_867_add = op_V_assign_3_0_33_addsub_fu_860_ap_return[32'd42];

assign op_V_assign_3_0_34_addsub_fu_867_b_V = $signed(tmp_686_fu_3502_p4);

assign op_V_assign_3_0_35_addsub_fu_874_add = tmp_1460_reg_4588;

assign op_V_assign_3_0_35_addsub_fu_874_b_V = $signed(tmp_688_reg_4599);

assign op_V_assign_3_0_36_addsub_fu_881_a_V = op_V_assign_3_0_35_addsub_fu_874_ap_return[42:0];

assign op_V_assign_3_0_36_addsub_fu_881_add = op_V_assign_3_0_35_addsub_fu_874_ap_return[32'd42];

assign op_V_assign_3_0_36_addsub_fu_881_b_V = $signed(tmp_690_fu_3620_p4);

assign op_V_assign_3_0_37_addsub_fu_888_a_V = op_V_assign_3_0_36_addsub_fu_881_ap_return[42:0];

assign op_V_assign_3_0_37_addsub_fu_888_add = op_V_assign_3_0_36_addsub_fu_881_ap_return[32'd42];

assign op_V_assign_3_0_37_addsub_fu_888_b_V = $signed(tmp_692_fu_3681_p4);

assign op_V_assign_3_0_38_addsub_fu_895_add = tmp_1472_reg_4619;

assign op_V_assign_3_0_38_addsub_fu_895_b_V = $signed(tmp_694_reg_4635);

assign op_V_assign_3_0_39_addsub_fu_902_a_V = op_V_assign_3_0_38_addsub_fu_895_ap_return[42:0];

assign op_V_assign_3_0_39_addsub_fu_902_add = op_V_assign_3_0_38_addsub_fu_895_ap_return[32'd42];

assign op_V_assign_3_0_39_addsub_fu_902_b_V = $signed(tmp_695_fu_3772_p4);

assign op_V_assign_3_0_3_addsub_fu_643_add = tmp_1328_reg_4117;

assign op_V_assign_3_0_3_addsub_fu_643_b_V = $signed(tmp_622_reg_4128);

assign op_V_assign_3_0_4_addsub_fu_650_a_V = op_V_assign_3_0_3_addsub_fu_643_ap_return[42:0];

assign op_V_assign_3_0_4_addsub_fu_650_add = op_V_assign_3_0_3_addsub_fu_643_ap_return[32'd42];

assign op_V_assign_3_0_4_addsub_fu_650_b_V = $signed(tmp_624_fu_1654_p4);

assign op_V_assign_3_0_5_addsub_fu_657_a_V = op_V_assign_3_0_4_addsub_fu_650_ap_return[42:0];

assign op_V_assign_3_0_5_addsub_fu_657_add = op_V_assign_3_0_4_addsub_fu_650_ap_return[32'd42];

assign op_V_assign_3_0_5_addsub_fu_657_b_V = $signed(tmp_626_fu_1709_p4);

assign op_V_assign_3_0_6_addsub_fu_664_add = tmp_1340_reg_4158;

assign op_V_assign_3_0_6_addsub_fu_664_b_V = $signed(tmp_628_reg_4169);

assign op_V_assign_3_0_7_addsub_fu_671_a_V = op_V_assign_3_0_6_addsub_fu_664_ap_return[42:0];

assign op_V_assign_3_0_7_addsub_fu_671_add = op_V_assign_3_0_6_addsub_fu_664_ap_return[32'd42];

assign op_V_assign_3_0_7_addsub_fu_671_b_V = $signed(tmp_630_fu_1816_p4);

assign op_V_assign_3_0_8_addsub_fu_678_a_V = op_V_assign_3_0_7_addsub_fu_671_ap_return[42:0];

assign op_V_assign_3_0_8_addsub_fu_678_add = op_V_assign_3_0_7_addsub_fu_671_ap_return[32'd42];

assign op_V_assign_3_0_8_addsub_fu_678_b_V = $signed(tmp_632_fu_1871_p4);

assign op_V_assign_3_0_9_addsub_fu_685_add = tmp_1352_reg_4199;

assign op_V_assign_3_0_9_addsub_fu_685_b_V = $signed(tmp_634_reg_4210);

assign op_V_assign_3_0_s_addsub_fu_692_a_V = op_V_assign_3_0_9_addsub_fu_685_ap_return[42:0];

assign op_V_assign_3_0_s_addsub_fu_692_add = op_V_assign_3_0_9_addsub_fu_685_ap_return[32'd42];

assign op_V_assign_3_0_s_addsub_fu_692_b_V = $signed(tmp_636_fu_1997_p4);

assign op_V_assign_3_addsub_fu_622_add = tmp_reg_4086;

assign op_V_assign_4_0_10_addsub_2_fu_998_a_V = op_V_assign_4_0_s_addsub_2_fu_990_ap_return[39:0];

assign op_V_assign_4_0_12_addsub_2_fu_1014_a_V = op_V_assign_4_0_11_addsub_2_fu_1006_ap_return[39:0];

assign op_V_assign_4_0_13_addsub_2_fu_1022_a_V = op_V_assign_4_0_12_addsub_2_fu_1014_ap_return[39:0];

assign op_V_assign_4_0_14_addsub_2_fu_1030_a_V = op_V_assign_4_0_13_addsub_2_fu_1022_ap_return[39:0];

assign op_V_assign_4_0_16_addsub_2_fu_1046_a_V = op_V_assign_4_0_15_addsub_2_fu_1038_ap_return[39:0];

assign op_V_assign_4_0_17_addsub_2_fu_1054_a_V = op_V_assign_4_0_16_addsub_2_fu_1046_ap_return[39:0];

assign op_V_assign_4_0_18_addsub_2_fu_1062_a_V = op_V_assign_4_0_17_addsub_2_fu_1054_ap_return[39:0];

assign op_V_assign_4_0_1_addsub_2_fu_918_a_V = op_V_assign_4_addsub_2_fu_909_ap_return[39:0];

assign op_V_assign_4_0_20_addsub_2_fu_1078_a_V = op_V_assign_4_0_19_addsub_2_fu_1070_ap_return[39:0];

assign op_V_assign_4_0_21_addsub_2_fu_1086_a_V = op_V_assign_4_0_20_addsub_2_fu_1078_ap_return[39:0];

assign op_V_assign_4_0_22_addsub_2_fu_1094_a_V = op_V_assign_4_0_21_addsub_2_fu_1086_ap_return[39:0];

assign op_V_assign_4_0_24_addsub_2_fu_1110_a_V = op_V_assign_4_0_23_addsub_2_fu_1102_ap_return[39:0];

assign op_V_assign_4_0_25_addsub_2_fu_1118_a_V = op_V_assign_4_0_24_addsub_2_fu_1110_ap_return[39:0];

assign op_V_assign_4_0_26_addsub_2_fu_1126_a_V = op_V_assign_4_0_25_addsub_2_fu_1118_ap_return[39:0];

assign op_V_assign_4_0_28_addsub_2_fu_1142_a_V = op_V_assign_4_0_27_addsub_2_fu_1134_ap_return[39:0];

assign op_V_assign_4_0_29_addsub_2_fu_1150_a_V = op_V_assign_4_0_28_addsub_2_fu_1142_ap_return[39:0];

assign op_V_assign_4_0_2_addsub_2_fu_926_a_V = op_V_assign_4_0_1_addsub_2_fu_918_ap_return[39:0];

assign op_V_assign_4_0_30_addsub_2_fu_1158_a_V = op_V_assign_4_0_29_addsub_2_fu_1150_ap_return[39:0];

assign op_V_assign_4_0_32_addsub_2_fu_1174_a_V = op_V_assign_4_0_31_addsub_2_fu_1166_ap_return[39:0];

assign op_V_assign_4_0_33_addsub_2_fu_1182_a_V = op_V_assign_4_0_32_addsub_2_fu_1174_ap_return[39:0];

assign op_V_assign_4_0_34_addsub_2_fu_1190_a_V = op_V_assign_4_0_33_addsub_2_fu_1182_ap_return[39:0];

assign op_V_assign_4_0_36_addsub_2_fu_1206_a_V = op_V_assign_4_0_35_addsub_2_fu_1198_ap_return[39:0];

assign op_V_assign_4_0_37_addsub_2_fu_1214_a_V = op_V_assign_4_0_36_addsub_2_fu_1206_ap_return[39:0];

assign op_V_assign_4_0_39_addsub_2_fu_1230_a_V = op_V_assign_4_0_38_addsub_2_fu_1222_ap_return[39:0];

assign op_V_assign_4_0_39_addsub_2_fu_1230_add_V = (tmp_1475_fu_3756_p3 ^ 1'd1);

assign op_V_assign_4_0_3_addsub_2_fu_934_a_V = op_V_assign_4_0_2_addsub_2_fu_926_ap_return[39:0];

assign op_V_assign_4_0_40_addsub_2_fu_1238_a_V = op_V_assign_4_0_39_addsub_2_fu_1230_ap_return[39:0];

assign op_V_assign_4_0_40_addsub_2_fu_1238_add_V = (tmp_1477_fu_3792_p3 ^ 1'd1);

assign op_V_assign_4_0_5_addsub_2_fu_950_a_V = op_V_assign_4_0_4_addsub_2_fu_942_ap_return[39:0];

assign op_V_assign_4_0_6_addsub_2_fu_958_a_V = op_V_assign_4_0_5_addsub_2_fu_950_ap_return[39:0];

assign op_V_assign_4_0_7_addsub_2_fu_966_a_V = op_V_assign_4_0_6_addsub_2_fu_958_ap_return[39:0];

assign op_V_assign_4_0_9_addsub_2_fu_982_a_V = op_V_assign_4_0_8_addsub_2_fu_974_ap_return[39:0];

assign op_V_assign_4_0_s_addsub_2_fu_990_a_V = op_V_assign_4_0_9_addsub_2_fu_982_ap_return[39:0];

assign p_063_10_fu_2026_p2 = (tmp_1360_fu_2017_p3 ^ 1'd1);

assign p_063_11_fu_2118_p2 = (tmp_1364_reg_4245 ^ 1'd1);

assign p_063_12_fu_2151_p2 = (tmp_1368_fu_2142_p3 ^ 1'd1);

assign p_063_13_fu_2207_p2 = (tmp_1372_fu_2198_p3 ^ 1'd1);

assign p_063_14_fu_2299_p2 = (tmp_1376_reg_4291 ^ 1'd1);

assign p_063_15_fu_2332_p2 = (tmp_1380_fu_2323_p3 ^ 1'd1);

assign p_063_16_fu_2388_p2 = (tmp_1384_fu_2379_p3 ^ 1'd1);

assign p_063_17_fu_2480_p2 = (tmp_1388_reg_4337 ^ 1'd1);

assign p_063_18_fu_2513_p2 = (tmp_1392_fu_2504_p3 ^ 1'd1);

assign p_063_19_fu_2569_p2 = (tmp_1396_fu_2560_p3 ^ 1'd1);

assign p_063_1_fu_1465_p2 = (tmp_1320_fu_1456_p3 ^ 1'd1);

assign p_063_20_fu_2661_p2 = (tmp_1400_reg_4388 ^ 1'd1);

assign p_063_21_fu_2694_p2 = (tmp_1404_fu_2685_p3 ^ 1'd1);

assign p_063_22_fu_2750_p2 = (tmp_1408_fu_2741_p3 ^ 1'd1);

assign p_063_23_fu_2842_p2 = (tmp_1412_reg_4434 ^ 1'd1);

assign p_063_24_fu_2875_p2 = (tmp_1416_fu_2866_p3 ^ 1'd1);

assign p_063_25_fu_2931_p2 = (tmp_1420_fu_2922_p3 ^ 1'd1);

assign p_063_26_fu_3019_p2 = (tmp_1424_reg_4480 ^ 1'd1);

assign p_063_27_fu_3057_p2 = (tmp_1428_fu_3048_p3 ^ 1'd1);

assign p_063_28_fu_3113_p2 = (tmp_1432_fu_3104_p3 ^ 1'd1);

assign p_063_29_fu_3196_p2 = (tmp_1436_reg_4521 ^ 1'd1);

assign p_063_2_fu_1521_p2 = (tmp_1324_fu_1512_p3 ^ 1'd1);

assign p_063_30_fu_3235_p2 = (tmp_1440_fu_3226_p3 ^ 1'd1);

assign p_063_31_fu_3296_p2 = (tmp_1444_fu_3287_p3 ^ 1'd1);

assign p_063_32_fu_3374_p2 = (tmp_1448_reg_4557 ^ 1'd1);

assign p_063_33_fu_3413_p2 = (tmp_1452_fu_3404_p3 ^ 1'd1);

assign p_063_34_fu_3475_p2 = (tmp_1456_fu_3466_p3 ^ 1'd1);

assign p_063_35_fu_3553_p2 = (tmp_1460_reg_4588 ^ 1'd1);

assign p_063_36_fu_3592_p2 = (tmp_1464_fu_3583_p3 ^ 1'd1);

assign p_063_37_fu_3654_p2 = (tmp_1468_fu_3645_p3 ^ 1'd1);

assign p_063_38_fu_3712_p2 = (tmp_1472_fu_3704_p3 ^ 1'd1);

assign p_063_3_fu_1594_p2 = (tmp_1328_reg_4117 ^ 1'd1);

assign p_063_4_fu_1627_p2 = (tmp_1332_fu_1618_p3 ^ 1'd1);

assign p_063_5_fu_1683_p2 = (tmp_1336_fu_1674_p3 ^ 1'd1);

assign p_063_6_fu_1756_p2 = (tmp_1340_reg_4158 ^ 1'd1);

assign p_063_7_fu_1789_p2 = (tmp_1344_fu_1780_p3 ^ 1'd1);

assign p_063_8_fu_1845_p2 = (tmp_1348_fu_1836_p3 ^ 1'd1);

assign p_063_9_fu_1937_p2 = (tmp_1352_reg_4199 ^ 1'd1);

assign p_063_s_fu_1970_p2 = (tmp_1356_fu_1961_p3 ^ 1'd1);

assign p_Repl2_113_trunc_fu_4029_p2 = (tmp_1495_reg_4680_pp0_iter18_reg + tmp6_cast_fu_4025_p1);

assign p_Result_207_fu_3846_p3 = {{24'd16777215}, {p_Result_s_fu_3836_p4}};

assign p_Result_208_fu_4041_p5 = {{tmp_701_fu_4034_p3}, {tmp32_V_86_reg_4690[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_fu_3831_p3) begin
    for (ap_tvar_int_0 = 40 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 39 - 0) begin
            p_Result_s_fu_3836_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_3836_p4[ap_tvar_int_0] = tmp_V_fu_3831_p3[39 - ap_tvar_int_0];
        end
    end
end

assign p_Val2_196_fu_1273_p1 = y_in_int_reg;

assign p_Val2_s_fu_1255_p1 = x_in_int_reg;

assign p_s_fu_1440_p2 = (tmp_reg_4086 ^ 1'd1);

assign r_V_12_fu_1317_p2 = (lhs_V_fu_1301_p1 - rhs_V_fu_1291_p1);

assign r_V_fu_1295_p2 = (9'd11 + rhs_V_fu_1291_p1);

assign rhs_V_fu_1291_p1 = loc_V_25_fu_1277_p4;

assign sel_tmp1_fu_1397_p2 = (tmp_612_fu_1337_p2 ^ 1'd1);

assign sel_tmp2_fu_1403_p2 = (sel_tmp1_fu_1397_p2 & isNeg_fu_1343_p3);

assign sel_tmp_cast_fu_1393_p1 = sel_tmp_fu_1385_p3;

assign sel_tmp_fu_1385_p3 = ((tmp_612_fu_1337_p2[0:0] === 1'b1) ? y_V_fu_1323_p4 : tmp_616_fu_1379_p2);

assign sh_assign_7_fu_1357_p3 = ((isNeg_fu_1343_p3[0:0] === 1'b1) ? tmp_613_fu_1351_p2 : r_V_12_fu_1317_p2);

assign tmp32_V_81_fu_3986_p2 = tmp32_V_fu_3974_p1 << tmp_1777_cast_fu_3982_p1;

assign tmp32_V_82_fu_3966_p1 = tmp_1493_fu_3960_p2[31:0];

assign tmp32_V_83_fu_3992_p3 = ((icmp_reg_4670[0:0] === 1'b1) ? tmp32_V_81_fu_3986_p2 : tmp32_V_82_reg_4675);

assign tmp32_V_86_fu_3998_p1 = grp_fu_1252_p1;

assign tmp32_V_fu_3974_p1 = tmp_V_reg_4660[31:0];

assign tmp6_cast_fu_4025_p1 = tmp6_fu_4017_p3;

assign tmp6_fu_4017_p3 = {{6'd44}, {tmp_700_fu_4012_p2}};

assign tmp_1320_fu_1456_p3 = op_V_assign_3_addsub_fu_622_ap_return[32'd42];

assign tmp_1324_fu_1512_p3 = op_V_assign_3_0_1_addsub_fu_629_ap_return[32'd42];

assign tmp_1325_fu_1543_p1 = op_V_assign_2_0_2_addsub_1_fu_356_ap_return[42:0];

assign tmp_1326_fu_1562_p1 = op_V_assign_3_0_2_addsub_fu_636_ap_return[42:0];

assign tmp_1331_fu_1933_p1 = op_V_assign_4_0_3_addsub_2_fu_934_ap_return[39:0];

assign tmp_1332_fu_1618_p3 = op_V_assign_3_0_3_addsub_fu_643_ap_return[32'd42];

assign tmp_1336_fu_1674_p3 = op_V_assign_3_0_4_addsub_fu_650_ap_return[32'd42];

assign tmp_1337_fu_1705_p1 = op_V_assign_2_0_5_addsub_1_fu_377_ap_return[42:0];

assign tmp_1338_fu_1724_p1 = op_V_assign_3_0_5_addsub_fu_657_ap_return[42:0];

assign tmp_1344_fu_1780_p3 = op_V_assign_3_0_6_addsub_fu_664_ap_return[32'd42];

assign tmp_1347_fu_2114_p1 = op_V_assign_4_0_7_addsub_2_fu_966_ap_return[39:0];

assign tmp_1348_fu_1836_p3 = op_V_assign_3_0_7_addsub_fu_671_ap_return[32'd42];

assign tmp_1349_fu_1867_p1 = op_V_assign_2_0_8_addsub_1_fu_398_ap_return[42:0];

assign tmp_1350_fu_1886_p1 = op_V_assign_3_0_8_addsub_fu_678_ap_return[42:0];

assign tmp_1356_fu_1961_p3 = op_V_assign_3_0_9_addsub_fu_685_ap_return[32'd42];

assign tmp_1360_fu_2017_p3 = op_V_assign_3_0_s_addsub_fu_692_ap_return[32'd42];

assign tmp_1361_fu_2048_p1 = op_V_assign_2_0_10_addsub_1_fu_419_ap_return[42:0];

assign tmp_1362_fu_2067_p1 = op_V_assign_3_0_10_addsub_fu_699_ap_return[42:0];

assign tmp_1363_fu_2295_p1 = op_V_assign_4_0_10_addsub_2_fu_998_ap_return[39:0];

assign tmp_1368_fu_2142_p3 = op_V_assign_3_0_11_addsub_fu_706_ap_return[32'd42];

assign tmp_1372_fu_2198_p3 = op_V_assign_3_0_12_addsub_fu_713_ap_return[32'd42];

assign tmp_1373_fu_2229_p1 = op_V_assign_2_0_13_addsub_1_fu_440_ap_return[42:0];

assign tmp_1374_fu_2248_p1 = op_V_assign_3_0_13_addsub_fu_720_ap_return[42:0];

assign tmp_1379_fu_2476_p1 = op_V_assign_4_0_14_addsub_2_fu_1030_ap_return[39:0];

assign tmp_1380_fu_2323_p3 = op_V_assign_3_0_14_addsub_fu_727_ap_return[32'd42];

assign tmp_1384_fu_2379_p3 = op_V_assign_3_0_15_addsub_fu_734_ap_return[32'd42];

assign tmp_1385_fu_2410_p1 = op_V_assign_2_0_16_addsub_1_fu_461_ap_return[42:0];

assign tmp_1386_fu_2429_p1 = op_V_assign_3_0_16_addsub_fu_741_ap_return[42:0];

assign tmp_1392_fu_2504_p3 = op_V_assign_3_0_17_addsub_fu_748_ap_return[32'd42];

assign tmp_1395_fu_2657_p1 = op_V_assign_4_0_18_addsub_2_fu_1062_ap_return[39:0];

assign tmp_1396_fu_2560_p3 = op_V_assign_3_0_18_addsub_fu_755_ap_return[32'd42];

assign tmp_1397_fu_2591_p1 = op_V_assign_2_0_19_addsub_1_fu_482_ap_return[42:0];

assign tmp_1398_fu_2610_p1 = op_V_assign_3_0_19_addsub_fu_762_ap_return[42:0];

assign tmp_1404_fu_2685_p3 = op_V_assign_3_0_20_addsub_fu_769_ap_return[32'd42];

assign tmp_1408_fu_2741_p3 = op_V_assign_3_0_21_addsub_fu_776_ap_return[32'd42];

assign tmp_1409_fu_2772_p1 = op_V_assign_2_0_22_addsub_1_fu_503_ap_return[42:0];

assign tmp_1410_fu_2791_p1 = op_V_assign_3_0_22_addsub_fu_783_ap_return[42:0];

assign tmp_1411_fu_2838_p1 = op_V_assign_4_0_22_addsub_2_fu_1094_ap_return[39:0];

assign tmp_1416_fu_2866_p3 = op_V_assign_3_0_23_addsub_fu_790_ap_return[32'd42];

assign tmp_1420_fu_2922_p3 = op_V_assign_3_0_24_addsub_fu_797_ap_return[32'd42];

assign tmp_1421_fu_2953_p1 = op_V_assign_2_0_25_addsub_1_fu_524_ap_return[42:0];

assign tmp_1422_fu_2972_p1 = op_V_assign_3_0_25_addsub_fu_804_ap_return[42:0];

assign tmp_1427_fu_3044_p1 = op_V_assign_4_0_26_addsub_2_fu_1126_ap_return[39:0];

assign tmp_1428_fu_3048_p3 = op_V_assign_3_0_26_addsub_fu_811_ap_return[32'd42];

assign tmp_1432_fu_3104_p3 = op_V_assign_3_0_27_addsub_fu_818_ap_return[32'd42];

assign tmp_1433_fu_3135_p1 = op_V_assign_2_0_28_addsub_1_fu_545_ap_return[42:0];

assign tmp_1434_fu_3154_p1 = op_V_assign_3_0_28_addsub_fu_825_ap_return[42:0];

assign tmp_1440_fu_3226_p3 = op_V_assign_3_0_29_addsub_fu_832_ap_return[32'd42];

assign tmp_1443_fu_3283_p1 = op_V_assign_4_0_30_addsub_2_fu_1158_ap_return[39:0];

assign tmp_1444_fu_3287_p3 = op_V_assign_3_0_30_addsub_fu_839_ap_return[32'd42];

assign tmp_1445_fu_3318_p1 = op_V_assign_2_0_31_addsub_1_fu_566_ap_return[42:0];

assign tmp_1446_fu_3337_p1 = op_V_assign_3_0_31_addsub_fu_846_ap_return[42:0];

assign tmp_1452_fu_3404_p3 = op_V_assign_3_0_32_addsub_fu_853_ap_return[32'd42];

assign tmp_1456_fu_3466_p3 = op_V_assign_3_0_33_addsub_fu_860_ap_return[32'd42];

assign tmp_1457_fu_3498_p1 = op_V_assign_2_0_34_addsub_1_fu_587_ap_return[42:0];

assign tmp_1458_fu_3517_p1 = op_V_assign_3_0_34_addsub_fu_867_ap_return[42:0];

assign tmp_1459_fu_3521_p1 = op_V_assign_4_0_34_addsub_2_fu_1190_ap_return[39:0];

assign tmp_1464_fu_3583_p3 = op_V_assign_3_0_35_addsub_fu_874_ap_return[32'd42];

assign tmp_1468_fu_3645_p3 = op_V_assign_3_0_36_addsub_fu_881_ap_return[32'd42];

assign tmp_1469_fu_3677_p1 = op_V_assign_2_0_37_addsub_1_fu_608_ap_return[42:0];

assign tmp_1470_fu_3696_p1 = op_V_assign_3_0_37_addsub_fu_888_ap_return[42:0];

assign tmp_1471_fu_3700_p1 = op_V_assign_4_0_37_addsub_2_fu_1214_ap_return[39:0];

assign tmp_1472_fu_3704_p3 = op_V_assign_3_0_37_addsub_fu_888_ap_return[32'd42];

assign tmp_1475_fu_3756_p3 = op_V_assign_3_0_38_addsub_fu_895_ap_return[32'd42];

assign tmp_1477_fu_3792_p3 = op_V_assign_3_0_39_addsub_fu_902_ap_return[32'd42];

assign tmp_1478_fu_3807_p1 = op_V_assign_4_0_40_addsub_2_fu_1238_ap_return[39:0];

assign tmp_1481_fu_3872_p1 = msb_idx_fu_3866_p2[30:0];

assign tmp_1482_fu_3876_p3 = msb_idx_fu_3866_p2[32'd31];

assign tmp_1483_fu_3892_p4 = {{msb_idx_8_fu_3884_p3[30:5]}};

assign tmp_1485_fu_3908_p1 = msb_idx_8_fu_3884_p3[5:0];

assign tmp_1486_fu_3912_p2 = ((msb_idx_8_fu_3884_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1487_fu_3918_p2 = ($signed(6'd33) + $signed(tmp_1485_fu_3908_p1));

integer ap_tvar_int_1;

always @ (tmp_V_fu_3831_p3) begin
    for (ap_tvar_int_1 = 40 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 39 - 0) begin
            tmp_1488_fu_3924_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_1488_fu_3924_p4[ap_tvar_int_1] = tmp_V_fu_3831_p3[39 - ap_tvar_int_1];
        end
    end
end

assign tmp_1489_fu_3934_p2 = (6'd6 - tmp_1485_fu_3908_p1);

assign tmp_1490_fu_3940_p3 = ((tmp_1486_fu_3912_p2[0:0] === 1'b1) ? tmp_1488_fu_3924_p4 : tmp_V_fu_3831_p3);

assign tmp_1491_fu_3948_p3 = ((tmp_1486_fu_3912_p2[0:0] === 1'b1) ? tmp_1489_fu_3934_p2 : tmp_1487_fu_3918_p2);

assign tmp_1492_fu_3956_p1 = tmp_1491_fu_3948_p3;

assign tmp_1493_fu_3960_p2 = tmp_1490_fu_3940_p3 >> tmp_1492_fu_3956_p1;

assign tmp_1495_fu_3970_p1 = msb_idx_fu_3866_p2[7:0];

assign tmp_1715_cast_fu_1369_p1 = sh_assign_7_fu_1357_p3;

assign tmp_1777_cast_fu_3982_p1 = tmp_699_fu_3977_p2;

assign tmp_611_fu_1311_p2 = ((loc_V_25_fu_1277_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_612_fu_1337_p2 = ((loc_V_fu_1259_p4 == loc_V_25_fu_1277_p4) ? 1'b1 : 1'b0);

assign tmp_613_fu_1351_p2 = (9'd0 - r_V_12_fu_1317_p2);

assign tmp_614_fu_1365_p1 = sh_assign_7_fu_1357_p3;

assign tmp_615_fu_1373_p2 = y_V_cast_fu_1333_p1 << tmp_614_fu_1365_p1;

assign tmp_616_fu_1379_p2 = y_V_fu_1323_p4 >> tmp_1715_cast_fu_1369_p1;

assign tmp_617_fu_1472_p4 = {{op_V_assign_3_addsub_fu_622_ap_return[42:1]}};

assign tmp_618_fu_1492_p4 = {{op_V_assign_2_addsub_1_fu_342_ap_return[42:1]}};

assign tmp_619_fu_1528_p4 = {{op_V_assign_3_0_1_addsub_fu_629_ap_return[42:2]}};

assign tmp_620_fu_1547_p4 = {{op_V_assign_2_0_1_addsub_1_fu_349_ap_return[42:2]}};

assign tmp_623_fu_1634_p4 = {{op_V_assign_3_0_3_addsub_fu_643_ap_return[42:4]}};

assign tmp_624_fu_1654_p4 = {{op_V_assign_2_0_3_addsub_1_fu_363_ap_return[42:4]}};

assign tmp_625_fu_1690_p4 = {{op_V_assign_3_0_4_addsub_fu_650_ap_return[42:5]}};

assign tmp_626_fu_1709_p4 = {{op_V_assign_2_0_4_addsub_1_fu_370_ap_return[42:5]}};

assign tmp_629_fu_1796_p4 = {{op_V_assign_3_0_6_addsub_fu_664_ap_return[42:7]}};

assign tmp_630_fu_1816_p4 = {{op_V_assign_2_0_6_addsub_1_fu_384_ap_return[42:7]}};

assign tmp_631_fu_1852_p4 = {{op_V_assign_3_0_7_addsub_fu_671_ap_return[42:8]}};

assign tmp_632_fu_1871_p4 = {{op_V_assign_2_0_7_addsub_1_fu_391_ap_return[42:8]}};

assign tmp_635_fu_1977_p4 = {{op_V_assign_3_0_9_addsub_fu_685_ap_return[42:10]}};

assign tmp_636_fu_1997_p4 = {{op_V_assign_2_0_9_addsub_1_fu_405_ap_return[42:10]}};

assign tmp_637_fu_2033_p4 = {{op_V_assign_3_0_s_addsub_fu_692_ap_return[42:11]}};

assign tmp_638_fu_2052_p4 = {{op_V_assign_2_0_s_addsub_1_fu_412_ap_return[42:11]}};

assign tmp_641_fu_2158_p4 = {{op_V_assign_3_0_11_addsub_fu_706_ap_return[42:13]}};

assign tmp_642_fu_2178_p4 = {{op_V_assign_2_0_11_addsub_1_fu_426_ap_return[42:13]}};

assign tmp_643_fu_2214_p4 = {{op_V_assign_3_0_12_addsub_fu_713_ap_return[42:14]}};

assign tmp_644_fu_2233_p4 = {{op_V_assign_2_0_12_addsub_1_fu_433_ap_return[42:14]}};

assign tmp_647_fu_2339_p4 = {{op_V_assign_3_0_14_addsub_fu_727_ap_return[42:16]}};

assign tmp_648_fu_2359_p4 = {{op_V_assign_2_0_14_addsub_1_fu_447_ap_return[42:16]}};

assign tmp_649_fu_2395_p4 = {{op_V_assign_3_0_15_addsub_fu_734_ap_return[42:17]}};

assign tmp_650_fu_2414_p4 = {{op_V_assign_2_0_15_addsub_1_fu_454_ap_return[42:17]}};

assign tmp_653_fu_2520_p4 = {{op_V_assign_3_0_17_addsub_fu_748_ap_return[42:19]}};

assign tmp_654_fu_2540_p4 = {{op_V_assign_2_0_17_addsub_1_fu_468_ap_return[42:19]}};

assign tmp_655_fu_2576_p4 = {{op_V_assign_3_0_18_addsub_fu_755_ap_return[42:20]}};

assign tmp_656_fu_2595_p4 = {{op_V_assign_2_0_18_addsub_1_fu_475_ap_return[42:20]}};

assign tmp_659_fu_2701_p4 = {{op_V_assign_3_0_20_addsub_fu_769_ap_return[42:22]}};

assign tmp_660_fu_2721_p4 = {{op_V_assign_2_0_20_addsub_1_fu_489_ap_return[42:22]}};

assign tmp_661_fu_2757_p4 = {{op_V_assign_3_0_21_addsub_fu_776_ap_return[42:23]}};

assign tmp_662_fu_2776_p4 = {{op_V_assign_2_0_21_addsub_1_fu_496_ap_return[42:23]}};

assign tmp_665_fu_2882_p4 = {{op_V_assign_3_0_23_addsub_fu_790_ap_return[42:25]}};

assign tmp_666_fu_2902_p4 = {{op_V_assign_2_0_23_addsub_1_fu_510_ap_return[42:25]}};

assign tmp_667_fu_2938_p4 = {{op_V_assign_3_0_24_addsub_fu_797_ap_return[42:26]}};

assign tmp_668_fu_2957_p4 = {{op_V_assign_2_0_24_addsub_1_fu_517_ap_return[42:26]}};

assign tmp_671_fu_3064_p4 = {{op_V_assign_3_0_26_addsub_fu_811_ap_return[42:28]}};

assign tmp_672_fu_3084_p4 = {{op_V_assign_2_0_26_addsub_1_fu_531_ap_return[42:28]}};

assign tmp_673_fu_3120_p4 = {{op_V_assign_3_0_27_addsub_fu_818_ap_return[42:29]}};

assign tmp_674_fu_3139_p4 = {{op_V_assign_2_0_27_addsub_1_fu_538_ap_return[42:29]}};

assign tmp_677_fu_3243_p4 = {{op_V_assign_3_0_29_addsub_fu_832_ap_return[42:31]}};

assign tmp_678_fu_3263_p4 = {{op_V_assign_2_0_29_addsub_1_fu_552_ap_return[42:31]}};

assign tmp_679_fu_3303_p4 = {{op_V_assign_3_0_30_addsub_fu_839_ap_return[42:32]}};

assign tmp_680_fu_3322_p4 = {{op_V_assign_2_0_30_addsub_1_fu_559_ap_return[42:32]}};

assign tmp_683_fu_3421_p4 = {{op_V_assign_3_0_32_addsub_fu_853_ap_return[42:34]}};

assign tmp_684_fu_3441_p4 = {{op_V_assign_2_0_32_addsub_1_fu_573_ap_return[42:34]}};

assign tmp_685_fu_3483_p4 = {{op_V_assign_3_0_33_addsub_fu_860_ap_return[42:35]}};

assign tmp_686_fu_3502_p4 = {{op_V_assign_2_0_33_addsub_1_fu_580_ap_return[42:35]}};

assign tmp_689_fu_3600_p4 = {{op_V_assign_3_0_35_addsub_fu_874_ap_return[42:37]}};

assign tmp_690_fu_3620_p4 = {{op_V_assign_2_0_35_addsub_1_fu_594_ap_return[42:37]}};

assign tmp_691_fu_3662_p4 = {{op_V_assign_3_0_36_addsub_fu_881_ap_return[42:38]}};

assign tmp_692_fu_3681_p4 = {{op_V_assign_2_0_36_addsub_1_fu_601_ap_return[42:38]}};

assign tmp_695_fu_3772_p4 = {{op_V_assign_2_0_38_addsub_1_fu_615_ap_return[42:40]}};

assign tmp_696_fu_3811_p2 = ((tmp_1478_fu_3807_p1 == 40'd0) ? 1'b1 : 1'b0);

assign tmp_697_fu_3825_p2 = (40'd0 - tmp_1478_fu_3807_p1);


always @ (p_Result_207_fu_3846_p3) begin
    if (p_Result_207_fu_3846_p3[0] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd0;
    end else if (p_Result_207_fu_3846_p3[1] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd1;
    end else if (p_Result_207_fu_3846_p3[2] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd2;
    end else if (p_Result_207_fu_3846_p3[3] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd3;
    end else if (p_Result_207_fu_3846_p3[4] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd4;
    end else if (p_Result_207_fu_3846_p3[5] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd5;
    end else if (p_Result_207_fu_3846_p3[6] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd6;
    end else if (p_Result_207_fu_3846_p3[7] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd7;
    end else if (p_Result_207_fu_3846_p3[8] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd8;
    end else if (p_Result_207_fu_3846_p3[9] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd9;
    end else if (p_Result_207_fu_3846_p3[10] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd10;
    end else if (p_Result_207_fu_3846_p3[11] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd11;
    end else if (p_Result_207_fu_3846_p3[12] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd12;
    end else if (p_Result_207_fu_3846_p3[13] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd13;
    end else if (p_Result_207_fu_3846_p3[14] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd14;
    end else if (p_Result_207_fu_3846_p3[15] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd15;
    end else if (p_Result_207_fu_3846_p3[16] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd16;
    end else if (p_Result_207_fu_3846_p3[17] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd17;
    end else if (p_Result_207_fu_3846_p3[18] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd18;
    end else if (p_Result_207_fu_3846_p3[19] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd19;
    end else if (p_Result_207_fu_3846_p3[20] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd20;
    end else if (p_Result_207_fu_3846_p3[21] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd21;
    end else if (p_Result_207_fu_3846_p3[22] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd22;
    end else if (p_Result_207_fu_3846_p3[23] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd23;
    end else if (p_Result_207_fu_3846_p3[24] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd24;
    end else if (p_Result_207_fu_3846_p3[25] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd25;
    end else if (p_Result_207_fu_3846_p3[26] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd26;
    end else if (p_Result_207_fu_3846_p3[27] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd27;
    end else if (p_Result_207_fu_3846_p3[28] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd28;
    end else if (p_Result_207_fu_3846_p3[29] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd29;
    end else if (p_Result_207_fu_3846_p3[30] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd30;
    end else if (p_Result_207_fu_3846_p3[31] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd31;
    end else if (p_Result_207_fu_3846_p3[32] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd32;
    end else if (p_Result_207_fu_3846_p3[33] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd33;
    end else if (p_Result_207_fu_3846_p3[34] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd34;
    end else if (p_Result_207_fu_3846_p3[35] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd35;
    end else if (p_Result_207_fu_3846_p3[36] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd36;
    end else if (p_Result_207_fu_3846_p3[37] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd37;
    end else if (p_Result_207_fu_3846_p3[38] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd38;
    end else if (p_Result_207_fu_3846_p3[39] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd39;
    end else if (p_Result_207_fu_3846_p3[40] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd40;
    end else if (p_Result_207_fu_3846_p3[41] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd41;
    end else if (p_Result_207_fu_3846_p3[42] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd42;
    end else if (p_Result_207_fu_3846_p3[43] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd43;
    end else if (p_Result_207_fu_3846_p3[44] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd44;
    end else if (p_Result_207_fu_3846_p3[45] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd45;
    end else if (p_Result_207_fu_3846_p3[46] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd46;
    end else if (p_Result_207_fu_3846_p3[47] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd47;
    end else if (p_Result_207_fu_3846_p3[48] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd48;
    end else if (p_Result_207_fu_3846_p3[49] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd49;
    end else if (p_Result_207_fu_3846_p3[50] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd50;
    end else if (p_Result_207_fu_3846_p3[51] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd51;
    end else if (p_Result_207_fu_3846_p3[52] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd52;
    end else if (p_Result_207_fu_3846_p3[53] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd53;
    end else if (p_Result_207_fu_3846_p3[54] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd54;
    end else if (p_Result_207_fu_3846_p3[55] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd55;
    end else if (p_Result_207_fu_3846_p3[56] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd56;
    end else if (p_Result_207_fu_3846_p3[57] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd57;
    end else if (p_Result_207_fu_3846_p3[58] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd58;
    end else if (p_Result_207_fu_3846_p3[59] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd59;
    end else if (p_Result_207_fu_3846_p3[60] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd60;
    end else if (p_Result_207_fu_3846_p3[61] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd61;
    end else if (p_Result_207_fu_3846_p3[62] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd62;
    end else if (p_Result_207_fu_3846_p3[63] == 1'b1) begin
        tmp_698_fu_3854_p3 = 64'd63;
    end else begin
        tmp_698_fu_3854_p3 = 64'd64;
    end
end

assign tmp_699_fu_3977_p2 = (31'd31 - msb_idx_8_reg_4665);

assign tmp_700_fu_4012_p2 = ((p_Result_s_219_reg_4695 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_701_fu_4034_p3 = {{is_neg_reg_4649_pp0_iter18_reg}, {p_Repl2_113_trunc_fu_4029_p2}};

assign tmp_V_fu_3831_p3 = ((is_neg_reg_4649[0:0] === 1'b1) ? tmp_697_reg_4655 : tmp_1478_reg_4640);

assign tmp_s_fu_1305_p2 = ((r_V_fu_1295_p2 < lhs_V_fu_1301_p1) ? 1'b1 : 1'b0);

assign x_V_cast_fu_1434_p1 = x_V_fu_1425_p4;

assign x_V_fu_1425_p4 = {{{{1'd1}, {loc_V_24_reg_4067}}}, {16'd0}};

assign y_V_cast_fu_1333_p1 = y_V_fu_1323_p4;

assign y_V_fu_1323_p4 = {{{{1'd1}, {loc_V_26_fu_1287_p1}}}, {16'd0}};

assign y_fu_1409_p3 = ((sel_tmp2_fu_1403_p2[0:0] === 1'b1) ? tmp_615_fu_1373_p2 : sel_tmp_cast_fu_1393_p1);

endmodule //atan2_generic_float_s
