#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0124CA20 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_01201F44 .param/l "AWIDTH" 2 6, +C4<0101>;
P_01201F58 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_01201F6C .param/l "DEPTH" 2 8, +C4<0111>;
P_01201F80 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_01201F94 .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_01201FA8 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_01201FBC .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v01292090_0 .var "p_clk", 0 0;
v01291F30_0 .var "p_i_ce", 0 0;
v01291BC0_0 .net "p_o_pc", 31 0, v01290ED0_0; 1 drivers
v01291F88_0 .var "p_rst", 0 0;
v012922F8_0 .net "p_wb_data", 31 0, L_01293428; 1 drivers
S_0124C448 .scope task, "reset" "reset" 2 44, 2 44, S_0124CA20;
 .timescale 0 0;
v012925B8_0 .var/i "counter", 31 0;
E_012451C8 .event posedge, v0124BEC8_0;
TD_tb.reset ;
    %set/v v01291F88_0, 0, 1;
    %load/v 8, v012925B8_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_012451C8;
    %jmp T_0.0;
T_0.1 ;
    %set/v v01291F88_0, 1, 1;
    %end;
S_0124C4D0 .scope module, "p" "processor" 2 26, 3 6, S_0124CA20;
 .timescale 0 0;
P_011CAA14 .param/l "AWIDTH" 3 9, +C4<0101>;
P_011CAA28 .param/l "AWIDTH_MEM" 3 11, +C4<0100000>;
P_011CAA3C .param/l "DEPTH" 3 13, +C4<0111>;
P_011CAA50 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_011CAA64 .param/l "IMM_WIDTH" 3 12, +C4<010000>;
P_011CAA78 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_011CAA8C .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v01292A88_0 .net "c_d_o_ALUSrc", 0 0, v0124B4D0_0; 1 drivers
v01292820_0 .net "c_d_o_Branch", 0 0, v0124B528_0; 1 drivers
v012926C0_0 .net "c_d_o_MemRead", 0 0, v0124B688_0; 1 drivers
v01292668_0 .net "c_d_o_MemWrite", 0 0, v0124B6E0_0; 1 drivers
v01292878_0 .net "c_d_o_MemtoReg", 0 0, v0124B738_0; 1 drivers
v012928D0_0 .net "c_d_o_RegDst", 0 0, v0124B790_0; 1 drivers
v01292770_0 .net "c_d_o_RegWrite", 0 0, v0124B898_0; 1 drivers
v012927C8_0 .net "d_c_o_opcode", 5 0, v0128F3E8_0; 1 drivers
v01291E28_0 .net "p_clk", 0 0, v01292090_0; 1 drivers
v01292400_0 .net "p_i_ce", 0 0, v01291F30_0; 1 drivers
v012924B0_0 .alias "p_o_pc", 31 0, v01291BC0_0;
v01292198_0 .net "p_rst", 0 0, v01291F88_0; 1 drivers
v01291D78_0 .alias "p_wb_data", 31 0, v012922F8_0;
S_0124C338 .scope module, "d" "datapath" 3 31, 4 8, S_0124C4D0;
 .timescale 0 0;
P_011C3534 .param/l "AWIDTH" 4 11, +C4<0101>;
P_011C3548 .param/l "AWIDTH_MEM" 4 13, +C4<0100000>;
P_011C355C .param/l "DEPTH" 4 15, +C4<0111>;
P_011C3570 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_011C3584 .param/l "IMM_WIDTH" 4 14, +C4<010000>;
P_011C3598 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_011C35AC .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v01291298_0 .alias "d_clk", 0 0, v01291E28_0;
v01290C10_0 .alias "d_i_ALUSrc", 0 0, v01292A88_0;
v01290C68_0 .alias "d_i_Branch", 0 0, v01292820_0;
v012911E8_0 .alias "d_i_MemRead", 0 0, v012926C0_0;
v012912F0_0 .alias "d_i_MemWrite", 0 0, v01292668_0;
v01291348_0 .alias "d_i_MemtoReg", 0 0, v01292878_0;
v012913A0_0 .alias "d_i_RegDst", 0 0, v012928D0_0;
v012914A8_0 .alias "d_i_RegWrite", 0 0, v01292770_0;
v01291A80_0 .alias "d_i_ce", 0 0, v01292400_0;
v01291818_0 .alias "d_rst", 0 0, v01292198_0;
v01291710_0 .net "ds_es_o_ce", 0 0, v0128F2E0_0; 1 drivers
v01291A28_0 .net "ds_es_o_data_rs", 31 0, L_01292ED0; 1 drivers
v01291978_0 .net "ds_es_o_data_rt", 31 0, L_01292F40; 1 drivers
v01291870_0 .net "ds_es_o_funct", 5 0, v0128ED60_0; 1 drivers
v01291768_0 .net "ds_es_o_imm", 15 0, v0128F338_0; 1 drivers
v012919D0_0 .alias "ds_es_o_opcode", 5 0, v012927C8_0;
v01291608_0 .net "es_is_change_pc", 0 0, v0128D2E8_0; 1 drivers
v01291660_0 .net "es_is_o_pc", 31 0, v0128D868_0; 1 drivers
v012916B8_0 .net "es_load_data", 31 0, v0124BC60_0; 1 drivers
v012918C8_0 .net "es_ms_alu_value", 31 0, v0128D5A8_0; 1 drivers
v012917C0_0 .net "es_ms_o_ce", 0 0, v0128D970_0; 1 drivers
v01291920_0 .net "es_o_funct", 5 0, v0128D9C8_0; 1 drivers
v01292610_0 .net "es_o_opcode", 5 0, v0128D600_0; 1 drivers
v01292928_0 .net "es_o_zero", 0 0, v0128DA20_0; 1 drivers
v01292718_0 .net "fs_ds_o_ce", 0 0, v01290E20_0; 1 drivers
v012929D8_0 .net "fs_ds_o_instr", 31 0, v01291138_0; 1 drivers
v01292980_0 .alias "fs_es_o_pc", 31 0, v01291BC0_0;
v01292A30_0 .alias "write_back_data", 31 0, v012922F8_0;
L_01293428 .functor MUXZ 32, v0128D5A8_0, v0124BC60_0, v0124B738_0, C4<>;
S_0124C3C0 .scope module, "is" "instruction_fetch" 4 40, 5 5, S_0124C338;
 .timescale 0 0;
P_0123503C .param/l "DEPTH" 5 8, +C4<0111>;
P_01235050 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_01235064 .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v01291088_0 .net *"_s0", 32 0, L_01291B10; 1 drivers
v01290E78_0 .net *"_s10", 32 0, L_01291ED8; 1 drivers
v01291558_0 .net *"_s12", 32 0, L_01291C18; 1 drivers
v012915B0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v01290F28_0 .net *"_s4", 32 0, L_012921F0; 1 drivers
v01290F80_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v01290B60_0 .net *"_s8", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v01290D18_0 .var "cur_pc", 31 0;
v012913F8_0 .alias "f_clk", 0 0, v01291E28_0;
v01291030_0 .net "f_i_ack", 0 0, v012904F8_0; 1 drivers
v01290DC8_0 .alias "f_i_ce", 0 0, v01292400_0;
v01290D70_0 .alias "f_i_change_pc", 0 0, v01291608_0;
v01290FD8_0 .net "f_i_instr", 31 0, v01290CC0_0; 1 drivers
v01290B08_0 .net "f_i_last", 0 0, v01290BB8_0; 1 drivers
v012910E0_0 .alias "f_i_pc", 31 0, v01291660_0;
v01290E20_0 .var "f_o_ce", 0 0;
v01291138_0 .var "f_o_instr", 31 0;
v01290ED0_0 .var "f_o_pc", 31 0;
v01291190_0 .var "f_o_syn", 0 0;
v01291500_0 .alias "f_rst", 0 0, v01292198_0;
v01291240_0 .net "temp_pc", 31 0, L_01292458; 1 drivers
L_01291B10 .concat [ 32 1 0 0], v0128D868_0, C4<0>;
L_012921F0 .concat [ 32 1 0 0], v01290D18_0, C4<0>;
L_01291ED8 .arith/sum 33, L_012921F0, C4<000000000000000000000000000000100>;
L_01291C18 .functor MUXZ 33, L_01291ED8, L_01291B10, v0128D2E8_0, C4<>;
L_01292458 .part L_01291C18, 0, 32;
S_0124C888 .scope module, "t" "transmit" 5 29, 6 4, S_0124C3C0;
 .timescale 0 0;
P_0128E78C .param/l "DEPTH" 6 6, +C4<0111>;
P_0128E7A0 .param/l "IWIDTH" 6 5, +C4<0100000>;
v01290028_0 .var/i "counter", 31 0;
v01290238 .array "mem_instr", 6 0, 31 0;
v01290080_0 .alias "t_clk", 0 0, v01291E28_0;
v012902E8_0 .net "t_i_syn", 0 0, v01291190_0; 1 drivers
v012904F8_0 .var "t_o_ack", 0 0;
v01290CC0_0 .var "t_o_instr", 31 0;
v01290BB8_0 .var "t_o_last", 0 0;
v01291450_0 .alias "t_rst", 0 0, v01292198_0;
S_0124C1A0 .scope module, "ds" "decoder_stage" 4 59, 7 6, S_0124C338;
 .timescale 0 0;
P_01243D7C .param/l "AWIDTH" 7 7, +C4<0101>;
P_01243D90 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_01243DA4 .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_01243DB8 .param/l "IWIDTH" 7 9, +C4<0100000>;
v0128FC08_0 .net "d_o_addr_rs", 4 0, v0128F230_0; 1 drivers
v01290448_0 .net "d_o_addr_rt", 4 0, v0128EC58_0; 1 drivers
v0128FF20_0 .alias "ds_clk", 0 0, v01291E28_0;
v0128FF78_0 .net "ds_i_addr_rd", 4 0, v0128F390_0; 1 drivers
v0128FB00_0 .alias "ds_i_ce", 0 0, v01292718_0;
v0128FD10_0 .alias "ds_i_data_rd", 31 0, v012922F8_0;
v012905A8_0 .alias "ds_i_instr", 31 0, v012929D8_0;
v01290398_0 .alias "ds_i_reg_dst", 0 0, v012928D0_0;
v0128FD68_0 .alias "ds_i_reg_wr", 0 0, v01292770_0;
v01290130_0 .alias "ds_o_ce", 0 0, v01291710_0;
v0128FB58_0 .alias "ds_o_data_rs", 31 0, v01291A28_0;
v012900D8_0 .alias "ds_o_data_rt", 31 0, v01291978_0;
v0128FFD0_0 .alias "ds_o_funct", 5 0, v01291870_0;
v012904A0_0 .alias "ds_o_imm", 15 0, v01291768_0;
v012901E0_0 .alias "ds_o_opcode", 5 0, v012927C8_0;
v0128FE18_0 .alias "ds_rst", 0 0, v01292198_0;
v012903F0_0 .net "write_register", 4 0, L_01294978; 1 drivers
L_01294978 .functor MUXZ 5, v0128EC58_0, v0128F390_0, v0124B790_0, C4<>;
S_0124C2B0 .scope module, "d" "decode" 7 34, 8 4, S_0124C1A0;
 .timescale 0 0;
P_01243EFC .param/l "AWIDTH" 8 5, +C4<0101>;
P_01243F10 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_01243F24 .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_01243F38 .param/l "IWIDTH" 8 6, +C4<0100000>;
v0128E1B0_0 .net *"_s100", 5 0, C4<100000>; 1 drivers
v0128E158_0 .net *"_s104", 5 0, C4<100001>; 1 drivers
v0128E260_0 .net *"_s108", 5 0, C4<100010>; 1 drivers
v0128DFF8_0 .net *"_s112", 5 0, C4<100011>; 1 drivers
v0128DDE8_0 .net *"_s116", 5 0, C4<100100>; 1 drivers
v0128DEF0_0 .net *"_s12", 6 0, L_01291E80; 1 drivers
v0128DF48_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0128FA18_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v0128F758_0 .net *"_s20", 6 0, L_01292038; 1 drivers
v0128F9C0_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v0128F910_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v0128FA70_0 .net *"_s28", 6 0, L_01291CC8; 1 drivers
v0128F650_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0128F7B0_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v0128F8B8_0 .net *"_s36", 6 0, L_01291D20; 1 drivers
v0128F808_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v0128F5F8_0 .net *"_s4", 6 0, L_01291FE0; 1 drivers
v0128F860_0 .net *"_s40", 6 0, C4<0001011>; 1 drivers
v0128F968_0 .net *"_s44", 6 0, L_012920E8; 1 drivers
v0128F6A8_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v0128F700_0 .net *"_s48", 6 0, C4<0000100>; 1 drivers
v0128F0D0_0 .net *"_s52", 6 0, L_01292248; 1 drivers
v0128F548_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v0128ECB0_0 .net *"_s56", 6 0, C4<0000101>; 1 drivers
v0128F128_0 .net *"_s60", 6 0, L_01294CE8; 1 drivers
v0128EEC0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0128F5A0_0 .net *"_s64", 6 0, C4<0000110>; 1 drivers
v0128F498_0 .net *"_s68", 6 0, L_01294D98; 1 drivers
v0128F180_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0128ED08_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0128EAF8_0 .net *"_s72", 6 0, C4<0000111>; 1 drivers
v0128F4F0_0 .net *"_s76", 6 0, L_01294E48; 1 drivers
v0128F440_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v0128EF18_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v0128EDB8_0 .net *"_s80", 6 0, C4<0001000>; 1 drivers
v0128EB50_0 .net *"_s84", 6 0, L_01294920; 1 drivers
v0128EFC8_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v0128EE10_0 .net *"_s88", 6 0, C4<0001001>; 1 drivers
v0128F1D8_0 .net *"_s92", 6 0, L_012950B0; 1 drivers
v0128EE68_0 .net *"_s95", 0 0, C4<0>; 1 drivers
v0128F288_0 .net *"_s96", 6 0, C4<0001010>; 1 drivers
v0128EBA8_0 .alias "d_clk", 0 0, v01291E28_0;
v0128EF70_0 .alias "d_i_ce", 0 0, v01292718_0;
v0128EC00_0 .net "d_i_funct", 5 0, L_01291C70; 1 drivers
v0128F020_0 .alias "d_i_instr", 31 0, v012929D8_0;
v0128F078_0 .net "d_i_opcode", 5 0, L_01292560; 1 drivers
v0128F390_0 .var "d_o_addr_rd", 4 0;
v0128F230_0 .var "d_o_addr_rs", 4 0;
v0128EC58_0 .var "d_o_addr_rt", 4 0;
v0128F2E0_0 .var "d_o_ce", 0 0;
v0128ED60_0 .var "d_o_funct", 5 0;
v0128F338_0 .var "d_o_imm", 15 0;
v0128F3E8_0 .var "d_o_opcode", 5 0;
v01290868_0 .alias "d_rst", 0 0, v01292198_0;
v01290810_0 .net "funct", 5 0, L_01294EA0; 1 drivers
v012906B0_0 .net "funct_add", 0 0, L_01294B30; 1 drivers
v01290A78_0 .net "funct_and", 0 0, L_01294BE0; 1 drivers
v012908C0_0 .net "funct_or", 0 0, L_01294C38; 1 drivers
v012907B8_0 .net "funct_sub", 0 0, L_01294B88; 1 drivers
v01290918_0 .net "funct_xor", 0 0, L_01294C90; 1 drivers
v01290A20_0 .net "imm", 15 0, L_01295000; 1 drivers
v01290708_0 .net "op_addi", 0 0, L_01292140; 1 drivers
v01290600_0 .net "op_addiu", 0 0, L_012922A0; 1 drivers
v01290658_0 .net "op_andi", 0 0, L_01295108; 1 drivers
v01290970_0 .net "op_beq", 0 0, L_01291B68; 1 drivers
v01290760_0 .net "op_bne", 0 0, L_01291DD0; 1 drivers
v012909C8_0 .net "op_load", 0 0, L_01292350; 1 drivers
v0128FCB8_0 .net "op_ori", 0 0, L_012949D0; 1 drivers
v01290188_0 .net "op_rtype", 0 0, L_012923A8; 1 drivers
v0128FEC8_0 .net "op_slti", 0 0, L_01294FA8; 1 drivers
v0128FC60_0 .net "op_sltiu", 0 0, L_01294D40; 1 drivers
v0128FE70_0 .net "op_store", 0 0, L_01292508; 1 drivers
v01290290_0 .net "op_xori", 0 0, L_01295268; 1 drivers
v0128FDC0_0 .net "opcode", 5 0, L_01294F50; 1 drivers
v01290340_0 .net "rd", 4 0, L_01294EF8; 1 drivers
v0128FBB0_0 .net "rs", 4 0, L_01294DF0; 1 drivers
v01290550_0 .net "rt", 4 0, L_01295058; 1 drivers
L_01292560 .part v01291138_0, 26, 6;
L_01291C70 .part v01291138_0, 0, 6;
L_01291FE0 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_012923A8 .cmp/eq 7, L_01291FE0, C4<0000000>;
L_01291E80 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01292350 .cmp/eq 7, L_01291E80, C4<0000001>;
L_01292038 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01292508 .cmp/eq 7, L_01292038, C4<0000010>;
L_01291CC8 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01291B68 .cmp/eq 7, L_01291CC8, C4<0000011>;
L_01291D20 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01291DD0 .cmp/eq 7, L_01291D20, C4<0001011>;
L_012920E8 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01292140 .cmp/eq 7, L_012920E8, C4<0000100>;
L_01292248 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_012922A0 .cmp/eq 7, L_01292248, C4<0000101>;
L_01294CE8 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01294FA8 .cmp/eq 7, L_01294CE8, C4<0000110>;
L_01294D98 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01294D40 .cmp/eq 7, L_01294D98, C4<0000111>;
L_01294E48 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01295108 .cmp/eq 7, L_01294E48, C4<0001000>;
L_01294920 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_012949D0 .cmp/eq 7, L_01294920, C4<0001001>;
L_012950B0 .concat [ 6 1 0 0], L_01292560, C4<0>;
L_01295268 .cmp/eq 7, L_012950B0, C4<0001010>;
L_01294B30 .cmp/eq 6, L_01291C70, C4<100000>;
L_01294B88 .cmp/eq 6, L_01291C70, C4<100001>;
L_01294BE0 .cmp/eq 6, L_01291C70, C4<100010>;
L_01294C38 .cmp/eq 6, L_01291C70, C4<100011>;
L_01294C90 .cmp/eq 6, L_01291C70, C4<100100>;
L_01294DF0 .part v01291138_0, 21, 5;
L_01295058 .part v01291138_0, 16, 5;
L_01294EF8 .part v01291138_0, 11, 5;
L_01294F50 .part v01291138_0, 26, 6;
L_01294EA0 .part v01291138_0, 0, 6;
L_01295000 .part v01291138_0, 0, 16;
S_0124C800 .scope module, "r" "register" 7 54, 9 3, S_0124C1A0;
 .timescale 0 0;
P_0122ABCC .param/l "AWIDTH" 9 5, +C4<0101>;
P_0122ABE0 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_01292ED0 .functor BUFZ 32, L_01294A80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01292F40 .functor BUFZ 32, L_012951B8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0128D448_0 .net *"_s0", 31 0, L_01294A80; 1 drivers
v0128DB28_0 .net *"_s4", 31 0, L_012951B8; 1 drivers
v0128DB80 .array "data_reg", 31 0, 31 0;
v0128D340_0 .var/i "i", 31 0;
v0128D398_0 .alias "r_addr_in", 4 0, v012903F0_0;
v0128D3F0_0 .alias "r_addr_out1", 4 0, v0128FC08_0;
v0128DE40_0 .alias "r_addr_out2", 4 0, v01290448_0;
v0128E050_0 .alias "r_clk", 0 0, v01291E28_0;
v0128DFA0_0 .alias "r_data_in", 31 0, v012922F8_0;
v0128DE98_0 .alias "r_data_out1", 31 0, v01291A28_0;
v0128E0A8_0 .alias "r_data_out2", 31 0, v01291978_0;
v0128E208_0 .alias "r_rst", 0 0, v01292198_0;
v0128E100_0 .alias "r_wr_en", 0 0, v01292770_0;
L_01294A80 .array/port v0128DB80, v0128F230_0;
L_012951B8 .array/port v0128DB80, v0128EC58_0;
S_0124CDD8 .scope module, "es" "execute" 4 84, 10 6, S_0124C338;
 .timescale 0 0;
P_01234FF4 .param/l "DWIDTH" 10 7, +C4<0100000>;
P_01235008 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
P_0123501C .param/l "PC_WIDTH" 10 9, +C4<0100000>;
v0128C408_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0128C460_0 .net *"_s2", 0 0, L_012938A0; 1 drivers
v0128DC88_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0128D658_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v0128D7B8_0 .var "alu_control", 4 0;
v0128D6B0_0 .net "alu_pc", 31 0, v0128C568_0; 1 drivers
v0128D4A0_0 .net "alu_value", 31 0, v0128C720_0; 1 drivers
v0128D8C0_0 .net "change_pc", 0 0, v0128C670_0; 1 drivers
v0128DD38_0 .net "done", 0 0, v0128C8D8_0; 1 drivers
v0128D4F8_0 .alias "es_clk", 0 0, v01291E28_0;
v0128D918_0 .alias "es_i_alu_funct", 5 0, v01291870_0;
v0128D708_0 .alias "es_i_alu_op", 5 0, v012927C8_0;
v0128DCE0_0 .alias "es_i_alu_src", 0 0, v01292A88_0;
v0128DBD8_0 .alias "es_i_branch", 0 0, v01292820_0;
v0128DD90_0 .alias "es_i_ce", 0 0, v01291710_0;
v0128DC30_0 .alias "es_i_data_rs", 31 0, v01291A28_0;
v0128D760_0 .alias "es_i_data_rt", 31 0, v01291978_0;
v0128D550_0 .alias "es_i_imm", 15 0, v01291768_0;
v0128D810_0 .alias "es_i_pc", 31 0, v01291BC0_0;
v0128D868_0 .var "es_o_alu_pc", 31 0;
v0128D5A8_0 .var "es_o_alu_value", 31 0;
v0128D970_0 .var "es_o_ce", 0 0;
v0128D2E8_0 .var "es_o_change_pc", 0 0;
v0128D9C8_0 .var "es_o_funct", 5 0;
v0128D600_0 .var "es_o_opcode", 5 0;
v0128DA20_0 .var "es_o_zero", 0 0;
v0128DA78_0 .alias "es_rst", 0 0, v01292198_0;
v0128DAD0_0 .net "temp_zero", 0 0, L_01293A00; 1 drivers
E_01248F68 .event edge, v0124B7E8_0, v0128D918_0;
L_012938A0 .cmp/eq 32, v0128C720_0, C4<00000000000000000000000000000000>;
L_01293A00 .functor MUXZ 1, C4<0>, C4<1>, L_012938A0, C4<>;
S_0124C998 .scope module, "a" "alu" 10 97, 11 4, S_0124CDD8;
 .timescale 0 0;
P_01235474 .param/l "DWIDTH" 11 5, +C4<0100000>;
P_01235488 .param/l "IMM_WIDTH" 11 7, +C4<010000>;
P_0123549C .param/l "PC_WIDTH" 11 6, +C4<0100000>;
v0124BD68_0 .net *"_s1", 0 0, L_01295160; 1 drivers
v0124BE18_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v0124BE70_0 .net *"_s16", 4 0, C4<00010>; 1 drivers
v0124BB00_0 .net *"_s2", 15 0, L_01294AD8; 1 drivers
v0128CCA0_0 .net *"_s20", 4 0, C4<00011>; 1 drivers
v0128CE58_0 .net *"_s24", 4 0, C4<00100>; 1 drivers
v0128CB40_0 .net *"_s28", 4 0, C4<00101>; 1 drivers
v0128CAE8_0 .net *"_s32", 4 0, C4<00110>; 1 drivers
v0128CDA8_0 .net *"_s36", 4 0, C4<00111>; 1 drivers
v0128CA90_0 .net *"_s40", 4 0, C4<01000>; 1 drivers
v0128CBF0_0 .net *"_s44", 4 0, C4<01001>; 1 drivers
v0128C9E0_0 .net *"_s48", 4 0, C4<01010>; 1 drivers
v0128CB98_0 .net *"_s52", 4 0, C4<01011>; 1 drivers
v0128CC48_0 .net *"_s56", 4 0, C4<01100>; 1 drivers
v0128CCF8_0 .net *"_s60", 4 0, C4<01101>; 1 drivers
v0128CA38_0 .net *"_s64", 4 0, C4<01110>; 1 drivers
v0128CD50_0 .net *"_s68", 4 0, C4<01111>; 1 drivers
v0128CE00_0 .net *"_s72", 4 0, C4<10000>; 1 drivers
v0128C250_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v0128C828_0 .alias "a_i_alu_src", 0 0, v01292A88_0;
v0128BF38_0 .alias "a_i_data_rs", 31 0, v01291A28_0;
v0128C4B8_0 .alias "a_i_data_rt", 31 0, v01291978_0;
v0128C7D0_0 .net "a_i_funct", 4 0, v0128D7B8_0; 1 drivers
v0128C300_0 .alias "a_i_imm", 15 0, v01291768_0;
v0128C2A8_0 .alias "a_i_pc", 31 0, v01291BC0_0;
v0128C040_0 .net "a_imm", 31 0, L_01294A28; 1 drivers
v0128C670_0 .var "a_o_change_pc", 0 0;
v0128C880_0 .net "a_o_data_2", 31 0, L_01295210; 1 drivers
v0128C568_0 .var "alu_pc", 31 0;
v0128C720_0 .var "alu_value", 31 0;
v0128C8D8_0 .var "done", 0 0;
v0128BF90_0 .net "funct_add", 0 0, L_01293690; 1 drivers
v0128C6C8_0 .net "funct_addu", 0 0, L_012937F0; 1 drivers
v0128C510_0 .net "funct_and", 0 0, L_01293530; 1 drivers
v0128C778_0 .net "funct_beq", 0 0, L_01293848; 1 drivers
v0128C618_0 .net "funct_bne", 0 0, L_012938F8; 1 drivers
v0128C1F8_0 .net "funct_eq", 0 0, L_012935E0; 1 drivers
v0128C930_0 .net "funct_ge", 0 0, L_01293740; 1 drivers
v0128BEE0_0 .net "funct_geu", 0 0, L_01293798; 1 drivers
v0128C988_0 .net "funct_neq", 0 0, L_01293C68; 1 drivers
v0128BFE8_0 .net "funct_or", 0 0, L_012934D8; 1 drivers
v0128C098_0 .net "funct_sll", 0 0, L_01293950; 1 drivers
v0128C0F0_0 .net "funct_slt", 0 0, L_012933D0; 1 drivers
v0128C5C0_0 .net "funct_sltu", 0 0, L_012936E8; 1 drivers
v0128C148_0 .net "funct_sra", 0 0, L_01293638; 1 drivers
v0128C1A0_0 .net "funct_srl", 0 0, L_01293D70; 1 drivers
v0128C358_0 .net "funct_sub", 0 0, L_012939A8; 1 drivers
v0128C3B0_0 .net "funct_xor", 0 0, L_01293588; 1 drivers
E_01248E48/0 .event edge, v0128BF90_0, v0128BF38_0, v0128C880_0, v0128C6C8_0;
E_01248E48/1 .event edge, v0128C358_0, v0128C510_0, v0128BFE8_0, v0128C3B0_0;
E_01248E48/2 .event edge, v0128C0F0_0, v0128C5C0_0, v0128C098_0, v0128C1A0_0;
E_01248E48/3 .event edge, v0128C148_0, v0128C1F8_0, v0128C988_0, v0128C930_0;
E_01248E48/4 .event edge, v0128BEE0_0, v0128C778_0, v0124BC08_0, v0128C2A8_0;
E_01248E48/5 .event edge, v0128C040_0, v0128C618_0;
E_01248E48 .event/or E_01248E48/0, E_01248E48/1, E_01248E48/2, E_01248E48/3, E_01248E48/4, E_01248E48/5;
L_01295160 .part v0128F338_0, 15, 1;
LS_01294AD8_0_0 .concat [ 1 1 1 1], L_01295160, L_01295160, L_01295160, L_01295160;
LS_01294AD8_0_4 .concat [ 1 1 1 1], L_01295160, L_01295160, L_01295160, L_01295160;
LS_01294AD8_0_8 .concat [ 1 1 1 1], L_01295160, L_01295160, L_01295160, L_01295160;
LS_01294AD8_0_12 .concat [ 1 1 1 1], L_01295160, L_01295160, L_01295160, L_01295160;
L_01294AD8 .concat [ 4 4 4 4], LS_01294AD8_0_0, LS_01294AD8_0_4, LS_01294AD8_0_8, LS_01294AD8_0_12;
L_01294A28 .concat [ 16 16 0 0], v0128F338_0, L_01294AD8;
L_01295210 .functor MUXZ 32, L_01292F40, L_01294A28, v0124B4D0_0, C4<>;
L_01293690 .cmp/eq 5, v0128D7B8_0, C4<00000>;
L_012939A8 .cmp/eq 5, v0128D7B8_0, C4<00001>;
L_01293530 .cmp/eq 5, v0128D7B8_0, C4<00010>;
L_012934D8 .cmp/eq 5, v0128D7B8_0, C4<00011>;
L_01293588 .cmp/eq 5, v0128D7B8_0, C4<00100>;
L_012933D0 .cmp/eq 5, v0128D7B8_0, C4<00101>;
L_012936E8 .cmp/eq 5, v0128D7B8_0, C4<00110>;
L_01293950 .cmp/eq 5, v0128D7B8_0, C4<00111>;
L_01293D70 .cmp/eq 5, v0128D7B8_0, C4<01000>;
L_01293638 .cmp/eq 5, v0128D7B8_0, C4<01001>;
L_012935E0 .cmp/eq 5, v0128D7B8_0, C4<01010>;
L_01293C68 .cmp/eq 5, v0128D7B8_0, C4<01011>;
L_01293740 .cmp/eq 5, v0128D7B8_0, C4<01100>;
L_01293798 .cmp/eq 5, v0128D7B8_0, C4<01101>;
L_012937F0 .cmp/eq 5, v0128D7B8_0, C4<01110>;
L_01293848 .cmp/eq 5, v0128D7B8_0, C4<01111>;
L_012938F8 .cmp/eq 5, v0128D7B8_0, C4<10000>;
S_0124CD50 .scope module, "m" "memory" 4 109, 12 4, S_0124C338;
 .timescale 0 0;
P_0122AA7C .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_0122AA90 .param/l "DWIDTH" 12 5, +C4<0100000>;
v0124BF20_0 .alias "alu_value_addr", 31 0, v012918C8_0;
v0124BB58 .array "data_mem", 31 0, 31 0;
v0124BBB0_0 .var/i "i", 31 0;
v0124BEC8_0 .alias "m_clk", 0 0, v01291E28_0;
v0124BDC0_0 .alias "m_i_ce", 0 0, v012917C0_0;
v0124BC08_0 .alias "m_i_store_data", 31 0, v01291978_0;
v0124BC60_0 .var "m_o_load_data", 31 0;
v0124BCB8_0 .alias "m_rd_en", 0 0, v012926C0_0;
v0124BF78_0 .alias "m_rst", 0 0, v01292198_0;
v0124BD10_0 .alias "m_wr_en", 0 0, v01292668_0;
E_01248FA8/0 .event negedge, v0124BF78_0;
E_01248FA8/1 .event posedge, v0124BEC8_0;
E_01248FA8 .event/or E_01248FA8/0, E_01248FA8/1;
S_0124C228 .scope module, "c" "controller" 3 53, 13 5, S_0124C4D0;
 .timescale 0 0;
v0124B4D0_0 .var "ALUSrc", 0 0;
v0124B528_0 .var "Branch", 0 0;
v0124B688_0 .var "MemRead", 0 0;
v0124B6E0_0 .var "MemWrite", 0 0;
v0124B738_0 .var "MemtoReg", 0 0;
v0124B790_0 .var "RegDst", 0 0;
v0124B898_0 .var "RegWrite", 0 0;
v0124B7E8_0 .alias "d_c_opcode", 5 0, v012927C8_0;
E_01248D28 .event edge, v0124B7E8_0;
    .scope S_0124C888;
T_1 ;
    %wait E_01248FA8;
    %load/v 8, v01291450_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v01290238, 1'sb0, 4'sb0110;
    %ix/load 0, 32, 0;
    %assign/v0 v01290028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01290BB8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01290CC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012904F8_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v012902E8_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v01290028_0;
    %load/av 8, v01290238, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01290CC0_0, 0, 8;
    %load/v 8, v01290028_0, 32;
    %cmpi/u 8, 6, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01290BB8_0, 0, 9;
    %load/v 8, v01290028_0, 32;
   %cmpi/s 8, 6, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v01290028_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v01290028_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v012904F8_0, 0, 1;
    %load/v 8, v01290BB8_0, 1;
    %jmp/0xz  T_1.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012904F8_0, 0, 0;
T_1.10 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012904F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01290BB8_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0124C3C0;
T_2 ;
    %wait E_01248FA8;
    %load/v 8, v01291500_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01291138_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01290ED0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01291190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01290E20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01290D18_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v01290DC8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v01290B08_0, 1;
    %load/v 9, v01291030_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_2.4, 8;
    %mov 9, 0, 1;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 1, 1; Return false value
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01291190_0, 0, 9;
    %load/v 8, v01291030_0, 1;
    %jmp/0xz  T_2.7, 8;
    %load/v 8, v01290FD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01291138_0, 0, 8;
    %load/v 8, v01290D18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01290ED0_0, 0, 8;
    %load/v 8, v01291240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01290D18_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01290E20_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01290E20_0, 0, 0;
T_2.8 ;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01290E20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01291190_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01291138_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01290ED0_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0124C2B0;
T_3 ;
    %wait E_01248FA8;
    %load/v 8, v01290868_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0128EF70_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v01290188_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0128FBB0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 8;
    %load/v 8, v01290550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 8;
    %load/v 8, v01290340_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 8;
    %load/v 8, v0128FDC0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 8;
    %load/v 8, v01290810_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v012909C8_0, 1;
    %load/v 9, v0128FE70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v0128FBB0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 8;
    %load/v 8, v01290550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 0;
    %load/v 8, v0128FDC0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 0;
    %load/v 8, v01290A20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v01290970_0, 1;
    %load/v 9, v01290760_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v0128FBB0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 8;
    %load/v 8, v01290550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 0;
    %load/v 8, v0128FDC0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 0;
    %load/v 8, v01290A20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/v 8, v01290708_0, 1;
    %load/v 9, v01290600_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0128FEC8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0128FC60_0, 1;
    %or 8, 9, 1;
    %load/v 9, v01290658_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0128FCB8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v01290290_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.10, 8;
    %load/v 8, v0128FBB0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 8;
    %load/v 8, v01290550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 0;
    %load/v 8, v0128FDC0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 0;
    %load/v 8, v01290A20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 0;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F230_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0128EC58_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0128F390_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128F3E8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128ED60_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0128F338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128F2E0_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0124C800;
T_4 ;
    %wait E_01248FA8;
    %load/v 8, v0128E208_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0128D340_0, 0, 32;
T_4.2 ;
    %load/v 8, v0128D340_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v0128D340_0, 32;
    %ix/getv/s 3, v0128D340_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0128DB80, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0128D340_0, 32;
    %set/v v0128D340_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0128E100_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0128DFA0_0, 32;
    %ix/getv 3, v0128D398_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0128DB80, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0124C998;
T_5 ;
    %wait E_01248E48;
    %set/v v0128C720_0, 0, 32;
    %set/v v0128C568_0, 0, 32;
    %set/v v0128C8D8_0, 0, 1;
    %load/v 8, v0128BF90_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %add 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0128C6C8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %add 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0128C358_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %sub 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0128C510_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %and 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0128BFE8_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %or 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v0128C3B0_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %xor 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v0128C0F0_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v0128C720_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v0128C720_0, 0, 32;
T_5.15 ;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v0128C5C0_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v0128C720_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v0128C720_0, 0, 32;
T_5.19 ;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v0128C098_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v0128C1A0_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v0128C148_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v0128C1F8_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v0128C720_0, 9, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v0128C988_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C880_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v0128C720_0, 9, 32;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v0128C930_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v0128C880_0, 32;
    %load/v 40, v0128BF38_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v0128C720_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v0128C720_0, 0, 32;
T_5.39 ;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v0128BEE0_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v0128C880_0, 32;
    %load/v 40, v0128BF38_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v0128C720_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v0128C720_0, 0, 32;
T_5.43 ;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %load/v 8, v0128C778_0, 1;
    %jmp/0xz  T_5.44, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C4B8_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.46, 4;
    %load/v 8, v0128C2A8_0, 32;
    %load/v 40, v0128C040_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0128C568_0, 8, 32;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C4B8_0, 32;
    %sub 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C670_0, 1, 1;
    %jmp T_5.47;
T_5.46 ;
    %set/v v0128C670_0, 0, 1;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C4B8_0, 32;
    %sub 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C568_0, 0, 32;
T_5.47 ;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.45;
T_5.44 ;
    %load/v 8, v0128C618_0, 1;
    %jmp/0xz  T_5.48, 8;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C4B8_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_5.50, 4;
    %load/v 8, v0128C2A8_0, 32;
    %load/v 40, v0128C040_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0128C568_0, 8, 32;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C4B8_0, 32;
    %sub 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C670_0, 1, 1;
    %jmp T_5.51;
T_5.50 ;
    %set/v v0128C670_0, 0, 1;
    %load/v 8, v0128BF38_0, 32;
    %load/v 40, v0128C4B8_0, 32;
    %sub 8, 40, 32;
    %set/v v0128C720_0, 8, 32;
    %set/v v0128C568_0, 0, 32;
T_5.51 ;
    %set/v v0128C8D8_0, 1, 1;
    %jmp T_5.49;
T_5.48 ;
    %set/v v0128C568_0, 0, 32;
    %set/v v0128C720_0, 0, 32;
    %set/v v0128C8D8_0, 0, 1;
T_5.49 ;
T_5.45 ;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0124CDD8;
T_6 ;
    %wait E_01248F68;
    %set/v v0128D7B8_0, 0, 5;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0128D918_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v0128D7B8_0, 0, 5;
    %jmp T_6.18;
T_6.2 ;
    %set/v v0128D7B8_0, 0, 5;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v0128D708_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v0128D7B8_0, 0, 5;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v0128D7B8_0, 0, 5;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.34;
T_6.33 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_6.35, 4;
    %movi 8, 15, 5;
    %set/v v0128D7B8_0, 8, 5;
    %jmp T_6.36;
T_6.35 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 11, 7;
    %jmp/0xz  T_6.37, 4;
    %movi 8, 16, 5;
    %set/v v0128D7B8_0, 8, 5;
T_6.37 ;
T_6.36 ;
T_6.34 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0124CDD8;
T_7 ;
    %wait E_01248FA8;
    %load/v 8, v0128DA78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D5A8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D868_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128DA20_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128D9C8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128D600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0128DD90_0, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 0;
    %load/v 8, v0128D4A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D5A8_0, 0, 8;
    %load/v 8, v0128D708_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128D600_0, 0, 8;
    %load/v 8, v0128D918_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0128D9C8_0, 0, 8;
    %load/v 8, v0128DAD0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0128DA20_0, 0, 8;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_7.4, 4;
    %load/v 8, v0128DBD8_0, 1;
    %load/v 9, v0128DAD0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %load/v 8, v0128D6B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D868_0, 0, 8;
    %load/v 8, v0128D8C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 0;
    %load/v 8, v0128D810_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D868_0, 0, 8;
T_7.7 ;
T_7.4 ;
    %load/v 8, v0128D708_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 11, 7;
    %jmp/0xz  T_7.8, 4;
    %load/v 8, v0128DBD8_0, 1;
    %load/v 9, v0128DAD0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.10, 8;
    %load/v 8, v0128D6B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D868_0, 0, 8;
    %load/v 8, v0128D8C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 8;
    %jmp T_7.11;
T_7.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 0;
    %load/v 8, v0128D810_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D868_0, 0, 8;
T_7.11 ;
T_7.8 ;
    %load/v 8, v0128DD38_0, 1;
    %jmp/0xz  T_7.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D970_0, 0, 1;
T_7.12 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D5A8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0128D868_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128DA20_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128D9C8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0128D600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0128D2E8_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0124CD50;
T_8 ;
    %wait E_01248FA8;
    %load/v 8, v0124BF78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v0124BBB0_0, 0, 32;
T_8.2 ;
    %load/v 8, v0124BBB0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v0124BBB0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0124BB58, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0124BBB0_0, 32;
    %set/v v0124BBB0_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0124BC60_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0124BDC0_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0124BD10_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v0124BC08_0, 32;
    %ix/getv 3, v0124BF20_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0124BB58, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v0124BCB8_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v0124BF20_0;
    %load/av 8, v0124BB58, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0124BC60_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0124C228;
T_9 ;
    %wait E_01248D28;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B528_0, 0, 1;
    %set/v v0124B688_0, 0, 1;
    %set/v v0124B738_0, 0, 1;
    %set/v v0124B6E0_0, 0, 1;
    %set/v v0124B4D0_0, 0, 1;
    %set/v v0124B898_0, 0, 1;
    %load/v 8, v0124B7E8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.10, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.11, 6;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B528_0, 0, 1;
    %set/v v0124B688_0, 0, 1;
    %set/v v0124B738_0, 0, 1;
    %set/v v0124B6E0_0, 0, 1;
    %set/v v0124B4D0_0, 0, 1;
    %set/v v0124B898_0, 0, 1;
    %jmp T_9.13;
T_9.0 ;
    %set/v v0124B790_0, 1, 1;
    %set/v v0124B4D0_0, 0, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.1 ;
    %set/v v0124B528_0, 1, 1;
    %jmp T_9.13;
T_9.2 ;
    %set/v v0124B528_0, 1, 1;
    %jmp T_9.13;
T_9.3 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.4 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.5 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.6 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.7 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.8 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.9 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.10 ;
    %set/v v0124B790_0, 0, 1;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B688_0, 1, 1;
    %set/v v0124B738_0, 1, 1;
    %set/v v0124B898_0, 1, 1;
    %jmp T_9.13;
T_9.11 ;
    %set/v v0124B4D0_0, 1, 1;
    %set/v v0124B6E0_0, 1, 1;
    %jmp T_9.13;
T_9.13 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0124CA20;
T_10 ;
    %set/v v01292090_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0124CA20;
T_11 ;
    %delay 5, 0;
    %load/v 8, v01292090_0, 1;
    %inv 8, 1;
    %set/v v01292090_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0124CA20;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_0124CA20;
    %end;
    .thread T_12;
    .scope S_0124CA20;
T_13 ;
    %movi 8, 2, 32;
    %set/v v012925B8_0, 8, 32;
    %fork TD_tb.reset, S_0124C448;
    %join;
    %wait E_012451C8;
    %set/v v01291F30_0, 1, 1;
    %movi 8, 13, 5;
T_13.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_13.1, 5;
    %add 8, 1, 5;
    %wait E_012451C8;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_13;
    .scope S_0124CA20;
T_14 ;
    %vpi_call 2 61 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v01291BC0_0, v012922F8_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
