# _*_ Makefile _*_

# target: dependencies
#       action

# CC will be the compiler to be used
CC=gcc

# SRC will be the source code files to be used
SRC=main.c school.c

# OBJ will be the object files to be used
OBJ=main.o school.o

# SRC will be the source cde files to be used
NAME=school

all: $(NAME)

school: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

main.o: $(SRC) m.h
	$(CC) -c $(SRC)

school.o: $(SRC) m.h
	$(CC) -c $(SRC)

clean:
	rm -rf *.o school
