#--  Synopsys, Inc.
#--  Version J-2015.03M-SP1-2
#--  Project file /scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/synthesis/RISCV_BaseDesign_syn.prj

#project files
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/fifo_256x8_g4.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog -lib COREAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v"
add_file -verilog -lib COREAXITOAHBL "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/corespi.v"
add_file -verilog -lib CORETIMER_LIB "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM_sb/CCC_0/MSS_SUBSYSTEM_sb_CCC_0_FCCC.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM_sb/FABOSC_0/MSS_SUBSYSTEM_sb_FABOSC_0_OSC.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MSS_SUBSYSTEM_sb_MSS_syn.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM_sb_MSS/MSS_SUBSYSTEM_sb_MSS.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM_sb/MSS_SUBSYSTEM_sb.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/MSS_SUBSYSTEM/MSS_SUBSYSTEM.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/SiFive/SiFive/SiFiveE31Coreplex/1.0.8/rtl/verilog/AsyncFifo.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/SiFive/SiFive/SiFiveE31Coreplex/1.0.8/rtl/verilog/DebugTransportModuleJtag.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/SiFive/SiFive/SiFiveE31Coreplex/1.0.8/rtl/verilog/Top.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/SiFive/SiFive/SiFiveE31Coreplex/1.0.8/rtl/verilog/SiFiveE31Coreplex.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/component/work/SiFiveE31Coreplex_sd/SiFiveE31Coreplex_sd.v"
add_file -verilog "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/hdl/RISCV_BaseDesign.v"
add_file -fpga_constraint "/scratch/MSCC_RISC-V/bootloader/github/staging/temp/M2S150-Advanced-Dev-Kit/Libero/RISCV_BaseDesign/designer/RISCV_BaseDesign/synthesis.fdc"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S150TS
set_option -package FC1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "RISCV_BaseDesign"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./RISCV_BaseDesign.edn"
impl -active "synthesis"
