
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2280 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Workspace/SecretLetters/pa.fromHdl.tcl
# create_project -name SecretLetters -dir "C:/Workspace/SecretLetters/planAhead_run_1" -part xc3s200pq208-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "secret_letters.ucf" [current_fileset -constrset]
Adding file 'C:/Workspace/SecretLetters/secret_letters.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {screen_write.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {screen_read.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {screen_main.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {screen_code_write.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {screen_code_read.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display_module.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {secret_letters.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top secret_letters $srcset
# add_files [list {secret_letters.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200pq208-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Workspace/SecretLetters/screen_write.vhd" into library work
Parsing VHDL file "C:/Workspace/SecretLetters/screen_read.vhd" into library work
Parsing VHDL file "C:/Workspace/SecretLetters/screen_main.vhd" into library work
Parsing VHDL file "C:/Workspace/SecretLetters/screen_code_write.vhd" into library work
Parsing VHDL file "C:/Workspace/SecretLetters/screen_code_read.vhd" into library work
Parsing VHDL file "C:/Workspace/SecretLetters/display_module.vhd" into library work
Parsing VHDL file "C:/Workspace/SecretLetters/secret_letters.vhd" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'screen_code_write' instantiated as 'scr_code_write' [C:/Workspace/SecretLetters/secret_letters.vhd:370]
Resolution: File names need to match cell names: an EDIF definition will be found in screen_code_write.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'screen_read' instantiated as 'scr_read' [C:/Workspace/SecretLetters/secret_letters.vhd:379]
Resolution: File names need to match cell names: an EDIF definition will be found in screen_read.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'screen_write' instantiated as 'scr_write' [C:/Workspace/SecretLetters/secret_letters.vhd:389]
Resolution: File names need to match cell names: an EDIF definition will be found in screen_write.edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Workspace/SecretLetters/secret_letters.ucf]
Finished Parsing UCF File [C:/Workspace/SecretLetters/secret_letters.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 43c406f0
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 453.039 ; gain = 56.188
update_compile_order -fileset sim_1
startgroup
set_property package_pin P79 [get_ports CLK]
endgroup
startgroup
set_property package_pin P205 [get_ports FPGA_RSTB]
endgroup
startgroup
set_property package_pin P52 [get_ports LCD_EN]
endgroup
startgroup
set_property package_pin P51 [get_ports {LCD_A[1]}]
endgroup
startgroup
set_property package_pin P50 [get_ports {LCD_A[0]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {LCD_D[0]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {LCD_D[1]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {LCD_D[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {LCD_D[3]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {LCD_D[4]}]
endgroup
startgroup
set_property package_pin P64 [get_ports {LCD_D[5]}]
endgroup
startgroup
set_property package_pin P65 [get_ports {LCD_D[6]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {LCD_D[7]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {BINARY[3]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {BINARY[2]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {BINARY[1]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {BINARY[0]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {DIGIT[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {DIGIT[2]}]
endgroup
startgroup
set_property package_pin P26 [get_ports {DIGIT[3]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {DIGIT[4]}]
endgroup
startgroup
set_property package_pin P28 [get_ports {DIGIT[5]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {DIGIT[6]}]
endgroup
startgroup
set_property package_pin P31 [get_ports SEG_A]
endgroup
startgroup
set_property package_pin P33 [get_ports SEG_B]
endgroup
startgroup
set_property package_pin P34 [get_ports SEG_C]
endgroup
startgroup
set_property package_pin P35 [get_ports SEG_D]
endgroup
startgroup
set_property package_pin P48 [get_ports SEG_DP]
endgroup
startgroup
set_property package_pin P36 [get_ports SEG_E]
endgroup
startgroup
set_property package_pin P37 [get_ports SEG_F]
endgroup
startgroup
set_property package_pin P39 [get_ports SEG_G]
endgroup
startgroup
set_property package_pin P102 [get_ports PUSH_DL]
endgroup
startgroup
set_property package_pin P100 [get_ports PUSH_DR]
endgroup
startgroup
set_property package_pin P101 [get_ports PUSH_DC]
endgroup
startgroup
set_property package_pin P18 [get_ports PUSH_UC]
endgroup
set_property package_pin "" [get_ports [list  PUSH_UL]]
startgroup
set_property package_pin P18 [get_ports PUSH_UC]
endgroup
set_property package_pin "" [get_ports [list  PUSH_UL]]
startgroup
set_property package_pin P19 [get_ports PUSH_UC]
endgroup
startgroup
set_property package_pin P18 [get_ports PUSH_UL]
endgroup
save_constraints
startgroup
set_property package_pin P20 [get_ports PUSH_UR]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 27 21:20:08 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
