

================================================================
== Vivado HLS Report for 'operator_float_div5'
================================================================
* Date:           Fri Aug 31 15:53:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.132|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_106  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     291|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     191|
|Register         |        -|      -|     217|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     597|     783|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div5_chunk_fu_106  |lut_div5_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9    |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10   |operator_float_dicud  |        0|      0|  183|  131|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0|  380|  301|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_214_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_4_fu_351_p2             |     +    |      0|  0|  34|           2|          27|
    |new_exp_V_1_fu_256_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_209_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp3_fu_231_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_265_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp4_fu_194_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_fu_170_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_252_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_200_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_205_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_5_fu_276_p2              |   icmp   |      0|  0|  11|           8|           2|
    |sel_tmp2_demorgan_fu_219_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_10_fu_289_p2             |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_295_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_490_p3          |  select  |      0|  0|  23|           1|          23|
    |p_s_fu_281_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_236_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_244_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_270_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_176_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_1_fu_345_p3             |  select  |      0|  0|  27|           1|          27|
    |xf_V_fu_330_p3               |  select  |      0|  0|  27|           1|          27|
    |sel_tmp2_fu_225_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_260_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 291|          69|         186|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  129|         28|    1|         28|
    |grp_lut_div5_chunk_fu_106_d_V     |   47|         10|    3|         30|
    |grp_lut_div5_chunk_fu_106_r_in_V  |   15|          3|    3|          9|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  191|         41|    7|         67|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  27|   0|   27|          0|
    |call_ret2_i_i_reg_653_0                 |   3|   0|    3|          0|
    |call_ret3_i_i_reg_658_0                 |   3|   0|    3|          0|
    |call_ret4_i_i_reg_663_0                 |   3|   0|    3|          0|
    |call_ret5_i_i_reg_668_0                 |   3|   0|    3|          0|
    |call_ret6_i_i_reg_673_0                 |   3|   0|    3|          0|
    |call_ret7_i_i_reg_678_0                 |   3|   0|    3|          0|
    |call_ret8_i_i_reg_683_0                 |   3|   0|    3|          0|
    |d_chunk_V_1_reg_613                     |   3|   0|    3|          0|
    |d_chunk_V_2_reg_618                     |   3|   0|    3|          0|
    |d_chunk_V_3_reg_623                     |   3|   0|    3|          0|
    |d_chunk_V_4_reg_628                     |   3|   0|    3|          0|
    |d_chunk_V_5_reg_633                     |   3|   0|    3|          0|
    |d_chunk_V_6_reg_638                     |   3|   0|    3|          0|
    |d_chunk_V_7_reg_643                     |   3|   0|    3|          0|
    |d_chunk_V_8_reg_648                     |   3|   0|    3|          0|
    |d_chunk_V_reg_608                       |   3|   0|    3|          0|
    |grp_lut_div5_chunk_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |icmp4_reg_539                           |   1|   0|    1|          0|
    |new_exp_V_reg_513                       |   8|   0|    8|          0|
    |new_mant_V_1_reg_524                    |  23|   0|   23|          0|
    |p_Repl2_1_reg_572                       |   8|   0|    8|          0|
    |p_Repl2_2_reg_508                       |   1|   0|    1|          0|
    |reg_129                                 |   3|   0|    3|          0|
    |shift_V_3_reg_556                       |   8|   0|    8|          0|
    |shift_V_4_reg_561                       |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_531               |   1|   0|    8|          7|
    |tmp_12_reg_597                          |  27|   0|   27|          0|
    |tmp_2_reg_592                           |  23|   0|   23|          0|
    |tmp_3_reg_545                           |   1|   0|    1|          0|
    |tmp_4_reg_551                           |   1|   0|    1|          0|
    |tmp_5_reg_567                           |   1|   0|    1|          0|
    |xf_V_reg_602                            |  27|   0|   27|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 217|   0|  224|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div5 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div5 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 28 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:371]   --->   Operation 29 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:371]   --->   Operation 30 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:371]   --->   Operation 31 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:371]   --->   Operation 32 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_s, i32 21, i32 22)" [test.cpp:377]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:377]   --->   Operation 34 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 3, i8 2" [test.cpp:377]   --->   Operation 35 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:387]   --->   Operation 36 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.18ns)   --->   "%icmp4 = icmp eq i7 %tmp_8, 0" [test.cpp:387]   --->   Operation 37 'icmp' 'icmp4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 38 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:383]   --->   Operation 38 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:386]   --->   Operation 39 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:388]   --->   Operation 40 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:390]   --->   Operation 41 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:383]   --->   Operation 42 'or' 'sel_tmp2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:383]   --->   Operation 43 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp4, %sel_tmp2" [test.cpp:387]   --->   Operation 44 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:387]   --->   Operation 45 'select' 'shift_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:383]   --->   Operation 46 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 47 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:379]   --->   Operation 47 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:382]   --->   Operation 48 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:383]   --->   Operation 49 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:386]   --->   Operation 50 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:386]   --->   Operation 51 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:401]   --->   Operation 52 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_5, i8 -1, i8 0" [test.cpp:401]   --->   Operation 53 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_10 = or i1 %tmp_5, %tmp_1" [test.cpp:401]   --->   Operation 54 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_10, i8 %p_s, i8 %new_exp_V_1" [test.cpp:401]   --->   Operation 55 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:394]   --->   Operation 56 'zext' 'tmp_9' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:394]   --->   Operation 57 'zext' 'tmp_s' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:394]   --->   Operation 58 'zext' 'tmp_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_4 : Operation 59 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:394]   --->   Operation 59 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:396]   --->   Operation 60 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 61 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:394]   --->   Operation 61 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:396]   --->   Operation 62 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 63 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:394]   --->   Operation 63 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:396]   --->   Operation 64 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 65 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:394]   --->   Operation 65 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:396]   --->   Operation 66 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tmp_7 to i27" [test.cpp:396]   --->   Operation 67 'trunc' 'tmp_12' <Predicate = (!icmp4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i27" [test.cpp:394]   --->   Operation 68 'zext' 'tmp_6' <Predicate = (icmp4)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.59ns)   --->   "%xf_V = select i1 %icmp4, i27 %tmp_6, i27 %tmp_12" [test.cpp:387]   --->   Operation 69 'select' 'xf_V' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.69>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i27 @_ssdm_op_BitSet.i27.i27.i32.i1(i27 %xf_V, i32 23, i1 true)" [test.cpp:398]   --->   Operation 70 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i27 %xf_V, i27 %p_Result_s" [test.cpp:383]   --->   Operation 71 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (1.69ns) (out node of the LUT)   --->   "%xf_V_4 = add i27 2, %xf_V_1" [test.cpp:399]   --->   Operation 72 'add' 'xf_V_4' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%d_chunk_V = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 24, i32 26) nounwind" [test.cpp:325->test.cpp:356->test.cpp:400]   --->   Operation 73 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 21, i32 23) nounwind" [test.cpp:328->test.cpp:356->test.cpp:400]   --->   Operation 74 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 18, i32 20) nounwind" [test.cpp:331->test.cpp:356->test.cpp:400]   --->   Operation 75 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 15, i32 17) nounwind" [test.cpp:334->test.cpp:356->test.cpp:400]   --->   Operation 76 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 12, i32 14) nounwind" [test.cpp:337->test.cpp:356->test.cpp:400]   --->   Operation 77 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 9, i32 11) nounwind" [test.cpp:340->test.cpp:356->test.cpp:400]   --->   Operation 78 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 6, i32 8) nounwind" [test.cpp:343->test.cpp:356->test.cpp:400]   --->   Operation 79 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 3, i32 5) nounwind" [test.cpp:346->test.cpp:356->test.cpp:400]   --->   Operation 80 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = trunc i27 %xf_V_4 to i3" [test.cpp:349->test.cpp:356->test.cpp:400]   --->   Operation 81 'trunc' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 82 [2/2] (1.41ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:326->test.cpp:356->test.cpp:400]   --->   Operation 82 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 83 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:326->test.cpp:356->test.cpp:400]   --->   Operation 83 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [test.cpp:326->test.cpp:356->test.cpp:400]   --->   Operation 84 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.41>
ST_12 : Operation 85 [2/2] (1.41ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:329->test.cpp:356->test.cpp:400]   --->   Operation 85 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 86 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:329->test.cpp:356->test.cpp:400]   --->   Operation 86 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [test.cpp:329->test.cpp:356->test.cpp:400]   --->   Operation 87 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 88 [2/2] (1.41ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:332->test.cpp:356->test.cpp:400]   --->   Operation 88 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 89 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:332->test.cpp:356->test.cpp:400]   --->   Operation 89 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [test.cpp:332->test.cpp:356->test.cpp:400]   --->   Operation 90 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.41>
ST_16 : Operation 91 [2/2] (1.41ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:335->test.cpp:356->test.cpp:400]   --->   Operation 91 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 92 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:335->test.cpp:356->test.cpp:400]   --->   Operation 92 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:335->test.cpp:356->test.cpp:400]   --->   Operation 93 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.41>
ST_18 : Operation 94 [2/2] (1.41ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:338->test.cpp:356->test.cpp:400]   --->   Operation 94 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 95 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:338->test.cpp:356->test.cpp:400]   --->   Operation 95 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [test.cpp:338->test.cpp:356->test.cpp:400]   --->   Operation 96 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.41>
ST_20 : Operation 97 [2/2] (1.41ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:341->test.cpp:356->test.cpp:400]   --->   Operation 97 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 98 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:341->test.cpp:356->test.cpp:400]   --->   Operation 98 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [test.cpp:341->test.cpp:356->test.cpp:400]   --->   Operation 99 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.41>
ST_22 : Operation 100 [2/2] (1.41ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:344->test.cpp:356->test.cpp:400]   --->   Operation 100 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 101 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:344->test.cpp:356->test.cpp:400]   --->   Operation 101 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [test.cpp:344->test.cpp:356->test.cpp:400]   --->   Operation 102 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.41>
ST_24 : Operation 103 [2/2] (1.41ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:347->test.cpp:356->test.cpp:400]   --->   Operation 103 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 104 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:347->test.cpp:356->test.cpp:400]   --->   Operation 104 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [test.cpp:347->test.cpp:356->test.cpp:400]   --->   Operation 105 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.41>
ST_26 : Operation 106 [2/2] (1.41ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:350->test.cpp:356->test.cpp:400]   --->   Operation 106 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.06>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div5_s) nounwind"   --->   Operation 109 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0" [test.cpp:329->test.cpp:356->test.cpp:400]   --->   Operation 110 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0" [test.cpp:332->test.cpp:356->test.cpp:400]   --->   Operation 111 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:335->test.cpp:356->test.cpp:400]   --->   Operation 112 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [test.cpp:338->test.cpp:356->test.cpp:400]   --->   Operation 113 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [test.cpp:341->test.cpp:356->test.cpp:400]   --->   Operation 114 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [test.cpp:344->test.cpp:356->test.cpp:400]   --->   Operation 115 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [test.cpp:347->test.cpp:356->test.cpp:400]   --->   Operation 116 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 117 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:350->test.cpp:356->test.cpp:400]   --->   Operation 117 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:350->test.cpp:356->test.cpp:400]   --->   Operation 118 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_15 = trunc i3 %q_chunk_V to i2" [test.cpp:329->test.cpp:356->test.cpp:400]   --->   Operation 119 'trunc' 'tmp_15' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_15, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7)" [test.cpp:400]   --->   Operation 120 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:401]   --->   Operation 121 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:405]   --->   Operation 122 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:405]   --->   Operation 123 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:406]   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 0000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 0011111111111111111111111111]
new_exp_V         (partselect    ) [ 0011000000000000000000000000]
new_mant_V_1      (trunc         ) [ 0011111111111111111111111111]
tmp               (partselect    ) [ 0000000000000000000000000000]
icmp              (icmp          ) [ 0000000000000000000000000000]
shift_V_cast_cast (select        ) [ 0011000000000000000000000000]
tmp_8             (partselect    ) [ 0000000000000000000000000000]
icmp4             (icmp          ) [ 0011111110000000000000000000]
tmp_3             (icmp          ) [ 0001111111000000000000000000]
tmp_4             (icmp          ) [ 0001000000000000000000000000]
shift_V           (sub           ) [ 0000000000000000000000000000]
shift_V_1         (add           ) [ 0000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 0000000000000000000000000000]
sel_tmp2          (xor           ) [ 0000000000000000000000000000]
sel_tmp3          (and           ) [ 0000000000000000000000000000]
shift_V_2         (select        ) [ 0000000000000000000000000000]
shift_V_3         (select        ) [ 0001000000000000000000000000]
tmp_1             (icmp          ) [ 0000000000000000000000000000]
new_exp_V_1       (sub           ) [ 0000000000000000000000000000]
sel_tmp6          (xor           ) [ 0000000000000000000000000000]
sel_tmp7          (and           ) [ 0000000000000000000000000000]
shift_V_4         (select        ) [ 0000100000000000000000000000]
tmp_5             (icmp          ) [ 0000111111111111111111111111]
p_s               (select        ) [ 0000000000000000000000000000]
tmp_10            (or            ) [ 0000000000000000000000000000]
p_Repl2_1         (select        ) [ 0000111111111111111111111111]
tmp_9             (zext          ) [ 0000011100000000000000000000]
tmp_s             (zext          ) [ 0000011100000000000000000000]
tmp_cast          (zext          ) [ 0000011100000000000000000000]
tmp_2             (lshr          ) [ 0000000010000000000000000000]
tmp_7             (shl           ) [ 0000000000000000000000000000]
tmp_12            (trunc         ) [ 0000000010000000000000000000]
tmp_6             (zext          ) [ 0000000000000000000000000000]
xf_V              (select        ) [ 0000000001000000000000000000]
p_Result_s        (bitset        ) [ 0000000000000000000000000000]
xf_V_1            (select        ) [ 0000000000000000000000000000]
xf_V_4            (add           ) [ 0000000000000000000000000000]
d_chunk_V         (partselect    ) [ 0000000000110000000000000000]
d_chunk_V_1       (partselect    ) [ 0000000000111100000000000000]
d_chunk_V_2       (partselect    ) [ 0000000000111111000000000000]
d_chunk_V_3       (partselect    ) [ 0000000000111111110000000000]
d_chunk_V_4       (partselect    ) [ 0000000000111111111100000000]
d_chunk_V_5       (partselect    ) [ 0000000000111111111111000000]
d_chunk_V_6       (partselect    ) [ 0000000000111111111111110000]
d_chunk_V_7       (partselect    ) [ 0000000000111111111111111100]
d_chunk_V_8       (trunc         ) [ 0000000000111111111111111111]
call_ret1_i_i     (call          ) [ 0000000000000000000000000000]
r_V               (extractvalue  ) [ 0000000000001100000000000000]
call_ret2_i_i     (call          ) [ 0000000000000011111111111111]
r_V_1             (extractvalue  ) [ 0000000000000011000000000000]
call_ret3_i_i     (call          ) [ 0000000000000000111111111111]
r_V_2             (extractvalue  ) [ 0000000000000000110000000000]
call_ret4_i_i     (call          ) [ 0000000000000000001111111111]
r_V_3             (extractvalue  ) [ 0000000000000000001100000000]
call_ret5_i_i     (call          ) [ 0000000000000000000011111111]
r_V_4             (extractvalue  ) [ 0000000000000000000011000000]
call_ret6_i_i     (call          ) [ 0000000000000000000000111111]
r_V_5             (extractvalue  ) [ 0000000000000000000000110000]
call_ret7_i_i     (call          ) [ 0000000000000000000000001111]
r_V_6             (extractvalue  ) [ 0000000000000000000000001100]
call_ret8_i_i     (call          ) [ 0000000000000000000000000011]
r_V_7             (extractvalue  ) [ 0000000000000000000000000011]
StgValue_107      (specbitsmap   ) [ 0000000000000000000000000000]
StgValue_108      (specbitsmap   ) [ 0000000000000000000000000000]
StgValue_109      (spectopmodule ) [ 0000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 0000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 0000000000000000000000000000]
call_ret_i_i      (call          ) [ 0000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 0000000000000000000000000000]
tmp_15            (trunc         ) [ 0000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 0000000000000000000000000000]
p_Repl2_s         (select        ) [ 0000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 0000000000000000000000000000]
out               (bitcast       ) [ 0000000000000000000000000000]
StgValue_124      (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i27.i27.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div5_s"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="in_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_lut_div5_chunk_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="1"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="0" index="3" bw="1" slack="0"/>
<pin id="111" dir="0" index="4" bw="1" slack="0"/>
<pin id="112" dir="0" index="5" bw="1" slack="0"/>
<pin id="113" dir="0" index="6" bw="1" slack="0"/>
<pin id="114" dir="0" index="7" bw="1" slack="0"/>
<pin id="115" dir="0" index="8" bw="1" slack="0"/>
<pin id="116" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/10 call_ret2_i_i/12 call_ret3_i_i/14 call_ret4_i_i/16 call_ret5_i_i/18 call_ret6_i_i/20 call_ret7_i_i/22 call_ret8_i_i/24 call_ret_i_i/26 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/11 r_V_1/13 r_V_2/15 r_V_3/17 r_V_4/19 r_V_5/21 r_V_6/23 r_V_7/25 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Repl2_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="new_exp_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="0" index="3" bw="6" slack="0"/>
<pin id="151" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="new_mant_V_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shift_V_cast_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="0" index="1" bw="8" slack="1"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="shift_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="1"/>
<pin id="212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shift_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="1"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sel_tmp2_demorgan_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sel_tmp2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sel_tmp3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shift_V_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shift_V_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="2"/>
<pin id="254" dir="0" index="1" bw="8" slack="2"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="new_exp_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2"/>
<pin id="258" dir="0" index="1" bw="3" slack="2"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sel_tmp6_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sel_tmp7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shift_V_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2"/>
<pin id="273" dir="0" index="2" bw="8" slack="1"/>
<pin id="274" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_10_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Repl2_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_9_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="23" slack="3"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="3"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="23" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_12_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="23" slack="1"/>
<pin id="329" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xf_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="7"/>
<pin id="332" dir="0" index="1" bw="27" slack="0"/>
<pin id="333" dir="0" index="2" bw="27" slack="1"/>
<pin id="334" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="27" slack="0"/>
<pin id="338" dir="0" index="1" bw="27" slack="1"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="0"/>
<pin id="341" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="xf_V_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="7"/>
<pin id="347" dir="0" index="1" bw="27" slack="1"/>
<pin id="348" dir="0" index="2" bw="27" slack="0"/>
<pin id="349" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xf_V_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="27" slack="0"/>
<pin id="354" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="d_chunk_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="27" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="d_chunk_V_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="27" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="d_chunk_V_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="27" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="d_chunk_V_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="27" slack="0"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="0" index="3" bw="6" slack="0"/>
<pin id="392" dir="1" index="4" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="d_chunk_V_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="27" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="0" index="3" bw="5" slack="0"/>
<pin id="402" dir="1" index="4" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="d_chunk_V_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="27" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="5" slack="0"/>
<pin id="412" dir="1" index="4" bw="3" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="d_chunk_V_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="27" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="0" index="3" bw="5" slack="0"/>
<pin id="422" dir="1" index="4" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="d_chunk_V_7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="27" slack="0"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="4" slack="0"/>
<pin id="432" dir="1" index="4" bw="3" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="d_chunk_V_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="27" slack="0"/>
<pin id="439" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_8/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="q_chunk_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="14"/>
<pin id="443" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/27 "/>
</bind>
</comp>

<comp id="444" class="1004" name="q_chunk_V_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="12"/>
<pin id="446" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/27 "/>
</bind>
</comp>

<comp id="447" class="1004" name="q_chunk_V_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="10"/>
<pin id="449" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/27 "/>
</bind>
</comp>

<comp id="450" class="1004" name="q_chunk_V_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="8"/>
<pin id="452" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/27 "/>
</bind>
</comp>

<comp id="453" class="1004" name="q_chunk_V_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="6"/>
<pin id="455" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/27 "/>
</bind>
</comp>

<comp id="456" class="1004" name="q_chunk_V_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="4"/>
<pin id="458" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/27 "/>
</bind>
</comp>

<comp id="459" class="1004" name="q_chunk_V_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="2"/>
<pin id="461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/27 "/>
</bind>
</comp>

<comp id="462" class="1004" name="q_chunk_V_7_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/27 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_15_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/27 "/>
</bind>
</comp>

<comp id="470" class="1004" name="new_mant_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="23" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="0" index="3" bw="3" slack="0"/>
<pin id="475" dir="0" index="4" bw="3" slack="0"/>
<pin id="476" dir="0" index="5" bw="3" slack="0"/>
<pin id="477" dir="0" index="6" bw="3" slack="0"/>
<pin id="478" dir="0" index="7" bw="3" slack="0"/>
<pin id="479" dir="0" index="8" bw="3" slack="0"/>
<pin id="480" dir="1" index="9" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/27 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Repl2_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="24"/>
<pin id="492" dir="0" index="1" bw="23" slack="26"/>
<pin id="493" dir="0" index="2" bw="23" slack="0"/>
<pin id="494" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/27 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Result_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="26"/>
<pin id="499" dir="0" index="2" bw="8" slack="24"/>
<pin id="500" dir="0" index="3" bw="23" slack="0"/>
<pin id="501" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/27 "/>
</bind>
</comp>

<comp id="504" class="1004" name="out_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/27 "/>
</bind>
</comp>

<comp id="508" class="1005" name="p_Repl2_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="26"/>
<pin id="510" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="new_exp_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="524" class="1005" name="new_mant_V_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="3"/>
<pin id="526" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="shift_V_cast_cast_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_4_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="shift_V_3_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_3 "/>
</bind>
</comp>

<comp id="561" class="1005" name="shift_V_4_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_5_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="24"/>
<pin id="569" dir="1" index="1" bw="1" slack="24"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="572" class="1005" name="p_Repl2_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="24"/>
<pin id="574" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_9_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_s_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_cast_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="23" slack="1"/>
<pin id="589" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="23" slack="1"/>
<pin id="594" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_12_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="27" slack="1"/>
<pin id="599" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="602" class="1005" name="xf_V_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="27" slack="1"/>
<pin id="604" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="d_chunk_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="1"/>
<pin id="610" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="613" class="1005" name="d_chunk_V_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="3"/>
<pin id="615" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="d_chunk_V_2_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="5"/>
<pin id="620" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="623" class="1005" name="d_chunk_V_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="7"/>
<pin id="625" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="628" class="1005" name="d_chunk_V_4_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="9"/>
<pin id="630" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="633" class="1005" name="d_chunk_V_5_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="11"/>
<pin id="635" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="638" class="1005" name="d_chunk_V_6_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="13"/>
<pin id="640" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="643" class="1005" name="d_chunk_V_7_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="15"/>
<pin id="645" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="648" class="1005" name="d_chunk_V_8_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="17"/>
<pin id="650" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="653" class="1005" name="call_ret2_i_i_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="14"/>
<pin id="655" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="658" class="1005" name="call_ret3_i_i_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="12"/>
<pin id="660" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="663" class="1005" name="call_ret4_i_i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="10"/>
<pin id="665" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="668" class="1005" name="call_ret5_i_i_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="8"/>
<pin id="670" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="673" class="1005" name="call_ret6_i_i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="6"/>
<pin id="675" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="678" class="1005" name="call_ret7_i_i_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="4"/>
<pin id="680" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="683" class="1005" name="call_ret8_i_i_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="2"/>
<pin id="685" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="117"><net_src comp="84" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="86" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="106" pin=8"/></net>

<net id="128"><net_src comp="106" pin="9"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="137"><net_src comp="100" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="134" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="134" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="134" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="134" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="200" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="205" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="209" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="214" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="200" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="236" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="276" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="252" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="281" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="256" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="303" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="306" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="336" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="351" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="351" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="351" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="351" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="351" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="72" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="74" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="351" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="351" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="351" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="465"><net_src comp="106" pin="9"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="441" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="96" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="482"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="483"><net_src comp="444" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="484"><net_src comp="447" pin="1"/><net_sink comp="470" pin=3"/></net>

<net id="485"><net_src comp="450" pin="1"/><net_sink comp="470" pin=4"/></net>

<net id="486"><net_src comp="453" pin="1"/><net_sink comp="470" pin=5"/></net>

<net id="487"><net_src comp="456" pin="1"/><net_sink comp="470" pin=6"/></net>

<net id="488"><net_src comp="459" pin="1"/><net_sink comp="470" pin=7"/></net>

<net id="489"><net_src comp="462" pin="1"/><net_sink comp="470" pin=8"/></net>

<net id="495"><net_src comp="470" pin="9"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="3"/><net_sink comp="496" pin=3"/></net>

<net id="507"><net_src comp="496" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="138" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="516"><net_src comp="146" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="527"><net_src comp="156" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="534"><net_src comp="176" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="542"><net_src comp="194" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="548"><net_src comp="200" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="554"><net_src comp="205" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="559"><net_src comp="244" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="564"><net_src comp="270" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="570"><net_src comp="276" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="575"><net_src comp="295" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="580"><net_src comp="303" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="585"><net_src comp="306" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="590"><net_src comp="309" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="595"><net_src comp="312" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="600"><net_src comp="323" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="605"><net_src comp="330" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="611"><net_src comp="357" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="616"><net_src comp="367" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="621"><net_src comp="377" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="626"><net_src comp="387" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="631"><net_src comp="397" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="636"><net_src comp="407" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="641"><net_src comp="417" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="646"><net_src comp="427" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="651"><net_src comp="437" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="656"><net_src comp="106" pin="9"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="661"><net_src comp="106" pin="9"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="666"><net_src comp="106" pin="9"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="671"><net_src comp="106" pin="9"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="676"><net_src comp="106" pin="9"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="681"><net_src comp="106" pin="9"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="686"><net_src comp="106" pin="9"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="459" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div5 : in_r | {1 }
	Port: operator_float_div5 : r0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div5 : r1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div5 : r2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div5 : q0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div5 : q1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: operator_float_div5 : q2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 1
		icmp : 2
		shift_V_cast_cast : 3
		tmp_8 : 1
		icmp4 : 2
	State 2
		sel_tmp2_demorgan : 1
		sel_tmp2 : 1
		sel_tmp3 : 1
		shift_V_2 : 1
		shift_V_3 : 2
	State 3
		p_s : 1
		tmp_10 : 1
		p_Repl2_1 : 1
	State 4
		tmp_2 : 1
		tmp_7 : 1
	State 5
	State 6
	State 7
		tmp_12 : 1
	State 8
		xf_V : 1
	State 9
		xf_V_1 : 1
		xf_V_4 : 2
		d_chunk_V : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
	State 10
	State 11
		r_V : 1
	State 12
	State 13
		r_V_1 : 1
	State 14
	State 15
		r_V_2 : 1
	State 16
	State 17
		r_V_3 : 1
	State 18
	State 19
		r_V_4 : 1
	State 20
	State 21
		r_V_5 : 1
	State 22
	State 23
		r_V_6 : 1
	State 24
	State 25
		r_V_7 : 1
	State 26
	State 27
		q_chunk_V_7 : 1
		tmp_15 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_124 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_312        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_317        |    0    |   183   |   131   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_176 |    0    |    0    |    8    |
|          |      shift_V_2_fu_236     |    0    |    0    |    8    |
|          |      shift_V_3_fu_244     |    0    |    0    |    8    |
|          |      shift_V_4_fu_270     |    0    |    0    |    8    |
|  select  |         p_s_fu_281        |    0    |    0    |    8    |
|          |      p_Repl2_1_fu_295     |    0    |    0    |    8    |
|          |        xf_V_fu_330        |    0    |    0    |    27   |
|          |       xf_V_1_fu_345       |    0    |    0    |    27   |
|          |      p_Repl2_s_fu_490     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div5_chunk_fu_106 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|          |        icmp_fu_170        |    0    |    0    |    8    |
|          |        icmp4_fu_194       |    0    |    0    |    11   |
|   icmp   |        tmp_3_fu_200       |    0    |    0    |    11   |
|          |        tmp_4_fu_205       |    0    |    0    |    11   |
|          |        tmp_1_fu_252       |    0    |    0    |    11   |
|          |        tmp_5_fu_276       |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_214     |    0    |    0    |    15   |
|          |       xf_V_4_fu_351       |    0    |    0    |    34   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_209      |    0    |    0    |    15   |
|          |     new_exp_V_1_fu_256    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_219 |    0    |    0    |    6    |
|          |       tmp_10_fu_289       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_225      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_260      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_231      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_265      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_100    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_125        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_441     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_444    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_447    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_3_fu_450    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_453    |    0    |    0    |    0    |
|          |     q_chunk_V_5_fu_456    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_459    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_462    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_138     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      new_exp_V_fu_146     |    0    |    0    |    0    |
|          |         tmp_fu_160        |    0    |    0    |    0    |
|          |        tmp_8_fu_184       |    0    |    0    |    0    |
|          |      d_chunk_V_fu_357     |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_367    |    0    |    0    |    0    |
|partselect|     d_chunk_V_2_fu_377    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_387    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_397    |    0    |    0    |    0    |
|          |     d_chunk_V_5_fu_407    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_417    |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_427    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_156    |    0    |    0    |    0    |
|   trunc  |       tmp_12_fu_323       |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_437    |    0    |    0    |    0    |
|          |       tmp_15_fu_466       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_9_fu_303       |    0    |    0    |    0    |
|   zext   |        tmp_s_fu_306       |    0    |    0    |    0    |
|          |      tmp_cast_fu_309      |    0    |    0    |    0    |
|          |        tmp_6_fu_327       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_336     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_470     |    0    |    0    |    0    |
|          |     p_Result_1_fu_496     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   402   |   619   |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret2_i_i_reg_653  |    6   |
|  call_ret3_i_i_reg_658  |    6   |
|  call_ret4_i_i_reg_663  |    6   |
|  call_ret5_i_i_reg_668  |    6   |
|  call_ret6_i_i_reg_673  |    6   |
|  call_ret7_i_i_reg_678  |    6   |
|  call_ret8_i_i_reg_683  |    6   |
|   d_chunk_V_1_reg_613   |    3   |
|   d_chunk_V_2_reg_618   |    3   |
|   d_chunk_V_3_reg_623   |    3   |
|   d_chunk_V_4_reg_628   |    3   |
|   d_chunk_V_5_reg_633   |    3   |
|   d_chunk_V_6_reg_638   |    3   |
|   d_chunk_V_7_reg_643   |    3   |
|   d_chunk_V_8_reg_648   |    3   |
|    d_chunk_V_reg_608    |    3   |
|      icmp4_reg_539      |    1   |
|    new_exp_V_reg_513    |    8   |
|   new_mant_V_1_reg_524  |   23   |
|    p_Repl2_1_reg_572    |    8   |
|    p_Repl2_2_reg_508    |    1   |
|         reg_129         |    3   |
|    shift_V_3_reg_556    |    8   |
|    shift_V_4_reg_561    |    8   |
|shift_V_cast_cast_reg_531|    8   |
|      tmp_12_reg_597     |   27   |
|      tmp_2_reg_592      |   23   |
|      tmp_3_reg_545      |    1   |
|      tmp_4_reg_551      |    1   |
|      tmp_5_reg_567      |    1   |
|      tmp_9_reg_577      |   32   |
|     tmp_cast_reg_587    |   23   |
|      tmp_s_reg_582      |   32   |
|       xf_V_reg_602      |   27   |
+-------------------------+--------+
|          Total          |   304  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_106 |  p1  |   9  |   3  |   27   ||    44   |
| grp_lut_div5_chunk_fu_106 |  p2  |   2  |   3  |    6   ||    9    |
|         grp_fu_312        |  p1  |   2  |   8  |   16   ||    9    |
|         grp_fu_317        |  p0  |   2  |  23  |   46   ||    9    |
|         grp_fu_317        |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   111  ||  5.657  ||    80   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   619  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   80   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   712  |   705  |
+-----------+--------+--------+--------+--------+
