# Loading project ethernet
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv was successful.
# Compile of defs.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim work.testbench
# vsim 
# Start time: 11:11:12 on Apr 03,2015
# Loading sv_std.std
# Loading work.testbench
# Loading work.ethernet_controller
# Loading work.ProtocolInfo
# Loading work.dm9000a_sv_unit
# Loading work.dm9000a
run
run
# snapshot[    0] =     0
# snapshot[    1] =     1
# snapshot[    2] =     2
# snapshot[    3] =     3
# snapshot[    4] =     4
# snapshot[    5] =     5
# snapshot[    6] =     6
# snapshot[    7] =     7
# snapshot[    8] =     8
# snapshot[    9] =     9
# snapshot[   10] =    10
# snapshot[   11] =    11
# snapshot[   12] =    12
# snapshot[   13] =    13
# snapshot[   14] =    14
# snapshot[   15] =    15
# snapshot[   16] =    16
# snapshot[   17] =    17
run
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv failed with 1 errors.
# Compile of defs.sv was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv failed with 1 errors.
# Compile of defs.sv was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv was successful with warnings.
# Compile of defs.sv was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.ethernet_controller
# Loading work.ProtocolInfo
# Loading work.dm9000a_sv_unit
# Loading work.dm9000a
run
run
# snapshot[    0] =     0
# snapshot[    1] =     1
# snapshot[    2] =     2
# snapshot[    3] =     3
# snapshot[    4] =     4
# snapshot[    5] =     5
# snapshot[    6] =     6
# snapshot[    7] =     7
# snapshot[    8] =     8
# snapshot[    9] =     9
# snapshot[   10] =    10
# snapshot[   11] =    11
# snapshot[   12] =    12
# snapshot[   13] =    13
# snapshot[   14] =    14
# snapshot[   15] =    15
# snapshot[   16] =    16
# snapshot[   17] =    17
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/dm9000a_sv_unit/*
# (vish-4014) No objects found matching '/dm9000a_sv_unit/*'.
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.ethernet_controller
# Loading work.ProtocolInfo
# Loading work.dm9000a_sv_unit
# Loading work.dm9000a
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
# Break in Module testbench at /home/jimi/git/verilog/ethernet/ethernet_controller.sv line 65
run
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
step
step
step
step
step
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv was successful with warnings.
# Compile of defs.sv was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.ethernet_controller
# Loading work.ProtocolInfo
# Loading work.dm9000a_sv_unit
# Loading work.dm9000a
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 138
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 149
run
# snapshot[    0] =     0
# snapshot[    1] =     1
# snapshot[    2] =     2
# snapshot[    3] =     3
# snapshot[    4] =     4
# snapshot[    5] =     5
# snapshot[    6] =     6
# snapshot[    7] =     7
# snapshot[    8] =     8
# snapshot[    9] =     9
# snapshot[   10] =    10
# snapshot[   11] =    11
# snapshot[   12] =    12
# snapshot[   13] =    13
# snapshot[   14] =    14
# snapshot[   15] =    15
# snapshot[   16] =    16
# snapshot[   17] =    17
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 164
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 164
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 164
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 164
step -over
step -over
step -over
step -over
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 166
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 166
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 168
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 179
run
# Invalid state in dm9000a controller module,           6
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 176
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 179
run
# Invalid state in dm9000a controller module,           6
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 173
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv failed with 1 errors.
# Compile of defs.sv was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of ethernet_controller.sv was successful.
# Compile of dm9000a.sv was successful with warnings.
# Compile of defs.sv was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.ethernet_controller
# Loading work.ProtocolInfo
# Loading work.dm9000a_sv_unit
# Loading work.dm9000a
run
# snapshot[    0] =     0
# snapshot[    1] =     1
# snapshot[    2] =     2
# snapshot[    3] =     3
# snapshot[    4] =     4
# snapshot[    5] =     5
# snapshot[    6] =     6
# snapshot[    7] =     7
# snapshot[    8] =     8
# snapshot[    9] =     9
# snapshot[   10] =    10
# snapshot[   11] =    11
# snapshot[   12] =    12
# snapshot[   13] =    13
# snapshot[   14] =    14
# snapshot[   15] =    15
# snapshot[   16] =    16
# snapshot[   17] =    17
run
run
run
# Break in Module dm9000a at /home/jimi/git/verilog/ethernet/dm9000a.sv line 158
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run
run
run
run
run
run
run
# End time: 13:34:19 on Apr 03,2015, Elapsed time: 2:23:07
# Errors: 1, Warnings: 0
