### Hi there ðŸ‘‹, I'am Abdelrahman Zewaid
##### a digital IC design/verification Enthusiast  

[![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&pause=1000&center=true&vCenter=true&width=435&lines=digital+IC+design;digital+IC+verification)](https://git.io/typing-svg)

- Iâ€™m a passionate engineering student focused on digital design and verification. I enjoy coding in Verilog/VHDL, testing with 
SystemVerilog and UVM, and working with FPGAs. 
- Currently, Iâ€™m advancing my skills in digital IC verification using UVM and eager to grow through hands-on projects with industry tools. 





