tb_exm.alu.ADD_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_01
tb_exm.alu.ADD_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.ADD_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.SUB_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_02
tb_exm.alu.SUB_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.SUB_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.XOR_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_03
tb_exm.alu.XOR_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.XOR_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.OR_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_04
tb_exm.alu.OR_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.OR_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.AND_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_05
tb_exm.alu.AND_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.AND_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.SLT_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_06
tb_exm.alu.SLT_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.SLT_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.SLTU_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_07
tb_exm.alu.SLTU_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.SLTU_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.SLL_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_08
tb_exm.alu.SLL_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.SLL_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.SRL_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_09
tb_exm.alu.SRL_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.SRL_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.alu.SRA_01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01;D_EXM_OUTPUT_RESULT_10
tb_exm.alu.SRA_02;D_EXM_OUTPUT_BRANCH_01
tb_exm.alu.SRA_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.branch.BEQ_01;D_EXM_OUTPUT_WRITE_01
tb_exm.branch.BEQ_02;D_EXM_OUTPUT_BRANCH_02;D_EXM_OUTPUT_BRANCH_OFFSET_01
tb_exm.branch.BEQ_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.branch.BNE_01;D_EXM_OUTPUT_WRITE_01
tb_exm.branch.BNE_02;D_EXM_OUTPUT_BRANCH_03;D_EXM_OUTPUT_BRANCH_OFFSET_01
tb_exm.branch.BNE_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.branch.BLT_01;D_EXM_OUTPUT_WRITE_01
tb_exm.branch.BLT_02;D_EXM_OUTPUT_BRANCH_04;D_EXM_OUTPUT_BRANCH_OFFSET_01
tb_exm.branch.BLT_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.branch.BLTU_01;D_EXM_OUTPUT_WRITE_01
tb_exm.branch.BLTU_02;D_EXM_OUTPUT_BRANCH_05;D_EXM_OUTPUT_BRANCH_OFFSET_01
tb_exm.branch.BLTU_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.branch.BGE_01;D_EXM_OUTPUT_WRITE_01
tb_exm.branch.BGE_02;D_EXM_OUTPUT_BRANCH_06;D_EXM_OUTPUT_BRANCH_OFFSET_01
tb_exm.branch.BGE_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.branch.BGEU_01;D_EXM_OUTPUT_WRITE_01
tb_exm.branch.BGEU_02;D_EXM_OUTPUT_BRANCH_07;D_EXM_OUTPUT_BRANCH_OFFSET_01
tb_exm.branch.BGEU_03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.back_to_back.01;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01
tb_exm.back_to_back.02;D_EXM_OUTPUT_BRANCH_01
tb_exm.back_to_back.03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.bubble.01;D_EXM_OUTPUT_WRITE_02
tb_exm.bubble.02;D_EXM_OUTPUT_BRANCH_08
tb_exm.bubble.03;D_EXM_OUTPUT_HANDSHAKE_01
tb_exm.wait_after_reset.01;D_EXM_INPUT_READY_01
tb_exm.wait_after_reset.02;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01
tb_exm.wait_after_reset.03;D_EXM_OUTPUT_BRANCH_01
tb_exm.wait_after_reset.04;D_EXM_OUTPUT_HANDSHAKE_01;D_EXM_OUTPUT_HANDSHAKE_02
tb_exm.wait.01;D_EXM_INPUT_READY_01
tb_exm.wait.02;D_EXM_OUTPUT_ADDR_01;D_EXM_OUTPUT_WRITE_01
tb_exm.wait.03;D_EXM_OUTPUT_BRANCH_01
tb_exm.wait.04;D_EXM_OUTPUT_HANDSHAKE_01;D_EXM_OUTPUT_HANDSHAKE_02
tb_exm.reset.01;D_EXM_INPUT_READY_02
tb_exm.reset.02;D_EXM_OUTPUT_WRITE_02
tb_exm.reset.03;D_EXM_OUTPUT_BRANCH_08
tb_exm.reset.04;D_EXM_OUTPUT_HANDSHAKE_03
tb_ifm.no_stall.01;D_IFM_STATE_01;D_IFM_STATE_02;D_IFM_STATE_04
tb_ifm.no_stall.02;D_IFM_PC_LOAD_03;D_IFM_PC_REGISTER_02;D_IFM_RESET_01;D_IFM_FETCH_TRIGGER_01;D_IFM_FETCH_TRIGGER_02;D_IFM_MEMORY_FETCH_01;D_IFM_WISHBONE_RESET_01;D_IFM_WISHBONE_RESET_02;D_IFM_WISHBONE_RESET_03;D_IFM_WISHBONE_TRANSFER_CYCLE_01;D_IFM_WISHBONE_TRANSFER_CYCLE_02;D_IFM_WISHBONE_TRANSFER_CYCLE_03;D_IFM_WISHBONE_HANDSHAKE_01;D_IFM_WISHBONE_READ_CYCLE_01;D_IFM_WISHBONE_READ_CYCLE_02
tb_ifm.no_stall.03;D_IFM_OUTPUT_01;D_IFM_OUTPUT_02
tb_ifm.no_stall.04;D_IFM_RESET_02;D_IFM_OUTPUT_HANDSHAKE_01;D_IFM_OUTPUT_HANDSHAKE_02
tb_ifm.memory_stall.01;D_IFM_STATE_01;D_IFM_STATE_02;D_IFM_STATE_04;D_IFM_STATE_05
tb_ifm.memory_stall.02;D_IFM_FETCH_TRIGGER_02;D_IFM_MEMORY_FETCH_01;D_IFM_PC_REGISTER_02;D_IFM_RESET_01;D_IFM_WISHBONE_TRANSFER_CYCLE_01;D_IFM_WISHBONE_TRANSFER_CYCLE_02;D_IFM_WISHBONE_TRANSFER_CYCLE_03;D_IFM_WISHBONE_HANDSHAKE_01;D_IFM_WISHBONE_STALL_01;D_IFM_WISHBONE_READ_CYCLE_01;D_IFM_WISHBONE_READ_CYCLE_02
tb_ifm.memory_wait_state.01;D_IFM_STATE_01;D_IFM_STATE_02;D_IFM_STATE_03;D_IFM_STATE_04
tb_ifm.memory_wait_state.02;D_IFM_FETCH_TRIGGER_02;D_IFM_MEMORY_FETCH_01;D_IFM_WISHBONE_TRANSFER_CYCLE_01;D_IFM_WISHBONE_TRANSFER_CYCLE_02;D_IFM_WISHBONE_TRANSFER_CYCLE_03;D_IFM_WISHBONE_HANDSHAKE_01;D_IFM_WISHBONE_READ_CYCLE_01;D_IFM_WISHBONE_READ_CYCLE_02
tb_ifm.pipeline_stall.01;D_IFM_STATE_01;D_IFM_STATE_02;D_IFM_STATE_04;D_IFM_STATE_06
tb_ifm.pipeline_stall.02;D_IFM_PC_LOAD_03;D_IFM_FETCH_TRIGGER_02;D_IFM_MEMORY_FETCH_01;D_IFM_WISHBONE_TRANSFER_CYCLE_01;D_IFM_WISHBONE_TRANSFER_CYCLE_02;D_IFM_WISHBONE_TRANSFER_CYCLE_03;D_IFM_WISHBONE_HANDSHAKE_01;D_IFM_WISHBONE_READ_CYCLE_01;D_IFM_WISHBONE_READ_CYCLE_02
tb_ifm.pipeline_stall.03;D_IFM_OUTPUT_01;D_IFM_OUTPUT_02;D_IFM_OUTPUT_HANDSHAKE_03;D_IFM_OUTPUT_HANDSHAKE_04
tb_ifm.pipeline_stall.04;D_IFM_OUTPUT_HANDSHAKE_01;D_IFM_OUTPUT_HANDSHAKE_02
tb_ifm.debug_during_request.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_during_request.02
tb_ifm.debug_during_ack.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_during_ack.02
tb_ifm.debug_during_wait.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_during_wait.02
tb_ifm.debug_during_memory_stall.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_during_memory_stall.02
tb_ifm.debug_on_output_handshake.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_on_output_handshake.02
tb_ifm.debug_during_pipeline_stall.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_during_pipeline_stall.02
tb_ifm.debug_back_to_back.01;D_IFM_PC_LOAD_02;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_03
tb_ifm.debug_back_to_back.02
tb_ifm.interrupt_during_request.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_during_request.02
tb_ifm.interrupt_during_ack.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_during_ack.02
tb_ifm.interrupt_during_wait.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_during_wait.02
tb_ifm.interrupt_during_memory_stall.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_during_memory_stall.02
tb_ifm.interrupt_on_output_handshake.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_on_output_handshake.02
tb_ifm.interrupt_during_pipeline_stall.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_during_pipeline_stall.02
tb_ifm.interrupt_back_to_back.01;D_IFM_PC_LOAD_01;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_04
tb_ifm.interrupt_back_to_back.02
tb_ifm.branch_during_request.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_during_request.02
tb_ifm.branch_during_ack.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_during_ack.02
tb_ifm.branch_during_wait.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_during_wait.02
tb_ifm.branch_during_memory_stall.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_during_memory_stall.02
tb_ifm.branch_on_output_handshake.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_on_output_handshake.02
tb_ifm.branch_during_pipeline_stall.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_during_pipeline_stall.02
tb_ifm.branch_back_to_back.01;D_IFM_PC_LOAD_04;D_IFM_PC_REGISTER_02;D_IFM_REQUEST_CANCEL_01;D_IFM_REQUEST_CANCEL_02;D_IFM_REQUEST_CANCEL_05
tb_ifm.branch_back_to_back.02
tb_ifm.precedence_debug.01;D_IFM_PC_LOAD_02;D_IFM_PC_PRECEDENCE_01
tb_ifm.precedence_interrupt.01;D_IFM_PC_LOAD_01;D_IFM_PC_PRECEDENCE_01
tb_ifm.precedence_branch.01;D_IFM_PC_LOAD_04;D_IFM_PC_PRECEDENCE_01
tb_ifm.precedence_increment.01;D_IFM_PC_LOAD_03;D_IFM_PC_PRECEDENCE_01
tb_lsm.no_stall.LOAD_01;D_LSM_STATE_01;D_LSM_STATE_04
tb_lsm.no_stall.LOAD_02;D_LSM_STATE_02;D_LSM_INPUT_READY_01;D_LSM_INPUT_READY_02;D_LSM_INPUT_READY_03
tb_lsm.no_stall.LOAD_03;D_LSM_REQUEST_TRIGGER_01;D_LSM_READ_REQUEST_01;D_LSM_REQUEST_SIZE_01;D_LSM_WISHBONE_RESET_01;D_LSM_WISHBONE_RESET_02;D_LSM_WISHBONE_RESET_03;D_LSM_WISHBONE_TRANSFER_CYCLE_01;D_LSM_WISHBONE_TRANSFER_CYCLE_02;D_LSM_WISHBONE_TRANSFER_CYCLE_03;D_LSM_WISHBONE_HANDSHAKE_01;D_LSM_WISHBONE_STALL_01;D_LSM_WISHBONE_READ_CYCLE_01;D_LSM_WISHBONE_READ_CYCLE_02
tb_lsm.no_stall.LOAD_04;D_LSM_OUTPUT_WRITE_01;D_LSM_OUTPUT_ADDR_01;D_LSM_OUTPUT_DATA_01
tb_lsm.no_stall.LOAD_05;D_LSM_OUTPUT_HANDSHAKE_01
tb_lsm.no_stall.STORE_01;D_LSM_STATE_01;D_LSM_STATE_04
tb_lsm.no_stall.STORE_02;D_LSM_STATE_02;D_LSM_INPUT_READY_01;D_LSM_INPUT_READY_02
tb_lsm.no_stall.STORE_03;D_LSM_REQUEST_TRIGGER_01;D_LSM_WRITE_REQUEST_01;D_LSM_REQUEST_SIZE_01;D_LSM_WISHBONE_TRANSFER_CYCLE_01;D_LSM_WISHBONE_TRANSFER_CYCLE_02;D_LSM_WISHBONE_TRANSFER_CYCLE_03;D_LSM_WISHBONE_WRITE_CYCLE_01;D_LSM_WISHBONE_WRITE_CYCLE_02
tb_lsm.no_stall.STORE_04;D_LSM_OUTPUT_WRITE_01
tb_lsm.no_stall.STORE_05;D_LSM_OUTPUT_HANDSHAKE_01
tb_lsm.memory_stall.01;D_LSM_STATE_02;D_LSM_STATE_03;D_LSM_STATE_05
tb_lsm.memory_stall.02;D_LSM_WISHBONE_TRANSFER_CYCLE_01;D_LSM_WISHBONE_TRANSFER_CYCLE_02;D_LSM_WISHBONE_TRANSFER_CYCLE_03;D_LSM_WISHBONE_STALL_01
tb_lsm.memory_stall.03;D_LSM_OUTPUT_HANDSHAKE_01
tb_lsm.memory_wait.01
tb_lsm.memory_wait.02;D_LSM_WISHBONE_TRANSFER_CYCLE_01;D_LSM_WISHBONE_TRANSFER_CYCLE_02;D_LSM_WISHBONE_TRANSFER_CYCLE_03;D_LSM_WISHBONE_HANDSHAKE_01
tb_lsm.memory_wait.03;D_LSM_OUTPUT_HANDSHAKE_01
tb_lsm.bypass.01
tb_lsm.bypass.02;D_LSM_OUTPUT_WRITE_01;D_LSM_OUTPUT_ADDR_01;D_LSM_OUTPUT_DATA_02
tb_lsm.bypass.03;D_LSM_OUTPUT_HANDSHAKE_02
tb_lsm.bubble.01
tb_lsm.bubble.02;D_LSM_OUTPUT_WRITE_02
tb_lsm.bubble.03;D_LSM_OUTPUT_HANDSHAKE_02
tb_lsm.back_to_back.01;D_LSM_OUTPUT_WRITE_01
tb_lsm.back_to_back.02;D_LSM_OUTPUT_HANDSHAKE_01;D_LSM_OUTPUT_HANDSHAKE_02
tb_regm.read_port_a.01;D_REGM_READ_PORT_01
tb_regm.read_port_b.01;D_REGM_READ_PORT_02
tb_regm.write_x0.01;D_REGM_WRITE_PORT_03
tb_regm.write.01;D_REGM_WRITE_PORT_01
tb_regm.parallel_read.01;D_REGM_READ_PORT_01;D_REGM_READ_PORT_02
tb_regm.read_before_write.01;D_REGM_WRITE_PORT_02
__UNTRACEABLE__;D_REGM_REGISTERS_01;This requirement is covered by the hdl code.
__UNTRACEABLE__;D_IFM_PC_REGISTER_01;This requirement is covered by the hdl code.
__UNTRACEABLE__;D_IFM_WISHBONE_DATASHEET_01;This requirement is covered by the hdl code.
__UNTRACEABLE__;D_IFM_WISHBONE_HANDSHAKE_02;This requirement is covered by the hdl code.
__UNTRACEABLE__;D_IFM_WISHBONE_TIMING_01; This requirement requirement is covered by the hdl code.
__UNTRACEABLE__;D_LSM_WISHBONE_DATASHEET_01;This requirement is covered by the hdl code.
__UNTRACEABLE__;D_LSM_WISHBONE_TIMING_01; This requirement requirement is covered by the hdl code.
__UNTRACEABLE__;D_LSM_WISHBONE_HANDSHAKE_02;This requirement is covered by the hdl code.
