<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `kernel/src/devices/ioapic.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>ioapic.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../sunrise_kernel/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! 82093AA I/O Advanced Programmable Interrupt Controller (IOAPIC) driver</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The IO-APIC is used to dispatch external device and inter-process</span>
<span class="doccomment">//! interruptions to the correct CPU.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The documentation for the IO-APIC can be found [here](http://web.archive.org/web/20161130153145/http://download.intel.com/design/chipsets/datashts/29056601.pdf).</span>

<span class="kw">use</span> <span class="ident">sunrise_libutils</span>::<span class="ident">io</span>::<span class="ident">Mmio</span>;
<span class="kw">use</span> <span class="ident">sunrise_libutils</span>::<span class="ident">io</span>::<span class="ident">Io</span>;
<span class="kw">use</span> <span class="ident">bit_field</span>::<span class="ident">BitField</span>;

<span class="kw">use</span> <span class="ident">bitfield</span>::<span class="ident">bitfield</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">frame_allocator</span>::<span class="ident">PhysicalMemRegion</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">mem</span>::<span class="ident">PhysicalAddress</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">paging</span>::<span class="ident">MappingAccessRights</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">paging</span>::<span class="ident">kernel_memory</span>::<span class="ident">get_kernel_memory</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">cell</span>::<span class="ident">UnsafeCell</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">fmt</span>;

<span class="doccomment">/// Internal IO-APIC registers.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// IO-APIC uses a pair of addr/data registers. The address point to DWORDs</span>
<span class="doccomment">/// instead of bytes, meaning address 1 points to byte address 4.</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">struct</span> <span class="ident">IoApicInternal</span> {
    <span class="doccomment">/// Address register.</span>
    <span class="ident">addr_reg</span>: <span class="ident">Mmio</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// 12 bytes of padding.</span>
    <span class="ident">padding</span>: [<span class="ident">u8</span>; <span class="number">0x10</span><span class="op">-</span><span class="number">4</span>],
    <span class="doccomment">/// Data register.</span>
    <span class="ident">data_reg</span>: <span class="ident">Mmio</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// See [module level documentation](crate::devices::ioapic)</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IoApic</span> {
    <span class="doccomment">/// Pointer to the IO-APIC device registers.</span>
    <span class="ident">internal</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">UnsafeCell</span><span class="op">&lt;</span><span class="ident">IoApicInternal</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Start of the IRQ range handled by this IO-APIC device. Systems may have</span>
    <span class="doccomment">/// more than one IO-APIC if they need to handle more than 24 IRQs.</span>
    <span class="ident">interrupt_base</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// Number of entries this IO-APIC device can handled. Cached.</span>
    <span class="ident">redirection_entry_count</span>: <span class="ident">u32</span>,
}

<span class="doccomment">/// Specifies how the APICs listed in the destination field should act upon</span>
<span class="doccomment">/// reception of this signal. Note that certain Delivery Modes only operate as</span>
<span class="doccomment">/// intended when used in conjunction with a specific trigger Mode.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">DeliveryMode</span> {
    <span class="doccomment">/// Deliver the signal on the INTR signal of all processor cores listed in</span>
    <span class="doccomment">/// the destination. Trigger Mode for &quot;fixed&quot; Delivery Mode can be edge or</span>
    <span class="doccomment">/// level.</span>
    <span class="ident">Fixed</span>,
    <span class="doccomment">/// Deliver the signal on the INTR signal of the processor core that is</span>
    <span class="doccomment">/// executing at the lowest priority among all the processors listed in the</span>
    <span class="doccomment">/// specified destination. Trigger Mode for &quot;lowest priority&quot;. Delivery Mode</span>
    <span class="doccomment">/// can be edge or level.</span>
    <span class="ident">LowestPriority</span>,
    <span class="doccomment">/// System Management Interrupt. A delivery mode equal to SMI requires an</span>
    <span class="doccomment">/// edge trigger mode. The vector information is ignored but must be</span>
    <span class="doccomment">/// programmed to all zeroes for future compatibility.</span>
    <span class="ident">SMI</span>,
    <span class="doccomment">/// Deliver the signal on the NMI signal of all processor cores listed in the</span>
    <span class="doccomment">/// destination. Vector information is ignored. NMI is treated as an edge</span>
    <span class="doccomment">/// triggered interrupt, even if it is programmed as a level triggered</span>
    <span class="doccomment">/// interrupt. For proper operation, this redirection table entry must be</span>
    <span class="doccomment">/// programmed to &quot;edge&quot; triggered interrupt.</span>
    <span class="ident">NMI</span>,
    <span class="doccomment">/// Deliver the signal to all processor cores listed in the destination by</span>
    <span class="doccomment">/// asserting the INIT signal. All addressed local APICs will assume their</span>
    <span class="doccomment">/// INIT state. INIT is always treated as an edge triggered interrupt, even</span>
    <span class="doccomment">/// if programmed otherwise. For proper operation, this redirection table</span>
    <span class="doccomment">/// entry must be programmed to &quot;edge&quot; triggered interrupt.</span>
    <span class="ident">INIT</span>,
    <span class="doccomment">/// Deliver the signal to the INTR signal of all processor cores listed in</span>
    <span class="doccomment">/// the destination as an interrupt that originated in an externally</span>
    <span class="doccomment">/// connected (8259A-compatible) interrupt controller. The INTA cycle that</span>
    <span class="doccomment">/// corresponds to this ExtINT delivery is routed to the external controller</span>
    <span class="doccomment">/// that is expected to supply the vector. A Delivery Mode of &quot;ExtINT&quot;</span>
    <span class="doccomment">/// requires an edge trigger mode.</span>
    <span class="ident">ExtINT</span>,
    <span class="doccomment">/// Unknown delivery mode encountered.</span>
    <span class="ident">Unknown</span>(<span class="ident">u64</span>)
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">DeliveryMode</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">u64</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">mode</span>: <span class="ident">DeliveryMode</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u64</span> {
        <span class="kw">match</span> <span class="ident">mode</span> {
            <span class="ident">DeliveryMode</span>::<span class="ident">Fixed</span>          <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b000</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">LowestPriority</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b001</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">SMI</span>            <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b010</span>,
            <span class="comment">// RESERVED                  =&gt; 0b011,</span>
            <span class="ident">DeliveryMode</span>::<span class="ident">NMI</span>            <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b100</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">INIT</span>           <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b101</span>,
            <span class="comment">// RESERVED                  =&gt; 0b110,</span>
            <span class="ident">DeliveryMode</span>::<span class="ident">ExtINT</span>         <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b111</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">Unknown</span>(<span class="ident">val</span>)   <span class="op">=</span><span class="op">&gt;</span> <span class="ident">val</span>,
        }
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u64</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">DeliveryMode</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">mode</span>: <span class="ident">u64</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span> {
        <span class="kw">match</span> <span class="ident">mode</span> {
            <span class="number">0b000</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">Fixed</span>,
            <span class="number">0b001</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">LowestPriority</span>,
            <span class="number">0b010</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">SMI</span>,
            <span class="comment">// 0b011 RESERVED</span>
            <span class="number">0b100</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">NMI</span>,
            <span class="number">0b101</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">INIT</span>,
            <span class="comment">// 0b110 RESERVED</span>
            <span class="number">0b111</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">ExtINT</span>,
            <span class="ident">val</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">Unknown</span>(<span class="ident">val</span>),
        }
    }
}

<span class="comment">// TODO: IoApic should not be Sync!</span>
<span class="comment">// BODY: IoApic manually implements Sync to allow it to be stored in a static.</span>
<span class="comment">// BODY: This is, however, wildly unsafe. It &quot;works&quot; today because we only have</span>
<span class="comment">// BODY: a single CPU and no preemption. We probably should store it in a Mutex.</span>
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Send</span> <span class="kw">for</span> <span class="ident">IoApic</span> {}
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Sync</span> <span class="kw">for</span> <span class="ident">IoApic</span> {}

<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// Description of a Redirection Entry in the IO-APIC. Unlike IRQ pins of the</span>
    <span class="doccomment">/// 8259A, the notion of interrupt priority is completely unrelated to the</span>
    <span class="doccomment">/// position of the physical interrupt input signal on the APIC. Instead,</span>
    <span class="doccomment">/// software determines the vector (and therefore the priority) for each</span>
    <span class="doccomment">/// corresponding interrupt input signal. For each interrupt signal, the</span>
    <span class="doccomment">/// operating system can also specify the signal polarity (low active or high</span>
    <span class="doccomment">/// active), whether the interrupt is signaled as edges or levels, as well as</span>
    <span class="doccomment">/// the destination and delivery mode of the interrupt. The information in</span>
    <span class="doccomment">/// the redirection table is used to translate the corresponding interrupt</span>
    <span class="doccomment">/// pin information into an inter-APIC message.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The IOAPIC responds to an edge triggered interrupt as long as the</span>
    <span class="doccomment">/// interrupt is wider than one CLK cycle. The interrupt input is</span>
    <span class="doccomment">/// asynchronous; thus, setup and hold times need to be guaranteed for at</span>
    <span class="doccomment">/// lease one rising edge of the CLK input. Once the interrupt is detected, a</span>
    <span class="doccomment">/// delivery status bit internal to the IOAPIC is set. A new edge on that</span>
    <span class="doccomment">/// Interrupt input pin will not be recongnized until the IOAPIC Unit</span>
    <span class="doccomment">/// broadcasts the corresponding message over the APIC bus and the message</span>
    <span class="doccomment">/// has been accepted by the destination(s) specified in the destination</span>
    <span class="doccomment">/// field. That new edge only results in a new invocation of the handler if</span>
    <span class="doccomment">/// its acceptance by the destination APIC causes the Interrupt Request</span>
    <span class="doccomment">/// Register bit to go from 0 to 1. (In other words, if the interrupt wasn&#39;t</span>
    <span class="doccomment">/// already pending at the destination.)</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RedirectionEntry</span>(<span class="ident">u64</span>);
    <span class="kw">impl</span> <span class="ident">Debug</span>;
    <span class="doccomment">/// The vector field is an 8 bit field containing the interrupt vector for</span>
    <span class="doccomment">/// this interrupt. Vector values range from 0x10 to 0xFE.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_vector</span>, <span class="ident">set_interrupt_vector</span>: <span class="number">7</span>, <span class="number">0</span>;
    <span class="doccomment">/// The Delivery Mode is a 3 bit field that specifies how the APICs listed in</span>
    <span class="doccomment">/// the destination field should act upon reception of this signal. Note that</span>
    <span class="doccomment">/// certain Delivery Modes only operate as intended when used in conjunction</span>
    <span class="doccomment">/// with a specific trigger Mode. These restrictions are indicated in the</span>
    <span class="doccomment">/// documentation of [Deliverymode].</span>
    <span class="kw">pub</span> <span class="ident">from</span> <span class="ident">into</span> <span class="ident">DeliveryMode</span>, <span class="ident">delivery_mode</span>, <span class="ident">set_delivery_mode</span>: <span class="number">10</span>, <span class="number">8</span>;
    <span class="doccomment">/// This field determines the interpretation of the Destination field. When</span>
    <span class="doccomment">/// it is `false` (physical mode), a destination APIC is identified by its</span>
    <span class="doccomment">/// ID. Bits 56 through 59 of the Destination field specify the 4 bit APIC</span>
    <span class="doccomment">/// ID.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// When this field is `true` (logicalmode), destinations are identified by</span>
    <span class="doccomment">/// matching on the logical destination under the control of the Destination</span>
    <span class="doccomment">/// Format Register and Logical Destination Register in each Local APIC.</span>
    <span class="kw">pub</span> <span class="ident">destination_mode</span>, <span class="ident">set_destination_mode</span>: <span class="number">11</span>;
    <span class="doccomment">/// The Delivery Status bit contains the current status of the delivery of</span>
    <span class="doccomment">/// this interrupt. Delivery Status is read-only and writes to this bit (as</span>
    <span class="doccomment">/// part of a 32 bitword) do not effect this bit.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `false` means IDLE (there is currently no activity for this interrupt).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `true` means SendPending (the interrupt has been injected but its</span>
    <span class="doccomment">/// delivery is temporarily held up due to the APIC bus being busy or the</span>
    <span class="doccomment">/// inability of the receiving APIC unit to accept that interrupt at that</span>
    <span class="doccomment">/// time).</span>
    <span class="kw">pub</span> <span class="ident">delivery_status</span>, <span class="kw">_</span>: <span class="number">12</span>;
    <span class="doccomment">/// This bit specifies the polarity of the interrupt signal. `false` means</span>
    <span class="doccomment">/// High active, `true` means Low active.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_input_pin_polarity</span>, <span class="ident">set_interrupt_input_pin_polarity</span>: <span class="number">13</span>;
    <span class="doccomment">/// This bit is used for level triggered interrupts. Its meaning is undefined</span>
    <span class="doccomment">/// for edge triggered interrupts. For level triggered interrupts, this bit</span>
    <span class="doccomment">/// is set to `true` when local APIC(s) accept the level interrupt sent by</span>
    <span class="doccomment">/// the IOAPIC. The Remote IRR bit is set to `false` when an EOI message with</span>
    <span class="doccomment">/// a matching interrupt vector is received from a local APIC.</span>
    <span class="kw">pub</span> <span class="ident">remote_irr</span>, <span class="kw">_</span>: <span class="number">14</span>;
    <span class="doccomment">/// The trigger mode field indicates the type of signal on the interrupt pin</span>
    <span class="doccomment">/// that triggers an interrupt. `true` means Level sensitive, `false` means</span>
    <span class="doccomment">/// Edge sensitive.</span>
    <span class="kw">pub</span> <span class="ident">trigger_mode</span>, <span class="ident">set_trigger_mode</span>: <span class="number">15</span>;
    <span class="doccomment">/// When this bit is 1, the interrupt signal is masked. Edge-sensitive</span>
    <span class="doccomment">/// interrupts signaled on a masked interrupt pin are ignored (i.e., not</span>
    <span class="doccomment">/// delivered or held pending). Level-asserts or negates occurring on a</span>
    <span class="doccomment">/// masked level-sensitive pin are also ignored and have no side effects.</span>
    <span class="doccomment">/// Changing the mask bit from unmasked to masked after the interrupt is</span>
    <span class="doccomment">/// accepted by a local APIC has no effect on that interrupt. This behavior</span>
    <span class="doccomment">/// is identical to the case where the device withdraws the interrupt before</span>
    <span class="doccomment">/// that interrupt is posted to the processor. It is software&#39;s</span>
    <span class="doccomment">/// responsibility to handle the case where the mask bit is set after the</span>
    <span class="doccomment">/// interrupt message has been accepted by a local APIC unit but before the</span>
    <span class="doccomment">/// interrupt is dispensed to the processor. When this bit is 0, the</span>
    <span class="doccomment">/// interrupt is not masked. An edge or level on an interrupt pin that is not</span>
    <span class="doccomment">/// masked results in the delivery of the interrupt to the destination.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_mask</span>, <span class="ident">set_interrupt_mask</span>: <span class="number">16</span>;
    <span class="doccomment">/// If the Destination Mode of this entry is Physical Mode, the first 4 bits</span>
    <span class="doccomment">/// contain an APIC ID. If Logical Mode is selected, the Destination Field</span>
    <span class="doccomment">/// potentially defines a set of processors. The Destination Field specify</span>
    <span class="doccomment">/// the logical destination address.</span>
    <span class="kw">pub</span> <span class="ident">destination_field</span>, <span class="ident">set_destination_field</span>: <span class="number">63</span>, <span class="number">53</span>;
}

<span class="kw">impl</span> <span class="ident">IoApic</span> {
    <span class="doccomment">/// Creates a new IO-APIC device at the given Physical Address, mapping</span>
    <span class="doccomment">/// interrupts (typically 24) starting from `interrupt_base`.</span>
    <span class="doccomment">/// </span>
    <span class="doccomment">/// The IOAPIC will be initialized with sane values: every redirection entry</span>
    <span class="doccomment">/// will be masked, their interrupt vector set to 0x20 + interrupt_idx, and</span>
    <span class="doccomment">/// their destination CPU to `root_cpu_id`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Address should point to an IO-APIC, and must not be shared.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">address</span>: <span class="ident">PhysicalAddress</span>, <span class="ident">interrupt_base</span>: <span class="ident">u32</span>, <span class="ident">root_cpu_id</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">IoApic</span> {
        <span class="comment">// TODO: Avoid mapping the same MMIO pages multiple times.</span>
        <span class="comment">// BODY: Currently, if we need to map distinct MMIO regions sharing the</span>
        <span class="comment">// BODY: same page, we do multiple mapping. This is wasteful of address</span>
        <span class="comment">// BODY: space, which is a relatively scarce resource.</span>
        <span class="comment">// BODY:</span>
        <span class="comment">// BODY: It might be a good idea to make an MMIO manager that hands out</span>
        <span class="comment">// BODY: references to the same mapping (with different offsets) when</span>
        <span class="comment">// BODY: a single page is shared.</span>
        <span class="kw">if</span> <span class="ident">address</span>.<span class="ident">floor</span>() <span class="op">!</span><span class="op">=</span> (<span class="ident">address</span> <span class="op">+</span> <span class="number">8</span>).<span class="ident">floor</span>() {
            <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Weird MMIO.&quot;</span>)
        }

        <span class="kw">let</span> <span class="ident">mmio</span> <span class="op">=</span> <span class="ident">PhysicalMemRegion</span>::<span class="ident">on_fixed_mmio</span>(<span class="ident">address</span>.<span class="ident">floor</span>(), <span class="number">0x1000</span>).<span class="ident">unwrap</span>();

        <span class="kw">let</span> <span class="ident">vaddr</span> <span class="op">=</span> <span class="ident">get_kernel_memory</span>().<span class="ident">map_phys_region</span>(<span class="ident">mmio</span>, <span class="ident">MappingAccessRights</span>::<span class="ident">k_rw</span>());

        <span class="kw">let</span> <span class="ident">vaddr_start</span> <span class="op">=</span> <span class="ident">vaddr</span> <span class="op">+</span> (<span class="ident">address</span> <span class="op">-</span> <span class="ident">address</span>.<span class="ident">floor</span>());

        <span class="kw">let</span> <span class="ident">ioapic_internal</span> <span class="op">=</span> (<span class="ident">vaddr_start</span>.<span class="ident">addr</span>() <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">UnsafeCell</span><span class="op">&lt;</span><span class="ident">IoApicInternal</span><span class="op">&gt;</span>).<span class="ident">as_ref</span>().<span class="ident">unwrap</span>();

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">ret</span> <span class="op">=</span> <span class="ident">IoApic</span> {
            <span class="ident">internal</span>: <span class="ident">ioapic_internal</span>,
            <span class="ident">interrupt_base</span>,
            <span class="ident">redirection_entry_count</span>: <span class="number">0</span>
        };

        <span class="comment">// Cache redirection entry count since we&#39;ll use it quite often.</span>
        <span class="ident">ret</span>.<span class="ident">redirection_entry_count</span> <span class="op">=</span> <span class="ident">ret</span>.<span class="ident">read</span>(<span class="number">1</span>).<span class="ident">get_bits</span>(<span class="number">16</span>..<span class="number">24</span>);

        <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">ret</span>.<span class="ident">redirection_entry_count</span>() {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">entry</span> <span class="op">=</span> <span class="ident">ret</span>.<span class="ident">redirection_entry</span>(<span class="ident">i</span> <span class="kw">as</span> <span class="ident">u8</span>);
            <span class="ident">entry</span>.<span class="ident">set_interrupt_mask</span>(<span class="bool-val">true</span>);
            <span class="ident">entry</span>.<span class="ident">set_interrupt_vector</span>((<span class="number">0x20</span> <span class="op">+</span> <span class="ident">i</span> <span class="op">+</span> <span class="ident">interrupt_base</span>).<span class="ident">into</span>());
            <span class="ident">entry</span>.<span class="ident">set_destination_field</span>(<span class="ident">root_cpu_id</span>.<span class="ident">into</span>());
            <span class="ident">ret</span>.<span class="ident">set_redirection_entry</span>(<span class="ident">i</span> <span class="kw">as</span> <span class="ident">u8</span>, <span class="ident">entry</span>);
        }

        <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;IOAPIC at {}({}) handles irq {}-{}&quot;</span>, <span class="ident">address</span>, <span class="ident">vaddr</span>, <span class="ident">interrupt_base</span>, <span class="ident">interrupt_base</span> <span class="op">+</span> <span class="ident">ret</span>.<span class="ident">redirection_entry_count</span>);
        <span class="ident">ret</span>
    }

    <span class="doccomment">/// Reads an u32 at the specified DWORD offset.</span>
    <span class="kw">fn</span> <span class="ident">read</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="kw">unsafe</span> {
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">addr_reg</span>.<span class="ident">write</span>(<span class="ident">offset</span>);
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">data_reg</span>.<span class="ident">read</span>()
        }
    }

    <span class="doccomment">/// Writes an u32 at the specified DWORD offset.</span>
    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">u32</span>, <span class="ident">data</span>: <span class="ident">u32</span>) {
        <span class="kw">unsafe</span> {
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">addr_reg</span>.<span class="ident">write</span>(<span class="ident">offset</span>);
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">data_reg</span>.<span class="ident">write</span>(<span class="ident">data</span>);
        }
    }

    <span class="doccomment">/// This register contains the 4-bit APIC ID. The ID serves as a physical</span>
    <span class="doccomment">/// name of the IOAPIC. All APIC devices using the APIC bus should have a</span>
    <span class="doccomment">/// unique APIC ID.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">ioapic_id</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">read</span>(<span class="number">0</span>).<span class="ident">get_bits</span>(<span class="number">24</span>..<span class="number">28</span>)
    }

    <span class="doccomment">/// Gets the version number of this IO-APIC device. This is expected to be</span>
    <span class="doccomment">/// 0x11 or 0x20.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">version</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
        <span class="self">self</span>.<span class="ident">read</span>(<span class="number">1</span>).<span class="ident">get_bits</span>(<span class="number">0</span>..<span class="number">8</span>) <span class="kw">as</span> <span class="ident">u8</span>
    }

    <span class="doccomment">/// Start of the IRQ range handled by this IO-APIC device. Systems may have</span>
    <span class="doccomment">/// more than one IO-APIC if they need to handle more than 24 IRQs.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interrupt_base</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">interrupt_base</span>
    }

    <span class="doccomment">/// Gets the number of redirection entries in the I/O Redirection Table. This</span>
    <span class="doccomment">/// is expected to be 24, although more recent I/O-APIC devices may have</span>
    <span class="doccomment">/// more.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">redirection_entry_count</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">redirection_entry_count</span> <span class="op">+</span> <span class="number">1</span>
    }

    <span class="doccomment">/// Gets the bus arbitration priority for the IOAPIC. This register is loaded</span>
    <span class="doccomment">/// when the IOAPIC ID Register is written.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The APIC uses a one wire arbitration to win bus ownership. A rotating</span>
    <span class="doccomment">/// priority scheme is used for arbitration. The winner of the arbitration</span>
    <span class="doccomment">/// becomes the lowest priority agent and assumes an arbitration ID of 0.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// All other agents, except the agent whose arbitration ID is 15, increment</span>
    <span class="doccomment">/// their arbitration IDs by one. The agent whose ID was 15 takes the</span>
    <span class="doccomment">/// winner&#39;s arbitration ID and increments it by one. Arbitration IDs are</span>
    <span class="doccomment">/// changed (incremented or asssumed) only for messages that are transmitted</span>
    <span class="doccomment">/// successfully (except, in the case of low priority messages where</span>
    <span class="doccomment">/// Arbitration ID is changed even if message was not successfully</span>
    <span class="doccomment">/// transmitted). A message is transmitted successfully if no checksum error</span>
    <span class="doccomment">/// or acceptance error is reported for that message. The register is always</span>
    <span class="doccomment">/// loaded with IOAPIC ID during a &quot;level triggered INIT with de-assert&quot;</span>
    <span class="doccomment">/// message.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">arbitration_id</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">read</span>(<span class="number">2</span>).<span class="ident">get_bits</span>(<span class="number">24</span>..<span class="number">28</span>)
    }

    <span class="doccomment">/// Gets the [RedirectionEntry] configuration of the specified pin.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">redirection_entry</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">entry</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">RedirectionEntry</span> {
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span>) <span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">redirection_entry_count</span>(), <span class="string">&quot;Invalid entry {:#04x}&quot;</span>, <span class="ident">entry</span>);
        <span class="kw">let</span> <span class="ident">low</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">read</span>(<span class="number">0x10</span> <span class="op">+</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span> <span class="op">*</span> <span class="number">2</span>));
        <span class="kw">let</span> <span class="ident">hi</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">read</span>(<span class="number">0x10</span> <span class="op">+</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span> <span class="op">*</span> <span class="number">2</span>) <span class="op">+</span> <span class="number">1</span>);

        <span class="ident">RedirectionEntry</span>(<span class="kw-2">*</span><span class="number">0u64</span>
            .<span class="ident">set_bits</span>(<span class="number">0</span>..<span class="number">32</span>, <span class="ident">low</span>.<span class="ident">into</span>())
            .<span class="ident">set_bits</span>(<span class="number">32</span>..<span class="number">64</span>, <span class="ident">hi</span>.<span class="ident">into</span>()))
    }

    <span class="doccomment">/// Configure the given pin with a [RedirectionEntry].</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_redirection_entry</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">entry</span>: <span class="ident">u8</span>, <span class="ident">data</span>: <span class="ident">RedirectionEntry</span>) {
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span>) <span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">redirection_entry_count</span>(), <span class="string">&quot;Invalid entry {:#04x}&quot;</span>, <span class="ident">entry</span>);
        <span class="self">self</span>.<span class="ident">write</span>(<span class="number">0x10</span> <span class="op">+</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span> <span class="op">*</span> <span class="number">2</span>), <span class="ident">data</span>.<span class="number">0</span>.<span class="ident">get_bits</span>(<span class="number">0</span>..<span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>);
        <span class="self">self</span>.<span class="ident">write</span>(<span class="number">0x10</span> <span class="op">+</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="ident">entry</span> <span class="op">*</span> <span class="number">2</span>) <span class="op">+</span> <span class="number">1</span>, <span class="ident">data</span>.<span class="number">0</span>.<span class="ident">get_bits</span>(<span class="number">32</span>..<span class="number">64</span>) <span class="kw">as</span> <span class="ident">u32</span>);
    }
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">IoApic</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {

        <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">missing_docs_in_private_items</span>)]</span>
        <span class="kw">struct</span> <span class="ident">RedirectionEntries</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="ident">IoApic</span>);
        <span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">RedirectionEntries</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
            <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
                <span class="ident">f</span>.<span class="ident">debug_list</span>()
                    .<span class="ident">entries</span>((<span class="number">0</span>..<span class="self">self</span>.<span class="number">0</span>.<span class="ident">redirection_entry_count</span>())
                             .<span class="ident">map</span>(<span class="op">|</span><span class="ident">v</span><span class="op">|</span> <span class="self">self</span>.<span class="number">0</span>.<span class="ident">redirection_entry</span>(<span class="ident">v</span> <span class="kw">as</span> <span class="ident">u8</span>)))
                    .<span class="ident">finish</span>()
            }
        }

        <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="string">&quot;IoApic&quot;</span>)
            .<span class="ident">field</span>(<span class="string">&quot;ioapic_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">ioapic_id</span>())
            .<span class="ident">field</span>(<span class="string">&quot;version&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">version</span>())
            .<span class="ident">field</span>(<span class="string">&quot;interrupt_base&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">interrupt_base</span>())
            .<span class="ident">field</span>(<span class="string">&quot;arbitration_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">arbitration_id</span>())
            .<span class="ident">field</span>(<span class="string">&quot;redirection_entries&quot;</span>, <span class="kw-2">&amp;</span><span class="ident">RedirectionEntries</span>(<span class="self">self</span>))
            .<span class="ident">finish</span>()
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "sunrise_kernel";</script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>