Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 28 23:56:45 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mainBlockDesign_wrapper_timing_summary_routed.rpt -pb mainBlockDesign_wrapper_timing_summary_routed.pb -rpx mainBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mainBlockDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6497 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mainBlockDesign_i/KLT_sim_0/inst/context/D22_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15949 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 165 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.086        0.000                      0                  358        0.057        0.000                      0                  358        0.264        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_mainBlockDesign_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_mainBlockDesign_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                                 {0.000 4.000}        8.000           125.000         
  clk_out1_mainBlockDesign_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_mainBlockDesign_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_mainBlockDesign_clk_wiz_0_0_1        1.086        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_mainBlockDesign_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_mainBlockDesign_clk_wiz_0_0          1.086        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_mainBlockDesign_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0_1        1.086        0.000                      0                  355        0.057        0.000                      0                  355  
clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0          1.086        0.000                      0                  355        0.057        0.000                      0                  355  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0          3.170        0.000                      0                    3        0.503        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0          3.170        0.000                      0                    3        0.438        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0    clk_out1_mainBlockDesign_clk_wiz_0_0_1        3.170        0.000                      0                    3        0.438        0.000                      0                    3  
**async_default**                       clk_out1_mainBlockDesign_clk_wiz_0_0_1  clk_out1_mainBlockDesign_clk_wiz_0_0_1        3.170        0.000                      0                    3        0.503        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.220ns (33.106%)  route 2.465ns (66.894%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 3.024 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.882    -2.318    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=3, routed)           1.149    -0.713    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[6]
    SLICE_X110Y47        LUT4 (Prop_lut4_I0_O)        0.124    -0.589 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=3, routed)           0.886     0.297    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X109Y51        LUT6 (Prop_lut6_I2_O)        0.124     0.421 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.421    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X109Y51        MUXF7 (Prop_muxf7_I1_O)      0.217     0.638 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.430     1.068    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.299     1.367 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.687     3.024    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.537     2.487    
                         clock uncertainty           -0.065     2.422    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)        0.031     2.453    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.437    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.232    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.437    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.232    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.437    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.232    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.075    -0.445    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.075    -0.458    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.071    -0.449    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.245ns (46.083%)  route 0.287ns (53.917%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.287    -0.092    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X111Y49        MUXF7 (Prop_muxf7_S_O)       0.085    -0.007 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    -0.007    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3_n_0
    SLICE_X111Y49        MUXF8 (Prop_muxf8_I1_O)      0.019     0.012 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.012    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.914    -0.280    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism              0.039    -0.241    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.105    -0.136    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.632    -0.524    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.360 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.901    -0.293    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X108Y62        FDPE (Hold_fdpe_C_D)         0.060    -0.464    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.369 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.313    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.473    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.470    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.257ns (46.601%)  route 0.294ns (53.399%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.294    -0.084    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X110Y46        MUXF7 (Prop_muxf7_S_O)       0.093     0.009 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.009    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2_n_0
    SLICE_X110Y46        MUXF8 (Prop_muxf8_I0_O)      0.023     0.032 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.032    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.039    -0.242    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.105    -0.137    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.622    -0.534    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X108Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.228 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.228    -0.534    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.414    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.643    -0.513    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X109Y47        LUT5 (Prop_lut5_I0_O)        0.045    -0.193 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C
                         clock pessimism             -0.194    -0.476    
    SLICE_X109Y47        FDRE (Hold_fdre_C_D)         0.092    -0.384    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBlockDesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X106Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y60    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y60    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y61    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X107Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainBlockDesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  mainBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.220ns (33.106%)  route 2.465ns (66.894%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 3.024 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.882    -2.318    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=3, routed)           1.149    -0.713    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[6]
    SLICE_X110Y47        LUT4 (Prop_lut4_I0_O)        0.124    -0.589 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=3, routed)           0.886     0.297    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X109Y51        LUT6 (Prop_lut6_I2_O)        0.124     0.421 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.421    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X109Y51        MUXF7 (Prop_muxf7_I1_O)      0.217     0.638 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.430     1.068    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.299     1.367 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.687     3.024    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.537     2.487    
                         clock uncertainty           -0.065     2.421    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)        0.031     2.452    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.452    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.075    -0.445    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.075    -0.458    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.071    -0.449    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.245ns (46.083%)  route 0.287ns (53.917%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.287    -0.092    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X111Y49        MUXF7 (Prop_muxf7_S_O)       0.085    -0.007 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    -0.007    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3_n_0
    SLICE_X111Y49        MUXF8 (Prop_muxf8_I1_O)      0.019     0.012 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.012    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.914    -0.280    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism              0.039    -0.241    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.105    -0.136    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.632    -0.524    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.360 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.901    -0.293    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X108Y62        FDPE (Hold_fdpe_C_D)         0.060    -0.464    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.369 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.313    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.473    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.470    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.257ns (46.601%)  route 0.294ns (53.399%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.294    -0.084    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X110Y46        MUXF7 (Prop_muxf7_S_O)       0.093     0.009 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.009    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2_n_0
    SLICE_X110Y46        MUXF8 (Prop_muxf8_I0_O)      0.023     0.032 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.032    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.039    -0.242    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.105    -0.137    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.622    -0.534    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X108Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.228 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.228    -0.534    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.414    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.643    -0.513    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X109Y47        LUT5 (Prop_lut5_I0_O)        0.045    -0.193 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C
                         clock pessimism             -0.194    -0.476    
    SLICE_X109Y47        FDRE (Hold_fdre_C_D)         0.092    -0.384    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X106Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y60    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y60    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y61    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y58    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X107Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y70    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0
  To Clock:  clkfbout_mainBlockDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mainBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  mainBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.220ns (33.106%)  route 2.465ns (66.894%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 3.024 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.882    -2.318    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=3, routed)           1.149    -0.713    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[6]
    SLICE_X110Y47        LUT4 (Prop_lut4_I0_O)        0.124    -0.589 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=3, routed)           0.886     0.297    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X109Y51        LUT6 (Prop_lut6_I2_O)        0.124     0.421 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.421    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X109Y51        MUXF7 (Prop_muxf7_I1_O)      0.217     0.638 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.430     1.068    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.299     1.367 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.687     3.024    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.537     2.487    
                         clock uncertainty           -0.065     2.421    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)        0.031     2.452    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.452    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
                         clock uncertainty            0.065    -0.454    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.075    -0.379    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
                         clock uncertainty            0.065    -0.467    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.075    -0.392    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
                         clock uncertainty            0.065    -0.454    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.071    -0.383    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.245ns (46.083%)  route 0.287ns (53.917%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.287    -0.092    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X111Y49        MUXF7 (Prop_muxf7_S_O)       0.085    -0.007 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    -0.007    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3_n_0
    SLICE_X111Y49        MUXF8 (Prop_muxf8_I1_O)      0.019     0.012 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.012    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.914    -0.280    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism              0.039    -0.241    
                         clock uncertainty            0.065    -0.176    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.105    -0.071    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.632    -0.524    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.360 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.901    -0.293    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.524    
                         clock uncertainty            0.065    -0.458    
    SLICE_X108Y62        FDPE (Hold_fdpe_C_D)         0.060    -0.398    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.369 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.313    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
                         clock uncertainty            0.065    -0.467    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.407    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.404    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.257ns (46.601%)  route 0.294ns (53.399%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.294    -0.084    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X110Y46        MUXF7 (Prop_muxf7_S_O)       0.093     0.009 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.009    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2_n_0
    SLICE_X110Y46        MUXF8 (Prop_muxf8_I0_O)      0.023     0.032 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.032    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.039    -0.242    
                         clock uncertainty            0.065    -0.177    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.105    -0.072    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.622    -0.534    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X108Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.228 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.228    -0.534    
                         clock uncertainty            0.065    -0.468    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.348    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.643    -0.513    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X109Y47        LUT5 (Prop_lut5_I0_O)        0.045    -0.193 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C
                         clock pessimism             -0.194    -0.476    
                         clock uncertainty            0.065    -0.411    
    SLICE_X109Y47        FDRE (Hold_fdre_C_D)         0.092    -0.319    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.220ns (33.106%)  route 2.465ns (66.894%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 3.024 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.882    -2.318    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=3, routed)           1.149    -0.713    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[6]
    SLICE_X110Y47        LUT4 (Prop_lut4_I0_O)        0.124    -0.589 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=3, routed)           0.886     0.297    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X109Y51        LUT6 (Prop_lut6_I2_O)        0.124     0.421 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.421    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X109Y51        MUXF7 (Prop_muxf7_I1_O)      0.217     0.638 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.430     1.068    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.299     1.367 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.687     3.024    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y51        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.537     2.487    
                         clock uncertainty           -0.065     2.421    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)        0.031     2.452    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.452    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.704ns (21.506%)  route 2.569ns (78.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 3.009 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665     0.918    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     3.009    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y79        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.382     2.627    
                         clock uncertainty           -0.065     2.562    
    SLICE_X106Y79        FDRE (Setup_fdre_C_CE)      -0.205     2.357    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.828ns (26.713%)  route 2.272ns (73.287%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.866    -2.334    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y52        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -1.878 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.539    -1.339    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X108Y50        LUT2 (Prop_lut2_I1_O)        0.124    -1.215 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.693    -0.522    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.124    -0.398 f  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.508     0.109    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I5_O)        0.124     0.233 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     0.765    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.701     3.038    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.537     2.501    
                         clock uncertainty           -0.065     2.436    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205     2.231    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.231    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.730%)  route 2.536ns (78.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 3.005 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.456    -1.899 f  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/Q
                         net (fo=2, routed)           1.098    -0.801    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[10]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    -0.677 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_7/O
                         net (fo=2, routed)           0.806     0.129    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_6
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.253 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.631     0.885    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.668     3.005    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y76        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.360     2.645    
                         clock uncertainty           -0.065     2.580    
    SLICE_X106Y76        FDRE (Setup_fdre_C_CE)      -0.205     2.375    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.375    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  1.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
                         clock uncertainty            0.065    -0.454    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.075    -0.379    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y74        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
                         clock uncertainty            0.065    -0.467    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.075    -0.392    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.908    -0.286    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X113Y56        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.520    
                         clock uncertainty            0.065    -0.454    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.071    -0.383    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.245ns (46.083%)  route 0.287ns (53.917%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.287    -0.092    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X111Y49        MUXF7 (Prop_muxf7_S_O)       0.085    -0.007 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    -0.007    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_3_n_0
    SLICE_X111Y49        MUXF8 (Prop_muxf8_I1_O)      0.019     0.012 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.012    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.914    -0.280    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y49        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism              0.039    -0.241    
                         clock uncertainty            0.065    -0.176    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.105    -0.071    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.632    -0.524    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.360 r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.304    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.901    -0.293    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y62        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.524    
                         clock uncertainty            0.065    -0.458    
    SLICE_X108Y62        FDPE (Hold_fdpe_C_D)         0.060    -0.398    mainBlockDesign_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.369 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.313    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.533    
                         clock uncertainty            0.065    -0.467    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.407    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.366 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.299    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.530    
                         clock uncertainty            0.065    -0.464    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.404    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.257ns (46.601%)  route 0.294ns (53.399%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.636    -0.520    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y50        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[7]/Q
                         net (fo=16, routed)          0.294    -0.084    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[7]
    SLICE_X110Y46        MUXF7 (Prop_muxf7_S_O)       0.093     0.009 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.009    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_2_n_0
    SLICE_X110Y46        MUXF8 (Prop_muxf8_I0_O)      0.023     0.032 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.032    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X110Y46        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.039    -0.242    
                         clock uncertainty            0.065    -0.177    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.105    -0.072    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.622    -0.534    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.386 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.326    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X108Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.228 r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.228    -0.534    
                         clock uncertainty            0.065    -0.468    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.348    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_mainBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.643    -0.513    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y48        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.133    -0.238    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X109Y47        LUT5 (Prop_lut5_I0_O)        0.045    -0.193 r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.193    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.913    -0.281    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y47        FDRE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C
                         clock pessimism             -0.194    -0.476    
                         clock uncertainty            0.065    -0.411    
    SLICE_X109Y47        FDRE (Hold_fdre_C_D)         0.092    -0.319    mainBlockDesign_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.983    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.478ns (41.315%)  route 0.679ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.874 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.679    -1.195    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.623    
                         clock uncertainty           -0.065     2.558    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.576     1.982    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.982    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.025    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.221%)  route 0.220ns (59.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.382 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.220    -0.162    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.520    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.145    -0.665    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.625    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.625    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.983    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.478ns (41.315%)  route 0.679ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.874 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.679    -1.195    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.623    
                         clock uncertainty           -0.065     2.558    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.576     1.982    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.982    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.025    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.221%)  route 0.220ns (59.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.382 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.220    -0.162    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.520    
                         clock uncertainty            0.065    -0.454    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.145    -0.599    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.065    -0.435    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.559    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.065    -0.435    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.559    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.983    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.478ns (41.315%)  route 0.679ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.874 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.679    -1.195    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.623    
                         clock uncertainty           -0.065     2.558    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.576     1.982    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.982    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.025    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.221%)  route 0.220ns (59.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.382 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.220    -0.162    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.520    
                         clock uncertainty            0.065    -0.454    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.145    -0.599    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.065    -0.435    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.559    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.065    -0.435    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.559    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1
  To Clock:  clk_out1_mainBlockDesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.983    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.478ns (41.315%)  route 0.679ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 3.006 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.848    -2.352    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.874 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.679    -1.195    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     3.006    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.623    
                         clock uncertainty           -0.065     2.558    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.576     1.982    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.982    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@5.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.923%)  route 0.690ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 3.003 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.845    -2.355    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.478    -1.877 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690    -1.187    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.761 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.246    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.337 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.666     3.003    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.580    
                         clock uncertainty           -0.065     2.515    
    SLICE_X108Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.025    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.221%)  route 0.220ns (59.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.530    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.382 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.220    -0.162    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X111Y75        FDCE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.302    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.520    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.145    -0.665    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.625    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mainBlockDesign_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.148ns (34.494%)  route 0.281ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.623    -0.533    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.148    -0.385 f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.281    -0.103    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X108Y74        FDPE                                         f  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBlockDesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mainBlockDesign_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  mainBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    mainBlockDesign_i/clk_wiz_0/inst/clk_in1_mainBlockDesign_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  mainBlockDesign_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  mainBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.889    -0.305    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X108Y74        FDPE                                         r  mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X108Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.625    mainBlockDesign_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.521    





