#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Sep 10 12:24:47 2014
# Process ID: 4548
# Log file: /home/jared/Research/vivado_workspace/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
create_project project_2 /home/jared/Research/vivado_workspace/vivado/project_2 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
set_property ip_repo_paths  /home/jared/Research/vivado_workspace/ip [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
create_bd_design "design_1"
Wrote  : </home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv RIT:user:jmb_axi_counter:1.0 jmb_axi_counter_0
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS
connect_bd_intf_net [get_bd_intf_pins jmb_axi_counter_0/M00_AXIS] [get_bd_intf_ports M00_AXIS]
endgroup
startgroup
create_bd_port -dir I -type clk m00_axis_aclk
connect_bd_net [get_bd_pins /jmb_axi_counter_0/m00_axis_aclk] [get_bd_ports m00_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports m00_axis_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst m00_axis_aresetn
connect_bd_net [get_bd_pins /jmb_axi_counter_0/m00_axis_aresetn] [get_bd_ports m00_axis_aresetn]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1348] Reset pin /jmb_axi_counter_0/m00_axis_aresetn (associated clock /jmb_axi_counter_0/m00_axis_aclk) is connected to asynchronous reset source /m00_axis_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axis_aclk.
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /jmb_axi_counter_0/m00_axis_aresetn (associated clock /jmb_axi_counter_0/m00_axis_aclk) is connected to asynchronous reset source /m00_axis_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axis_aclk.
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_jmb_axi_counter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_counter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_jmb_axi_counter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_counter_0 .
save_bd_design
Wrote  : </home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
[Wed Sep 10 12:26:36 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/vivado/project_2/project_2.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sim_1/new/jmb_counter_tb.v w ]
add_files -fileset sim_1 /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sim_1/new/jmb_counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 12:48:21 2014...
